
5. Printing statistics.

=== h_fltr ===

   Number of wires:                 42
   Number of wire bits:            705
   Number of public wires:          42
   Number of public wire bits:     705
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $dff                            6
     $dffe                           7
     my_fir_f1                       1
     my_fir_f2                       1
     my_fir_f3                       1
     my_fir_h1                       1
     my_fir_h2                       1
     my_fir_h3                       1
     my_fir_h4                       1
     steer_fltr                      1

=== my_fir_f1 ===

   Number of wires:                 25
   Number of wire bits:            560
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            6
     $dff                            1
     $dffe                           7
     $mul                            7
     $mux                            1

=== my_fir_f2 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            6
     $dff                            1
     $dffe                           7
     $mul                            5
     $mux                            1

=== my_fir_f3 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            5
     $dff                            1
     $dffe                           7
     $mul                            6
     $mux                            1

=== my_fir_h1 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            5
     $dff                            1
     $dffe                           7
     $mul                            6
     $mux                            1

=== my_fir_h2 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            6
     $dff                            1
     $dffe                           7
     $mul                            5
     $mux                            1

=== my_fir_h3 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            5
     $dff                            1
     $dffe                           7
     $mul                            6
     $mux                            1

=== my_fir_h4 ===

   Number of wires:                 23
   Number of wire bits:            496
   Number of public wires:          11
   Number of public wire bits:     143
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                            5
     $dff                            1
     $dffe                           7
     $mul                            6
     $mux                            1

=== steer_fltr ===

   Number of wires:                 51
   Number of wire bits:           1363
   Number of public wires:          37
   Number of public wire bits:     937
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $add                           11
     $dff                           21
     $dffe                           7
     $sub                            3

=== design hierarchy ===

   h_fltr                            1
     my_fir_f1                       1
     my_fir_f2                       1
     my_fir_f3                       1
     my_fir_h1                       1
     my_fir_h2                       1
     my_fir_h3                       1
     my_fir_h4                       1
     steer_fltr                      1

   Number of wires:                256
   Number of wire bits:           5604
   Number of public wires:         156
   Number of public wire bits:    2643
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $add                           49
     $dff                           34
     $dffe                          63
     $mul                           41
     $mux                            7
     $sub                            3

