Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:06:20 MST 2014
| Date         : Thu Apr 07 19:16:52 2016
| Host         : user-PC running 32-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              71 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              15 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------+------------------+------------------+----------------+
|      Clock Signal     |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+-----------------+------------------+------------------+----------------+
|  segment1/XLXI_47/CLK |                 |                  |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG  | n_0_dig3[3]_i_2 | n_0_dig3[3]_i_1  |               10 |             13 |
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out |                  |                9 |             15 |
|  CLK100MHZ_IBUF_BUFG  |                 |                  |               26 |             68 |
+-----------------------+-----------------+------------------+------------------+----------------+


