library ieee;
use	ieee.std_logic_1164.all;
library std;
use	std.standard.all;
library work;
use work.all;

entity Main_SPI is
port(
	clk	: in std_logic;
);
end Main_SPI;

architecture main of Main_SPI is
begin
end main;