m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/quartus_prj/simulation/modelsim
T_opt
!s110 1616491166
VC8PXD2hOD=N5;45nkjVZ43
04 12 4 work tb_mydecoder fast 0
=1-e86a6488740b-6059b29e-fe-200c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.6d;65
vmydecoder
Z2 !s110 1616491165
!i10b 1
!s100 BOj_<bGdX>R[eJUIWAze;3
Ij6ImXGezR>:G4V?X0=C6A2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1616490335
8D:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/rtl/mydecoder.v
FD:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/rtl/mydecoder.v
L0 2
Z4 OL;L;10.6d;65
r1
!s85 0
31
Z5 !s108 1616491165.000000
!s107 D:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/rtl/mydecoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/rtl|D:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/rtl/mydecoder.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_mydecoder
R2
!i10b 1
!s100 j=ha@GOQIdL`@>FRMg[ML2
IhToi^=j1[j>h>VzKf`Qa^1
R3
R0
w1616491114
8D:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/quartus_prj/../sim/tb_mydecoder.v
FD:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/quartus_prj/../sim/tb_mydecoder.v
L0 3
R4
r1
!s85 0
31
R5
!s107 D:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/quartus_prj/../sim/tb_mydecoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/quartus_prj/../sim|D:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/quartus_prj/../sim/tb_mydecoder.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+D:/GitRepository/Practice/FPGA/YeHuo-Altera/11_MyDecoder3_8/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
