--正弦信号发生器 2017/05/08
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY SINE_WAVE_GENERATOR IS
	PORT (CLK_50MHZ : IN STD_LOGIC;	--50MHz时钟
	      DATA : OUT STD_LOGIC_VECTOR (7 DOWNTO 0));	--量化输出信号
END SINE_WAVE_GENERATOR;

ARCHITECTURE BEHAV OF SINE_WAVE_GENERATOR IS
	SIGNAL CNT64 : STD_LOGIC_VECTOR (5 DOWNTO 0);
BEGIN
	PROCESS (CLK_50MHZ)	--6位计数器(索引)
	BEGIN
		IF RISING_EDGE (CLK_50MHZ) THEN
			CNT64 <= CNT64 + 1;	--溢出则自动清零
		END IF;
	END PROCESS;
END BEHAV;