// testbench
/home/EC5024B3/phase_generator/verilog/post/tb.v

// syn module
/home/EC5024B3/phase_generator/verilog/post/dc_out_file/syn_phase.v

// TSMC 40nm (don't touch)
-v /EDA_Tools/CBDK/CBDK_TSMC40_Arm_f2.0/CIC/Verilog/sc9_cln40g_base_rvt.v
-v /EDA_Tools/CBDK/CBDK_TSMC40_Arm_f2.0/CIC/Verilog/sc9_cln40g_base_rvt_udp.v


// SDF file path
+define+SDF_FILE=\"/home/EC5024B3/phase_generator/verilog/post/dc_out_file/syn_phase.sdf\"

// dump fsdb file
// +define+FSDB

