// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "12/12/2025 15:05:31"

// 
// Device: Altera 5CEFA7F27C7 Package FBGA672
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Selection_Sort (
	i_clk,
	i_rst_n,
	i_start,
	i_num_elems,
	o_done);
input 	i_clk;
input 	i_rst_n;
input 	i_start;
input 	[7:0] i_num_elems;
output 	o_done;

// Design Ports Information
// o_done	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rst_n	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[0]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_start	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[4]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[5]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[2]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[3]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[6]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_num_elems[7]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \i_clk~input_o ;
wire \i_clk~inputCLKENA0_outclk ;
wire \i_start~input_o ;
wire \i_num_elems[0]~input_o ;
wire \~GND~combout ;
wire \i_rst_n~input_o ;
wire \i_num_elems[2]~input_o ;
wire \i_num_elems[3]~input_o ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~6 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout ;
wire \i_num_elems[4]~input_o ;
wire \i_num_elems[5]~input_o ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ;
wire \CONTROL_UNIT|Selector6~0_combout ;
wire \CONTROL_UNIT|state.WRITE_DATA_KEY~q ;
wire \i_num_elems[1]~input_o ;
wire \i_num_elems[6]~input_o ;
wire \i_num_elems[7]~input_o ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26 ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|w_enable~0_combout ;
wire \DATA_PATH_UNIT|w_i_en_j~q ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~14 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2_combout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2 ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5_sumout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout ;
wire \CONTROL_UNIT|state.START~feeder_combout ;
wire \CONTROL_UNIT|n_state.DONE~0_combout ;
wire \CONTROL_UNIT|state.DONE~q ;
wire \CONTROL_UNIT|Selector0~0_combout ;
wire \CONTROL_UNIT|state.IDLE~q ;
wire \CONTROL_UNIT|state.IDLE~_wirecell_combout ;
wire \CONTROL_UNIT|state.START~q ;
wire \CONTROL_UNIT|state.WRITE_DATA_KEY~DUPLICATE_q ;
wire \CONTROL_UNIT|Selector1~0_combout ;
wire \CONTROL_UNIT|state.READ_DATA_KEY~q ;
wire \CONTROL_UNIT|n_state.COMPARE_I~0_combout ;
wire \CONTROL_UNIT|state.COMPARE_I~q ;
wire \CONTROL_UNIT|state.WAIT_J~q ;
wire \CONTROL_UNIT|Selector2~0_combout ;
wire \CONTROL_UNIT|state.READ_TEMP_MIN~q ;
wire \CONTROL_UNIT|n_state.COMPARE_J~0_combout ;
wire \CONTROL_UNIT|state.COMPARE_J~q ;
wire \CONTROL_UNIT|Selector3~0_combout ;
wire \CONTROL_UNIT|state.READ_TEMP_DATA~q ;
wire \CONTROL_UNIT|WideOr7~combout ;
wire \CONTROL_UNIT|o_rd_en~q ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_o_rd_en~q ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~feeder_combout ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ;
wire \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0_combout ;
wire \CONTROL_UNIT|state.COMP_TEMP_VALUE~q ;
wire \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ;
wire \CONTROL_UNIT|WideOr8~combout ;
wire \CONTROL_UNIT|o_sel_addr~0_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder_combout ;
wire \CONTROL_UNIT|o_update_min~q ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ;
wire \DATA_PATH_UNIT|w_addr_ram[1]~4_combout ;
wire \DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder_combout ;
wire \DATA_PATH_UNIT|w_addr_ram[0]~3_combout ;
wire \RAM_UNIT|mem_unit~10_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder_combout ;
wire \DATA_PATH_UNIT|w_addr_ram[2]~5_combout ;
wire \RAM_UNIT|mem_unit_rtl_0_bypass[5]~feeder_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder_combout ;
wire \DATA_PATH_UNIT|w_addr_ram[3]~6_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder_combout ;
wire \DATA_PATH_UNIT|w_addr_ram[4]~7_combout ;
wire \RAM_UNIT|mem_unit_rtl_0_bypass[9]~feeder_combout ;
wire \RAM_UNIT|mem_unit~11_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder_combout ;
wire \DATA_PATH_UNIT|w_addr_ram[5]~0_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder_combout ;
wire \DATA_PATH_UNIT|w_addr_ram[7]~2_combout ;
wire \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder_combout ;
wire \DATA_PATH_UNIT|w_addr_ram[6]~1_combout ;
wire \RAM_UNIT|mem_unit_rtl_0_bypass[11]~feeder_combout ;
wire \RAM_UNIT|mem_unit~9_combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2]~feeder_combout ;
wire \CONTROL_UNIT|WideOr7~0_combout ;
wire \DATA_PATH_UNIT|w_en_data_key~combout ;
wire \CONTROL_UNIT|o_sel_data_wr~q ;
wire \RAM_UNIT|mem_unit_rtl_0_bypass[20]~feeder_combout ;
wire \DATA_PATH_UNIT|w_data_key[5]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0_bypass[23]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7 ;
wire \RAM_UNIT|mem_unit~0feeder_combout ;
wire \RAM_UNIT|mem_unit~0_q ;
wire \RAM_UNIT|mem_unit~8feeder_combout ;
wire \RAM_UNIT|mem_unit~12_combout ;
wire \RAM_UNIT|mem_unit~13_combout ;
wire \RAM_UNIT|mem_unit~8_q ;
wire \RAM_UNIT|mem_unit~22_combout ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5_combout ;
wire \DATA_PATH_UNIT|w_en_temp_min~combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7]~feeder_combout ;
wire \DATA_PATH_UNIT|w_data_key[7]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6 ;
wire \RAM_UNIT|mem_unit~7_q ;
wire \RAM_UNIT|mem_unit~18_combout ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6_combout ;
wire \DATA_PATH_UNIT|w_temp_min[6]~feeder_combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6]~feeder_combout ;
wire \DATA_PATH_UNIT|w_data_key[6]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5 ;
wire \RAM_UNIT|mem_unit~6_q ;
wire \RAM_UNIT|mem_unit~14_combout ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7_combout ;
wire \DATA_PATH_UNIT|w_temp_min[5]~feeder_combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~feeder_combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~DUPLICATE_q ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a4 ;
wire \DATA_PATH_UNIT|w_data_key[4]~feeder_combout ;
wire \RAM_UNIT|mem_unit~5_q ;
wire \RAM_UNIT|mem_unit~26_combout ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4_combout ;
wire \DATA_PATH_UNIT|w_temp_min[4]~feeder_combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~feeder_combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~DUPLICATE_q ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3 ;
wire \RAM_UNIT|mem_unit~4feeder_combout ;
wire \RAM_UNIT|mem_unit~4_q ;
wire \RAM_UNIT|mem_unit~42_combout ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0_combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1 ;
wire \RAM_UNIT|mem_unit~2feeder_combout ;
wire \RAM_UNIT|mem_unit~2_q ;
wire \RAM_UNIT|mem_unit~34_combout ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2_combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1]~feeder_combout ;
wire \DATA_PATH_UNIT|w_data_key[1]~feeder_combout ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DATA_PATH_UNIT|w_data_key[0]~feeder_combout ;
wire \RAM_UNIT|mem_unit~1_q ;
wire \RAM_UNIT|mem_unit~30_combout ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3_combout ;
wire \DATA_PATH_UNIT|w_temp_min[0]~feeder_combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~feeder_combout ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~DUPLICATE_q ;
wire \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2 ;
wire \RAM_UNIT|mem_unit~3_q ;
wire \RAM_UNIT|mem_unit~38_combout ;
wire \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1_combout ;
wire \DATA_PATH_UNIT|w_temp_min[2]~feeder_combout ;
wire \DATA_PATH_UNIT|w_en_temp_data~combout ;
wire \DATA_PATH_UNIT|LessThan0~0_combout ;
wire \DATA_PATH_UNIT|LessThan0~1_combout ;
wire \DATA_PATH_UNIT|LessThan0~2_combout ;
wire \DATA_PATH_UNIT|LessThan0~3_combout ;
wire \DATA_PATH_UNIT|LessThan0~4_combout ;
wire \DATA_PATH_UNIT|LessThan0~5_combout ;
wire \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0_combout ;
wire \CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ;
wire \CONTROL_UNIT|Selector4~0_combout ;
wire \CONTROL_UNIT|state.UPDATE_J~q ;
wire \CONTROL_UNIT|o_update_j~0_combout ;
wire \CONTROL_UNIT|o_update_j~q ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~3_combout ;
wire \DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q ;
wire \CONTROL_UNIT|Selector5~0_combout ;
wire \CONTROL_UNIT|state.WRITE_TEMP_MIN~q ;
wire \CONTROL_UNIT|o_wr_en~0_combout ;
wire \CONTROL_UNIT|o_wr_en~q ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|w_o_wr_en~q ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_wr_en~q ;
wire \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q ;
wire \CONTROL_UNIT|n_state.UPDATE_I~0_combout ;
wire \CONTROL_UNIT|state.UPDATE_I~q ;
wire \CONTROL_UNIT|o_update_i~q ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~4_combout ;
wire \DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ;
wire \o_done~reg0_q ;
wire [7:0] \DATA_PATH_UNIT|w_data_key ;
wire [1:0] \CONTROL_UNIT|o_sel_addr ;
wire [7:0] \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr ;
wire [7:0] \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram ;
wire [7:0] \DATA_PATH_UNIT|w_temp_min ;
wire [7:0] \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i ;
wire [7:0] \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min ;
wire [7:0] \RAM_UNIT|o_data ;
wire [7:0] \DATA_PATH_UNIT|w_temp_data ;
wire [7:0] \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data ;
wire [1:0] \CONTROL_UNIT|o_sel_data_rd ;
wire [7:0] \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j ;
wire [0:24] \RAM_UNIT|mem_unit_rtl_0_bypass ;

wire [39:0] \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0~portbdataout  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a4  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7  = \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \o_done~output (
	.i(\o_done~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_done),
	.obar());
// synopsys translate_off
defparam \o_done~output .bus_hold = "false";
defparam \o_done~output .open_drain_output = "false";
defparam \o_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y27_N61
cyclonev_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \i_clk~inputCLKENA0 (
	.inclk(\i_clk~input_o ),
	.ena(vcc),
	.outclk(\i_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk~inputCLKENA0 .disable_mode = "low";
defparam \i_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \i_start~input (
	.i(i_start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_start~input_o ));
// synopsys translate_off
defparam \i_start~input .bus_hold = "false";
defparam \i_start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \i_num_elems[0]~input (
	.i(i_num_elems[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[0]~input_o ));
// synopsys translate_off
defparam \i_num_elems[0]~input .bus_hold = "false";
defparam \i_num_elems[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \i_rst_n~input (
	.i(i_rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_rst_n~input_o ));
// synopsys translate_off
defparam \i_rst_n~input .bus_hold = "false";
defparam \i_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \i_num_elems[2]~input (
	.i(i_num_elems[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[2]~input_o ));
// synopsys translate_off
defparam \i_num_elems[2]~input .bus_hold = "false";
defparam \i_num_elems[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \i_num_elems[3]~input (
	.i(i_num_elems[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[3]~input_o ));
// synopsys translate_off
defparam \i_num_elems[3]~input .bus_hold = "false";
defparam \i_num_elems[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y2_N8
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_start~input_o ),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N0
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0] ) + ( VCC ) + ( !VCC ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N3
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~6  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N5
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_start~input_o ),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~6  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N11
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_start~input_o ),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N9
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout  & ( (!\i_num_elems[3]~input_o  & (!\i_num_elems[2]~input_o  & (\i_start~input_o ))) # (\i_num_elems[3]~input_o  & (!\i_start~input_o  & 
// (!\i_num_elems[2]~input_o  $ (\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout )))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout  & ( (!\i_num_elems[3]~input_o  & (!\i_num_elems[2]~input_o  $ (((!\i_start~input_o  & 
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout ))))) ) )

	.dataa(!\i_num_elems[2]~input_o ),
	.datab(!\i_num_elems[3]~input_o ),
	.datac(!\i_start~input_o ),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2 .lut_mask = 64'h8848884828182818;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N14
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_start~input_o ),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N12
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \i_num_elems[4]~input (
	.i(i_num_elems[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[4]~input_o ));
// synopsys translate_off
defparam \i_num_elems[4]~input .bus_hold = "false";
defparam \i_num_elems[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \i_num_elems[5]~input (
	.i(i_num_elems[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[5]~input_o ));
// synopsys translate_off
defparam \i_num_elems[5]~input .bus_hold = "false";
defparam \i_num_elems[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y2_N17
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_start~input_o ),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N15
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout  & ( (!\i_start~input_o  & (\i_num_elems[5]~input_o  & (!\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout  $ (\i_num_elems[4]~input_o )))) # (\i_start~input_o  & 
// (((!\i_num_elems[4]~input_o  & !\i_num_elems[5]~input_o )))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout  & ( (!\i_num_elems[5]~input_o  & (!\i_num_elems[4]~input_o  $ (((!\i_start~input_o  & \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout ))))) ) )

	.dataa(!\i_start~input_o ),
	.datab(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~9_sumout ),
	.datac(!\i_num_elems[4]~input_o ),
	.datad(!\i_num_elems[5]~input_o ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1 .lut_mask = 64'hD200D20050825082;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \CONTROL_UNIT|Selector6~0 (
// Equation(s):
// \CONTROL_UNIT|Selector6~0_combout  = ( \CONTROL_UNIT|state.UPDATE_I~q  ) # ( !\CONTROL_UNIT|state.UPDATE_I~q  & ( (!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q  & \CONTROL_UNIT|state.WRITE_DATA_KEY~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q ),
	.datad(!\CONTROL_UNIT|state.WRITE_DATA_KEY~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.UPDATE_I~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector6~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector6~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \CONTROL_UNIT|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N8
dffeas \CONTROL_UNIT|state.WRITE_DATA_KEY (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.WRITE_DATA_KEY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.WRITE_DATA_KEY .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.WRITE_DATA_KEY .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \i_num_elems[1]~input (
	.i(i_num_elems[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[1]~input_o ));
// synopsys translate_off
defparam \i_num_elems[1]~input .bus_hold = "false";
defparam \i_num_elems[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \i_num_elems[6]~input (
	.i(i_num_elems[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[6]~input_o ));
// synopsys translate_off
defparam \i_num_elems[6]~input .bus_hold = "false";
defparam \i_num_elems[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \i_num_elems[7]~input (
	.i(i_num_elems[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_num_elems[7]~input_o ));
// synopsys translate_off
defparam \i_num_elems[7]~input .bus_hold = "false";
defparam \i_num_elems[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y2_N20
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_start~input_o ),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N18
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14  ))
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26  = CARRY(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N23
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_start~input_o ),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N21
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout  = SUM(( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7] ) + ( GND ) + ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N24
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout  & ( (!\i_num_elems[7]~input_o  & (!\i_num_elems[6]~input_o  & ((\i_start~input_o )))) # (\i_num_elems[7]~input_o  & (!\i_start~input_o  & 
// (!\i_num_elems[6]~input_o  $ (\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout )))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout  & ( (!\i_num_elems[7]~input_o  & (!\i_num_elems[6]~input_o  $ (((\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout  & 
// !\i_start~input_o ))))) ) )

	.dataa(!\i_num_elems[6]~input_o ),
	.datab(!\i_num_elems[7]~input_o ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~25_sumout ),
	.datad(!\i_start~input_o ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3 .lut_mask = 64'h8488848821882188;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|w_enable~0 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|w_enable~0_combout  = ( \CONTROL_UNIT|o_update_i~q  & ( (!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ) # ((!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ) # ((!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout ) # 
// (!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ))) ) )

	.dataa(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ),
	.datab(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout ),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|o_update_i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|w_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|w_enable~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|w_enable~0 .lut_mask = 64'h00000000FFFEFFFE;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|w_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N38
dffeas \DATA_PATH_UNIT|w_i_en_j (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|w_enable~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_start~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_i_en_j~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_i_en_j .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_i_en_j .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0])) ) + ( VCC ) + ( !VCC ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0])) ) + ( VCC ) + ( !VCC ))

	.dataa(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9 .lut_mask = 64'h00000000000005AF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N33
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~14  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10  ))

	.dataa(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N35
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~14  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~14  ))

	.dataa(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N38
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N39
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18  ))

	.dataa(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N41
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N42
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22  ))

	.dataa(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N44
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N45
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26  ))

	.dataa(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29 .lut_mask = 64'h0000FFFF000005AF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N47
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5] & ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3] & ( (\i_num_elems[5]~input_o  & (\i_num_elems[3]~input_o  & (!\i_num_elems[4]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4])))) ) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5] & ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3] & ( (!\i_num_elems[5]~input_o  & (\i_num_elems[3]~input_o  & (!\i_num_elems[4]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4])))) ) ) ) # ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5] & ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3] & ( (\i_num_elems[5]~input_o  & (!\i_num_elems[3]~input_o  & (!\i_num_elems[4]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4])))) ) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5] & ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3] & ( (!\i_num_elems[5]~input_o  & (!\i_num_elems[3]~input_o  & (!\i_num_elems[4]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4])))) ) ) )

	.dataa(!\i_num_elems[5]~input_o ),
	.datab(!\i_num_elems[3]~input_o ),
	.datac(!\i_num_elems[4]~input_o ),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]),
	.datae(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2 .lut_mask = 64'h8008400420021001;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30  ))
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2  = CARRY(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30  ))

	.dataa(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1_sumout ),
	.cout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1 .lut_mask = 64'h0000FFFF000005AF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N50
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N51
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5_sumout  = SUM(( (!\DATA_PATH_UNIT|w_i_en_j~q  & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]))) # (\DATA_PATH_UNIT|w_i_en_j~q  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7])) ) + ( GND ) + ( 
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2  ))

	.dataa(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N53
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N18
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6] & ( (\i_num_elems[6]~input_o  & (!\i_num_elems[7]~input_o  $ (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j 
// [6] & ( (!\i_num_elems[6]~input_o  & (!\i_num_elems[7]~input_o  $ (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]))) ) )

	.dataa(!\i_num_elems[6]~input_o ),
	.datab(!\i_num_elems[7]~input_o ),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0 .lut_mask = 64'h8282828241414141;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N33
cyclonev_lcell_comb \CONTROL_UNIT|state.START~feeder (
// Equation(s):
// \CONTROL_UNIT|state.START~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|state.START~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|state.START~feeder .extended_lut = "off";
defparam \CONTROL_UNIT|state.START~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CONTROL_UNIT|state.START~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N39
cyclonev_lcell_comb \CONTROL_UNIT|n_state.DONE~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.DONE~0_combout  = ( \CONTROL_UNIT|state.COMPARE_I~q  & ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q  ) )

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.COMPARE_I~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.DONE~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.DONE~0 .lut_mask = 64'h0000000033333333;
defparam \CONTROL_UNIT|n_state.DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N41
dffeas \CONTROL_UNIT|state.DONE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.DONE~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.DONE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N45
cyclonev_lcell_comb \CONTROL_UNIT|Selector0~0 (
// Equation(s):
// \CONTROL_UNIT|Selector0~0_combout  = ( !\CONTROL_UNIT|state.DONE~q  & ( (\CONTROL_UNIT|state.IDLE~q ) # (\i_start~input_o ) ) )

	.dataa(!\i_start~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONTROL_UNIT|state.IDLE~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector0~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector0~0 .lut_mask = 64'h55FF55FF00000000;
defparam \CONTROL_UNIT|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N47
dffeas \CONTROL_UNIT|state.IDLE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.IDLE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N27
cyclonev_lcell_comb \CONTROL_UNIT|state.IDLE~_wirecell (
// Equation(s):
// \CONTROL_UNIT|state.IDLE~_wirecell_combout  = !\CONTROL_UNIT|state.IDLE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.IDLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|state.IDLE~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|state.IDLE~_wirecell .extended_lut = "off";
defparam \CONTROL_UNIT|state.IDLE~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \CONTROL_UNIT|state.IDLE~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N35
dffeas \CONTROL_UNIT|state.START (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|state.START~feeder_combout ),
	.asdata(\CONTROL_UNIT|state.IDLE~_wirecell_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_start~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.START .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.START .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N7
dffeas \CONTROL_UNIT|state.WRITE_DATA_KEY~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.WRITE_DATA_KEY~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.WRITE_DATA_KEY~DUPLICATE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.WRITE_DATA_KEY~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N27
cyclonev_lcell_comb \CONTROL_UNIT|Selector1~0 (
// Equation(s):
// \CONTROL_UNIT|Selector1~0_combout  = ( \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q  & ( (((!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \CONTROL_UNIT|state.READ_DATA_KEY~q )) # (\CONTROL_UNIT|state.WRITE_DATA_KEY~DUPLICATE_q )) # 
// (\CONTROL_UNIT|state.START~q ) ) ) # ( !\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q  & ( ((!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \CONTROL_UNIT|state.READ_DATA_KEY~q )) # (\CONTROL_UNIT|state.START~q ) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(!\CONTROL_UNIT|state.START~q ),
	.datac(!\CONTROL_UNIT|state.WRITE_DATA_KEY~DUPLICATE_q ),
	.datad(!\CONTROL_UNIT|state.READ_DATA_KEY~q ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector1~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector1~0 .lut_mask = 64'h33BB33BB3FBF3FBF;
defparam \CONTROL_UNIT|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N28
dffeas \CONTROL_UNIT|state.READ_DATA_KEY (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.READ_DATA_KEY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.READ_DATA_KEY .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.READ_DATA_KEY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N42
cyclonev_lcell_comb \CONTROL_UNIT|n_state.COMPARE_I~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.COMPARE_I~0_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & ( \CONTROL_UNIT|state.READ_DATA_KEY~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.dataf(!\CONTROL_UNIT|state.READ_DATA_KEY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.COMPARE_I~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.COMPARE_I~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.COMPARE_I~0 .lut_mask = 64'h000000000000FFFF;
defparam \CONTROL_UNIT|n_state.COMPARE_I~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N43
dffeas \CONTROL_UNIT|state.COMPARE_I (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.COMPARE_I~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.COMPARE_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.COMPARE_I .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.COMPARE_I .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N58
dffeas \CONTROL_UNIT|state.WAIT_J (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CONTROL_UNIT|state.UPDATE_J~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.WAIT_J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.WAIT_J .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.WAIT_J .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N36
cyclonev_lcell_comb \CONTROL_UNIT|Selector2~0 (
// Equation(s):
// \CONTROL_UNIT|Selector2~0_combout  = ( \CONTROL_UNIT|state.WAIT_J~q  ) # ( !\CONTROL_UNIT|state.WAIT_J~q  & ( (!\CONTROL_UNIT|state.COMPARE_I~q  & (((!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \CONTROL_UNIT|state.READ_TEMP_MIN~q )))) # 
// (\CONTROL_UNIT|state.COMPARE_I~q  & ((!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ) # ((!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \CONTROL_UNIT|state.READ_TEMP_MIN~q )))) ) )

	.dataa(!\CONTROL_UNIT|state.COMPARE_I~q ),
	.datab(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ),
	.datac(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.WAIT_J~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector2~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector2~0 .lut_mask = 64'h44F444F4FFFFFFFF;
defparam \CONTROL_UNIT|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N37
dffeas \CONTROL_UNIT|state.READ_TEMP_MIN (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.READ_TEMP_MIN .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.READ_TEMP_MIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N6
cyclonev_lcell_comb \CONTROL_UNIT|n_state.COMPARE_J~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.COMPARE_J~0_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & ( \CONTROL_UNIT|state.READ_TEMP_MIN~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.dataf(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.COMPARE_J~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.COMPARE_J~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.COMPARE_J~0 .lut_mask = 64'h000000000000FFFF;
defparam \CONTROL_UNIT|n_state.COMPARE_J~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N7
dffeas \CONTROL_UNIT|state.COMPARE_J (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.COMPARE_J~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.COMPARE_J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.COMPARE_J .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.COMPARE_J .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N27
cyclonev_lcell_comb \CONTROL_UNIT|Selector3~0 (
// Equation(s):
// \CONTROL_UNIT|Selector3~0_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & ( (!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q  & \CONTROL_UNIT|state.COMPARE_J~q ) ) ) # ( !\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & ( 
// ((!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q  & \CONTROL_UNIT|state.COMPARE_J~q )) # (\CONTROL_UNIT|state.READ_TEMP_DATA~q ) ) )

	.dataa(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q ),
	.datab(!\CONTROL_UNIT|state.COMPARE_J~q ),
	.datac(gnd),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_DATA~q ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector3~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector3~0 .lut_mask = 64'h22FF22FF22222222;
defparam \CONTROL_UNIT|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N28
dffeas \CONTROL_UNIT|state.READ_TEMP_DATA (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.READ_TEMP_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.READ_TEMP_DATA .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.READ_TEMP_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \CONTROL_UNIT|WideOr7 (
// Equation(s):
// \CONTROL_UNIT|WideOr7~combout  = ( \CONTROL_UNIT|state.READ_TEMP_DATA~q  ) # ( !\CONTROL_UNIT|state.READ_TEMP_DATA~q  & ( (\CONTROL_UNIT|state.READ_DATA_KEY~q ) # (\CONTROL_UNIT|state.READ_TEMP_MIN~q ) ) )

	.dataa(gnd),
	.datab(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datac(!\CONTROL_UNIT|state.READ_DATA_KEY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.READ_TEMP_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|WideOr7 .extended_lut = "off";
defparam \CONTROL_UNIT|WideOr7 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \CONTROL_UNIT|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N38
dffeas \CONTROL_UNIT|o_rd_en (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|WideOr7~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|o_rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|o_rd_en .is_wysiwyg = "true";
defparam \CONTROL_UNIT|o_rd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N41
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_o_rd_en (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CONTROL_UNIT|o_rd_en~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_o_rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_o_rd_en .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_o_rd_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N39
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~feeder (
// Equation(s):
// \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~feeder_combout  = \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_o_rd_en~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_o_rd_en~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N40
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N19
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N51
cyclonev_lcell_comb \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0_combout  = (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \CONTROL_UNIT|state.READ_TEMP_DATA~q )

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONTROL_UNIT|state.READ_TEMP_DATA~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0 .lut_mask = 64'h0055005500550055;
defparam \CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N53
dffeas \CONTROL_UNIT|state.COMP_TEMP_VALUE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.COMP_TEMP_VALUE~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.COMP_TEMP_VALUE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.COMP_TEMP_VALUE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.COMP_TEMP_VALUE .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N35
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N29
dffeas \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \CONTROL_UNIT|WideOr8 (
// Equation(s):
// \CONTROL_UNIT|WideOr8~combout  = ( \CONTROL_UNIT|state.WRITE_TEMP_MIN~q  ) # ( !\CONTROL_UNIT|state.WRITE_TEMP_MIN~q  & ( (\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ) # (\CONTROL_UNIT|state.READ_TEMP_MIN~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datad(!\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|WideOr8 .extended_lut = "off";
defparam \CONTROL_UNIT|WideOr8 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \CONTROL_UNIT|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N35
dffeas \CONTROL_UNIT|o_sel_addr[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|WideOr8~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|o_sel_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|o_sel_addr[0] .is_wysiwyg = "true";
defparam \CONTROL_UNIT|o_sel_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N21
cyclonev_lcell_comb \CONTROL_UNIT|o_sel_addr~0 (
// Equation(s):
// \CONTROL_UNIT|o_sel_addr~0_combout  = ( \CONTROL_UNIT|state.READ_DATA_KEY~q  ) # ( !\CONTROL_UNIT|state.READ_DATA_KEY~q  & ( \CONTROL_UNIT|state.WRITE_DATA_KEY~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.WRITE_DATA_KEY~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.READ_DATA_KEY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|o_sel_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|o_sel_addr~0 .extended_lut = "off";
defparam \CONTROL_UNIT|o_sel_addr~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \CONTROL_UNIT|o_sel_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N22
dffeas \CONTROL_UNIT|o_sel_addr[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|o_sel_addr~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|o_sel_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|o_sel_addr[1] .is_wysiwyg = "true";
defparam \CONTROL_UNIT|o_sel_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N10
dffeas \CONTROL_UNIT|o_update_min (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|o_update_min~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|o_update_min .is_wysiwyg = "true";
defparam \CONTROL_UNIT|o_update_min .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N9
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout  = (\CONTROL_UNIT|o_update_min~q ) # (\DATA_PATH_UNIT|w_i_en_j~q )

	.dataa(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CONTROL_UNIT|o_update_min~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en .lut_mask = 64'h55FF55FF55FF55FF;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N43
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_update_min~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \DATA_PATH_UNIT|w_addr_ram[1]~4 (
// Equation(s):
// \DATA_PATH_UNIT|w_addr_ram[1]~4_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1] & ( (!\CONTROL_UNIT|o_sel_addr [1] & ((!\CONTROL_UNIT|o_sel_addr [0]) # ((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [1])))) # (\CONTROL_UNIT|o_sel_addr [1] & 
// (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1] & ( (!\CONTROL_UNIT|o_sel_addr [1] & (\CONTROL_UNIT|o_sel_addr [0] & ((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [1])))) # (\CONTROL_UNIT|o_sel_addr 
// [1] & (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1])))) ) )

	.dataa(!\CONTROL_UNIT|o_sel_addr [0]),
	.datab(!\CONTROL_UNIT|o_sel_addr [1]),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [1]),
	.datad(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [1]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_addr_ram[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_addr_ram[1]~4 .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_addr_ram[1]~4 .lut_mask = 64'h034703478BCF8BCF;
defparam \DATA_PATH_UNIT|w_addr_ram[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en (
// Equation(s):
// \DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout  = ( \CONTROL_UNIT|o_rd_en~q  & ( \CONTROL_UNIT|o_wr_en~q  ) ) # ( !\CONTROL_UNIT|o_rd_en~q  & ( \CONTROL_UNIT|o_wr_en~q  ) ) # ( \CONTROL_UNIT|o_rd_en~q  & ( !\CONTROL_UNIT|o_wr_en~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CONTROL_UNIT|o_rd_en~q ),
	.dataf(!\CONTROL_UNIT|o_wr_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N8
dffeas \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_addr_ram[1]~4_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N35
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N56
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|w_addr_ram[1]~4_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N39
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]

	.dataa(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N41
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_update_min~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N9
cyclonev_lcell_comb \DATA_PATH_UNIT|w_addr_ram[0]~3 (
// Equation(s):
// \DATA_PATH_UNIT|w_addr_ram[0]~3_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0] & ( (!\CONTROL_UNIT|o_sel_addr [1] & ((!\CONTROL_UNIT|o_sel_addr [0]) # ((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [0])))) # (\CONTROL_UNIT|o_sel_addr [1] & 
// (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0] & ( (!\CONTROL_UNIT|o_sel_addr [1] & (\CONTROL_UNIT|o_sel_addr [0] & (\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [0]))) # (\CONTROL_UNIT|o_sel_addr [1] 
// & (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0])))) ) )

	.dataa(!\CONTROL_UNIT|o_sel_addr [0]),
	.datab(!\CONTROL_UNIT|o_sel_addr [1]),
	.datac(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [0]),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_addr_ram[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_addr_ram[0]~3 .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_addr_ram[0]~3 .lut_mask = 64'h043704378CBF8CBF;
defparam \DATA_PATH_UNIT|w_addr_ram[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N59
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|w_addr_ram[0]~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N11
dffeas \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_addr_ram[0]~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N53
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_wr_en~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N48
cyclonev_lcell_comb \RAM_UNIT|mem_unit~10 (
// Equation(s):
// \RAM_UNIT|mem_unit~10_combout  = ( \RAM_UNIT|mem_unit_rtl_0_bypass [1] & ( \RAM_UNIT|mem_unit_rtl_0_bypass [0] & ( (\RAM_UNIT|mem_unit_rtl_0_bypass [2] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [3] $ (\RAM_UNIT|mem_unit_rtl_0_bypass [4]))) ) ) ) # ( 
// !\RAM_UNIT|mem_unit_rtl_0_bypass [1] & ( \RAM_UNIT|mem_unit_rtl_0_bypass [0] & ( (!\RAM_UNIT|mem_unit_rtl_0_bypass [2] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [3] $ (\RAM_UNIT|mem_unit_rtl_0_bypass [4]))) ) ) )

	.dataa(!\RAM_UNIT|mem_unit_rtl_0_bypass [3]),
	.datab(gnd),
	.datac(!\RAM_UNIT|mem_unit_rtl_0_bypass [4]),
	.datad(!\RAM_UNIT|mem_unit_rtl_0_bypass [2]),
	.datae(!\RAM_UNIT|mem_unit_rtl_0_bypass [1]),
	.dataf(!\RAM_UNIT|mem_unit_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~10 .extended_lut = "off";
defparam \RAM_UNIT|mem_unit~10 .lut_mask = 64'h00000000A50000A5;
defparam \RAM_UNIT|mem_unit~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N45
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]

	.dataa(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N47
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_update_min~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N51
cyclonev_lcell_comb \DATA_PATH_UNIT|w_addr_ram[2]~5 (
// Equation(s):
// \DATA_PATH_UNIT|w_addr_ram[2]~5_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( (!\CONTROL_UNIT|o_sel_addr [1] & ((!\CONTROL_UNIT|o_sel_addr [0]) # ((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [2])))) # (\CONTROL_UNIT|o_sel_addr [1] & 
// (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( (!\CONTROL_UNIT|o_sel_addr [1] & (\CONTROL_UNIT|o_sel_addr [0] & ((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [2])))) # (\CONTROL_UNIT|o_sel_addr 
// [1] & (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2])))) ) )

	.dataa(!\CONTROL_UNIT|o_sel_addr [0]),
	.datab(!\CONTROL_UNIT|o_sel_addr [1]),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [2]),
	.datad(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [2]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_addr_ram[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_addr_ram[2]~5 .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_addr_ram[2]~5 .lut_mask = 64'h034703478BCF8BCF;
defparam \DATA_PATH_UNIT|w_addr_ram[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N53
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_addr_ram[2]~5_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N38
dffeas \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|w_addr_ram[2]~5_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \RAM_UNIT|mem_unit_rtl_0_bypass[5]~feeder (
// Equation(s):
// \RAM_UNIT|mem_unit_rtl_0_bypass[5]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N1
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N15
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N16
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_update_min~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|w_addr_ram[3]~6 (
// Equation(s):
// \DATA_PATH_UNIT|w_addr_ram[3]~6_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3] & ( (!\CONTROL_UNIT|o_sel_addr [1] & ((!\CONTROL_UNIT|o_sel_addr [0]) # ((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [3])))) # (\CONTROL_UNIT|o_sel_addr [1] & 
// (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3] & ( (!\CONTROL_UNIT|o_sel_addr [1] & (\CONTROL_UNIT|o_sel_addr [0] & (\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [3]))) # (\CONTROL_UNIT|o_sel_addr [1] 
// & (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3])))) ) )

	.dataa(!\CONTROL_UNIT|o_sel_addr [0]),
	.datab(!\CONTROL_UNIT|o_sel_addr [1]),
	.datac(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [3]),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [3]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_addr_ram[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_addr_ram[3]~6 .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_addr_ram[3]~6 .lut_mask = 64'h043704378CBF8CBF;
defparam \DATA_PATH_UNIT|w_addr_ram[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N23
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|w_addr_ram[3]~6_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N50
dffeas \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_addr_ram[3]~6_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N4
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N56
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_update_min~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \DATA_PATH_UNIT|w_addr_ram[4]~7 (
// Equation(s):
// \DATA_PATH_UNIT|w_addr_ram[4]~7_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4] & ( ((!\CONTROL_UNIT|o_sel_addr [0] & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]))) # (\CONTROL_UNIT|o_sel_addr [0] & (\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min 
// [4]))) # (\CONTROL_UNIT|o_sel_addr [1]) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4] & ( (!\CONTROL_UNIT|o_sel_addr [1] & ((!\CONTROL_UNIT|o_sel_addr [0] & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]))) # (\CONTROL_UNIT|o_sel_addr [0] & 
// (\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [4])))) ) )

	.dataa(!\CONTROL_UNIT|o_sel_addr [0]),
	.datab(!\CONTROL_UNIT|o_sel_addr [1]),
	.datac(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [4]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [4]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_addr_ram[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_addr_ram[4]~7 .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_addr_ram[4]~7 .lut_mask = 64'h048C048C37BF37BF;
defparam \DATA_PATH_UNIT|w_addr_ram[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N20
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|w_addr_ram[4]~7_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N26
dffeas \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_addr_ram[4]~7_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N18
cyclonev_lcell_comb \RAM_UNIT|mem_unit_rtl_0_bypass[9]~feeder (
// Equation(s):
// \RAM_UNIT|mem_unit_rtl_0_bypass[9]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit_rtl_0_bypass[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[9]~feeder .extended_lut = "off";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N19
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \RAM_UNIT|mem_unit~11 (
// Equation(s):
// \RAM_UNIT|mem_unit~11_combout  = ( \RAM_UNIT|mem_unit_rtl_0_bypass [10] & ( \RAM_UNIT|mem_unit_rtl_0_bypass [9] & ( (!\RAM_UNIT|mem_unit_rtl_0_bypass [6] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [5] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [8] $ 
// (\RAM_UNIT|mem_unit_rtl_0_bypass [7])))) # (\RAM_UNIT|mem_unit_rtl_0_bypass [6] & (\RAM_UNIT|mem_unit_rtl_0_bypass [5] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [8] $ (\RAM_UNIT|mem_unit_rtl_0_bypass [7])))) ) ) ) # ( !\RAM_UNIT|mem_unit_rtl_0_bypass [10] & ( 
// !\RAM_UNIT|mem_unit_rtl_0_bypass [9] & ( (!\RAM_UNIT|mem_unit_rtl_0_bypass [6] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [5] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [8] $ (\RAM_UNIT|mem_unit_rtl_0_bypass [7])))) # (\RAM_UNIT|mem_unit_rtl_0_bypass [6] & 
// (\RAM_UNIT|mem_unit_rtl_0_bypass [5] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [8] $ (\RAM_UNIT|mem_unit_rtl_0_bypass [7])))) ) ) )

	.dataa(!\RAM_UNIT|mem_unit_rtl_0_bypass [6]),
	.datab(!\RAM_UNIT|mem_unit_rtl_0_bypass [5]),
	.datac(!\RAM_UNIT|mem_unit_rtl_0_bypass [8]),
	.datad(!\RAM_UNIT|mem_unit_rtl_0_bypass [7]),
	.datae(!\RAM_UNIT|mem_unit_rtl_0_bypass [10]),
	.dataf(!\RAM_UNIT|mem_unit_rtl_0_bypass [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~11 .extended_lut = "off";
defparam \RAM_UNIT|mem_unit~11 .lut_mask = 64'h9009000000009009;
defparam \RAM_UNIT|mem_unit~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N53
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N14
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_update_min~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N3
cyclonev_lcell_comb \DATA_PATH_UNIT|w_addr_ram[5]~0 (
// Equation(s):
// \DATA_PATH_UNIT|w_addr_ram[5]~0_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5] & ( (!\CONTROL_UNIT|o_sel_addr [1] & ((!\CONTROL_UNIT|o_sel_addr [0]) # ((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [5])))) # (\CONTROL_UNIT|o_sel_addr [1] & 
// (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5] & ( (!\CONTROL_UNIT|o_sel_addr [1] & (\CONTROL_UNIT|o_sel_addr [0] & (\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [5]))) # (\CONTROL_UNIT|o_sel_addr [1] 
// & (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5])))) ) )

	.dataa(!\CONTROL_UNIT|o_sel_addr [0]),
	.datab(!\CONTROL_UNIT|o_sel_addr [1]),
	.datac(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [5]),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [5]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_addr_ram[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_addr_ram[5]~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_addr_ram[5]~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \DATA_PATH_UNIT|w_addr_ram[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N5
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|w_addr_ram[5]~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N38
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_update_min~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N27
cyclonev_lcell_comb \DATA_PATH_UNIT|w_addr_ram[7]~2 (
// Equation(s):
// \DATA_PATH_UNIT|w_addr_ram[7]~2_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7] & ( (!\CONTROL_UNIT|o_sel_addr [1] & ((!\CONTROL_UNIT|o_sel_addr [0]) # ((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [7])))) # (\CONTROL_UNIT|o_sel_addr [1] & 
// (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7])))) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7] & ( (!\CONTROL_UNIT|o_sel_addr [1] & (\CONTROL_UNIT|o_sel_addr [0] & ((\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [7])))) # (\CONTROL_UNIT|o_sel_addr 
// [1] & (((\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7])))) ) )

	.dataa(!\CONTROL_UNIT|o_sel_addr [0]),
	.datab(!\CONTROL_UNIT|o_sel_addr [1]),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [7]),
	.datad(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [7]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_addr_ram[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_addr_ram[7]~2 .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_addr_ram[7]~2 .lut_mask = 64'h034703478BCF8BCF;
defparam \DATA_PATH_UNIT|w_addr_ram[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N29
dffeas \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_addr_ram[7]~2_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N32
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N7
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|w_addr_ram[7]~2_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N57
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder_combout  = \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N58
dffeas \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_update_min~q ),
	.ena(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \DATA_PATH_UNIT|w_addr_ram[6]~1 (
// Equation(s):
// \DATA_PATH_UNIT|w_addr_ram[6]~1_combout  = ( \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6] & ( ((!\CONTROL_UNIT|o_sel_addr [0] & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]))) # (\CONTROL_UNIT|o_sel_addr [0] & (\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min 
// [6]))) # (\CONTROL_UNIT|o_sel_addr [1]) ) ) # ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6] & ( (!\CONTROL_UNIT|o_sel_addr [1] & ((!\CONTROL_UNIT|o_sel_addr [0] & ((\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]))) # (\CONTROL_UNIT|o_sel_addr [0] & 
// (\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [6])))) ) )

	.dataa(!\CONTROL_UNIT|o_sel_addr [0]),
	.datab(!\CONTROL_UNIT|o_sel_addr [1]),
	.datac(!\DATA_PATH_UNIT|UPDATE_MIN_UNIT|o_addr_min [6]),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [6]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_addr_ram[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_addr_ram[6]~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_addr_ram[6]~1 .lut_mask = 64'h048C048C37BF37BF;
defparam \DATA_PATH_UNIT|w_addr_ram[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N2
dffeas \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_addr_ram[6]~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N47
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N2
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|w_addr_ram[6]~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N5
dffeas \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_addr_ram[5]~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N42
cyclonev_lcell_comb \RAM_UNIT|mem_unit_rtl_0_bypass[11]~feeder (
// Equation(s):
// \RAM_UNIT|mem_unit_rtl_0_bypass[11]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit_rtl_0_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[11]~feeder .extended_lut = "off";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N44
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \RAM_UNIT|mem_unit~9 (
// Equation(s):
// \RAM_UNIT|mem_unit~9_combout  = ( \RAM_UNIT|mem_unit_rtl_0_bypass [14] & ( \RAM_UNIT|mem_unit_rtl_0_bypass [11] & ( (\RAM_UNIT|mem_unit_rtl_0_bypass [12] & (\RAM_UNIT|mem_unit_rtl_0_bypass [13] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [15] $ 
// (\RAM_UNIT|mem_unit_rtl_0_bypass [16])))) ) ) ) # ( !\RAM_UNIT|mem_unit_rtl_0_bypass [14] & ( \RAM_UNIT|mem_unit_rtl_0_bypass [11] & ( (\RAM_UNIT|mem_unit_rtl_0_bypass [12] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [13] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [15] 
// $ (\RAM_UNIT|mem_unit_rtl_0_bypass [16])))) ) ) ) # ( \RAM_UNIT|mem_unit_rtl_0_bypass [14] & ( !\RAM_UNIT|mem_unit_rtl_0_bypass [11] & ( (!\RAM_UNIT|mem_unit_rtl_0_bypass [12] & (\RAM_UNIT|mem_unit_rtl_0_bypass [13] & (!\RAM_UNIT|mem_unit_rtl_0_bypass 
// [15] $ (\RAM_UNIT|mem_unit_rtl_0_bypass [16])))) ) ) ) # ( !\RAM_UNIT|mem_unit_rtl_0_bypass [14] & ( !\RAM_UNIT|mem_unit_rtl_0_bypass [11] & ( (!\RAM_UNIT|mem_unit_rtl_0_bypass [12] & (!\RAM_UNIT|mem_unit_rtl_0_bypass [13] & 
// (!\RAM_UNIT|mem_unit_rtl_0_bypass [15] $ (\RAM_UNIT|mem_unit_rtl_0_bypass [16])))) ) ) )

	.dataa(!\RAM_UNIT|mem_unit_rtl_0_bypass [12]),
	.datab(!\RAM_UNIT|mem_unit_rtl_0_bypass [15]),
	.datac(!\RAM_UNIT|mem_unit_rtl_0_bypass [16]),
	.datad(!\RAM_UNIT|mem_unit_rtl_0_bypass [13]),
	.datae(!\RAM_UNIT|mem_unit_rtl_0_bypass [14]),
	.dataf(!\RAM_UNIT|mem_unit_rtl_0_bypass [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~9 .extended_lut = "off";
defparam \RAM_UNIT|mem_unit~9 .lut_mask = 64'h8200008241000041;
defparam \RAM_UNIT|mem_unit~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N22
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N39
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2]~feeder_combout  = \DATA_PATH_UNIT|w_temp_min [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|w_temp_min [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N9
cyclonev_lcell_comb \CONTROL_UNIT|WideOr7~0 (
// Equation(s):
// \CONTROL_UNIT|WideOr7~0_combout  = ( \CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q  ) # ( !\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q  & ( \CONTROL_UNIT|state.READ_TEMP_MIN~q  ) )

	.dataa(gnd),
	.datab(!\CONTROL_UNIT|state.READ_TEMP_MIN~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|WideOr7~0 .extended_lut = "off";
defparam \CONTROL_UNIT|WideOr7~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \CONTROL_UNIT|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N10
dffeas \CONTROL_UNIT|o_sel_data_rd[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|o_sel_data_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|o_sel_data_rd[0] .is_wysiwyg = "true";
defparam \CONTROL_UNIT|o_sel_data_rd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N8
dffeas \CONTROL_UNIT|o_sel_data_rd[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CONTROL_UNIT|state.READ_DATA_KEY~DUPLICATE_q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|o_sel_data_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|o_sel_data_rd[1] .is_wysiwyg = "true";
defparam \CONTROL_UNIT|o_sel_data_rd[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \DATA_PATH_UNIT|w_en_data_key (
// Equation(s):
// \DATA_PATH_UNIT|w_en_data_key~combout  = (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & (\CONTROL_UNIT|o_sel_data_rd [0] & \CONTROL_UNIT|o_sel_data_rd [1]))

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|o_sel_data_rd [0]),
	.datad(!\CONTROL_UNIT|o_sel_data_rd [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_en_data_key~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_en_data_key .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_en_data_key .lut_mask = 64'h0005000500050005;
defparam \DATA_PATH_UNIT|w_en_data_key .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N5
dffeas \DATA_PATH_UNIT|w_data_key[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_data_key~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_data_key [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_data_key[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N31
dffeas \CONTROL_UNIT|o_sel_data_wr (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|o_sel_data_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|o_sel_data_wr .is_wysiwyg = "true";
defparam \CONTROL_UNIT|o_sel_data_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N40
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [2]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N8
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \RAM_UNIT|mem_unit_rtl_0_bypass[20]~feeder (
// Equation(s):
// \RAM_UNIT|mem_unit_rtl_0_bypass[20]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N1
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N32
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N50
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \DATA_PATH_UNIT|w_data_key[5]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_data_key[5]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_data_key[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[5]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_data_key[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_data_key[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N44
dffeas \DATA_PATH_UNIT|w_data_key[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_data_key[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_data_key~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_data_key [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_data_key[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N23
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [5]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N29
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N44
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \RAM_UNIT|mem_unit_rtl_0_bypass[23]~feeder (
// Equation(s):
// \RAM_UNIT|mem_unit_rtl_0_bypass[23]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit_rtl_0_bypass[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[23]~feeder .extended_lut = "off";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N25
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N26
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N4
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_wr_en~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.clk0(\i_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [7],\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [6],\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~DUPLICATE_q ,
\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~DUPLICATE_q ,\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [3],\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [2],\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [1],
\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~DUPLICATE_q }),
	.portaaddr({\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [7],\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [6],\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [5],\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [4],\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [3],\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [2],
\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [1],\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\DATA_PATH_UNIT|w_addr_ram[7]~2_combout ,\DATA_PATH_UNIT|w_addr_ram[6]~1_combout ,\DATA_PATH_UNIT|w_addr_ram[5]~0_combout ,\DATA_PATH_UNIT|w_addr_ram[4]~7_combout ,\DATA_PATH_UNIT|w_addr_ram[3]~6_combout ,\DATA_PATH_UNIT|w_addr_ram[2]~5_combout ,
\DATA_PATH_UNIT|w_addr_ram[1]~4_combout ,\DATA_PATH_UNIT|w_addr_ram[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "SinglePort_RAM:RAM_UNIT|altsyncram:mem_unit_rtl_0|altsyncram_1jo1:auto_generated|ALTSYNCRAM";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N9
cyclonev_lcell_comb \RAM_UNIT|mem_unit~0feeder (
// Equation(s):
// \RAM_UNIT|mem_unit~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~0feeder .extended_lut = "off";
defparam \RAM_UNIT|mem_unit~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \RAM_UNIT|mem_unit~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N10
dffeas \RAM_UNIT|mem_unit~0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_ADDR_UNIT|w_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~0 .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N9
cyclonev_lcell_comb \RAM_UNIT|mem_unit~8feeder (
// Equation(s):
// \RAM_UNIT|mem_unit~8feeder_combout  = \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~8feeder .extended_lut = "off";
defparam \RAM_UNIT|mem_unit~8feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM_UNIT|mem_unit~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \RAM_UNIT|mem_unit~12 (
// Equation(s):
// \RAM_UNIT|mem_unit~12_combout  = ( !\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [4] & ( (!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [5] & (!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [0] & (!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [6] & 
// !\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [7]))) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [5]),
	.datab(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [0]),
	.datac(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [6]),
	.datad(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [7]),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~12 .extended_lut = "off";
defparam \RAM_UNIT|mem_unit~12 .lut_mask = 64'h8000800000000000;
defparam \RAM_UNIT|mem_unit~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \RAM_UNIT|mem_unit~13 (
// Equation(s):
// \RAM_UNIT|mem_unit~13_combout  = ( !\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [2] & ( \RAM_UNIT|mem_unit~12_combout  & ( (\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_wr_en~q  & (!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [1] & 
// !\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [3])) ) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_wr_en~q ),
	.datab(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [1]),
	.datac(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [3]),
	.datad(gnd),
	.datae(!\DATA_PATH_UNIT|RAM_ADDR_UNIT|o_addr_ram [2]),
	.dataf(!\RAM_UNIT|mem_unit~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~13 .extended_lut = "off";
defparam \RAM_UNIT|mem_unit~13 .lut_mask = 64'h0000000040400000;
defparam \RAM_UNIT|mem_unit~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N11
dffeas \RAM_UNIT|mem_unit~8 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_UNIT|mem_unit~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~8 .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N0
cyclonev_lcell_comb \RAM_UNIT|mem_unit~22 (
// Equation(s):
// \RAM_UNIT|mem_unit~22_combout  = ( !\RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~10_combout  & (((\RAM_UNIT|mem_unit~8_q )))) # (\RAM_UNIT|mem_unit~10_combout  & ((!\RAM_UNIT|mem_unit~9_combout  & (((\RAM_UNIT|mem_unit~8_q )))) # 
// (\RAM_UNIT|mem_unit~9_combout  & ((!\RAM_UNIT|mem_unit~11_combout  & ((\RAM_UNIT|mem_unit~8_q ))) # (\RAM_UNIT|mem_unit~11_combout  & (\RAM_UNIT|mem_unit_rtl_0_bypass [24])))))) ) ) # ( \RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~10_combout  & 
// (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7 )))) # (\RAM_UNIT|mem_unit~10_combout  & ((!\RAM_UNIT|mem_unit~9_combout  & (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7 )))) # (\RAM_UNIT|mem_unit~9_combout  & 
// ((!\RAM_UNIT|mem_unit~11_combout  & ((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7 ))) # (\RAM_UNIT|mem_unit~11_combout  & (\RAM_UNIT|mem_unit_rtl_0_bypass [24])))))) ) )

	.dataa(!\RAM_UNIT|mem_unit~10_combout ),
	.datab(!\RAM_UNIT|mem_unit_rtl_0_bypass [24]),
	.datac(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\RAM_UNIT|mem_unit~9_combout ),
	.datae(!\RAM_UNIT|mem_unit~0_q ),
	.dataf(!\RAM_UNIT|mem_unit~11_combout ),
	.datag(!\RAM_UNIT|mem_unit~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~22 .extended_lut = "on";
defparam \RAM_UNIT|mem_unit~22 .lut_mask = 64'h0F0F0F0F0F1B0F1B;
defparam \RAM_UNIT|mem_unit~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N1
dffeas \RAM_UNIT|o_data[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~22_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|o_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|o_data[7] .is_wysiwyg = "true";
defparam \RAM_UNIT|o_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N24
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5 (
// Equation(s):
// \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5_combout  = ( \RAM_UNIT|o_data [7] & ( (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [7]) # (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ) ) ) # ( !\RAM_UNIT|o_data [7] & ( 
// (!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [7]) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [7]),
	.datae(gnd),
	.dataf(!\RAM_UNIT|o_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5 .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|w_en_temp_min (
// Equation(s):
// \DATA_PATH_UNIT|w_en_temp_min~combout  = ( !\CONTROL_UNIT|o_sel_data_rd [1] & ( (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \CONTROL_UNIT|o_sel_data_rd [0]) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|o_sel_data_rd [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|o_sel_data_rd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_en_temp_min~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_en_temp_min .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_en_temp_min .lut_mask = 64'h0505050500000000;
defparam \DATA_PATH_UNIT|w_en_temp_min .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N13
dffeas \DATA_PATH_UNIT|w_temp_min[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_min~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_min [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_min[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N51
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7]~feeder_combout  = \DATA_PATH_UNIT|w_temp_min [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|w_temp_min [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \DATA_PATH_UNIT|w_data_key[7]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_data_key[7]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_data_key[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[7]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_data_key[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_data_key[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N47
dffeas \DATA_PATH_UNIT|w_data_key[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_data_key[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_data_key~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_data_key [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_data_key[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N52
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [7]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N55
dffeas \RAM_UNIT|mem_unit~7 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_UNIT|mem_unit~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~7 .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N54
cyclonev_lcell_comb \RAM_UNIT|mem_unit~18 (
// Equation(s):
// \RAM_UNIT|mem_unit~18_combout  = ( !\RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~9_combout  & (((\RAM_UNIT|mem_unit~7_q )))) # (\RAM_UNIT|mem_unit~9_combout  & ((!\RAM_UNIT|mem_unit~11_combout  & (((\RAM_UNIT|mem_unit~7_q )))) # 
// (\RAM_UNIT|mem_unit~11_combout  & ((!\RAM_UNIT|mem_unit~10_combout  & ((\RAM_UNIT|mem_unit~7_q ))) # (\RAM_UNIT|mem_unit~10_combout  & (\RAM_UNIT|mem_unit_rtl_0_bypass [23])))))) ) ) # ( \RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~9_combout  & 
// (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6 )))) # (\RAM_UNIT|mem_unit~9_combout  & ((!\RAM_UNIT|mem_unit~11_combout  & (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6 )))) # (\RAM_UNIT|mem_unit~11_combout  & 
// ((!\RAM_UNIT|mem_unit~10_combout  & ((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6 ))) # (\RAM_UNIT|mem_unit~10_combout  & (\RAM_UNIT|mem_unit_rtl_0_bypass [23])))))) ) )

	.dataa(!\RAM_UNIT|mem_unit_rtl_0_bypass [23]),
	.datab(!\RAM_UNIT|mem_unit~9_combout ),
	.datac(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\RAM_UNIT|mem_unit~11_combout ),
	.datae(!\RAM_UNIT|mem_unit~0_q ),
	.dataf(!\RAM_UNIT|mem_unit~10_combout ),
	.datag(!\RAM_UNIT|mem_unit~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~18 .extended_lut = "on";
defparam \RAM_UNIT|mem_unit~18 .lut_mask = 64'h0F0F0F0F0F1D0F1D;
defparam \RAM_UNIT|mem_unit~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N55
dffeas \RAM_UNIT|o_data[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~18_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|o_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|o_data[6] .is_wysiwyg = "true";
defparam \RAM_UNIT|o_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N39
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6 (
// Equation(s):
// \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6_combout  = (!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [6])) # (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & ((\RAM_UNIT|o_data [6])))

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [6]),
	.datad(!\RAM_UNIT|o_data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6 .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N33
cyclonev_lcell_comb \DATA_PATH_UNIT|w_temp_min[6]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_temp_min[6]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_temp_min[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[6]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_temp_min[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_temp_min[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N34
dffeas \DATA_PATH_UNIT|w_temp_min[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_temp_min[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_temp_min~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_min [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_min[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N18
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6]~feeder_combout  = ( \DATA_PATH_UNIT|w_temp_min [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|w_temp_min [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \DATA_PATH_UNIT|w_data_key[6]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_data_key[6]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_data_key[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[6]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_data_key[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_data_key[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N19
dffeas \DATA_PATH_UNIT|w_data_key[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_data_key[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_data_key~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_data_key [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_data_key[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N19
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [6]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N58
dffeas \RAM_UNIT|mem_unit~6 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_UNIT|mem_unit~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~6 .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \RAM_UNIT|mem_unit~14 (
// Equation(s):
// \RAM_UNIT|mem_unit~14_combout  = ( !\RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~11_combout  & (((\RAM_UNIT|mem_unit~6_q )))) # (\RAM_UNIT|mem_unit~11_combout  & ((!\RAM_UNIT|mem_unit~9_combout  & (((\RAM_UNIT|mem_unit~6_q )))) # 
// (\RAM_UNIT|mem_unit~9_combout  & ((!\RAM_UNIT|mem_unit~10_combout  & ((\RAM_UNIT|mem_unit~6_q ))) # (\RAM_UNIT|mem_unit~10_combout  & (\RAM_UNIT|mem_unit_rtl_0_bypass [22])))))) ) ) # ( \RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~11_combout  & 
// (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5 )))) # (\RAM_UNIT|mem_unit~11_combout  & ((!\RAM_UNIT|mem_unit~9_combout  & (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5 )))) # (\RAM_UNIT|mem_unit~9_combout  & 
// ((!\RAM_UNIT|mem_unit~10_combout  & ((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5 ))) # (\RAM_UNIT|mem_unit~10_combout  & (\RAM_UNIT|mem_unit_rtl_0_bypass [22])))))) ) )

	.dataa(!\RAM_UNIT|mem_unit_rtl_0_bypass [22]),
	.datab(!\RAM_UNIT|mem_unit~11_combout ),
	.datac(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\RAM_UNIT|mem_unit~9_combout ),
	.datae(!\RAM_UNIT|mem_unit~0_q ),
	.dataf(!\RAM_UNIT|mem_unit~10_combout ),
	.datag(!\RAM_UNIT|mem_unit~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~14 .extended_lut = "on";
defparam \RAM_UNIT|mem_unit~14 .lut_mask = 64'h0F0F0F0F0F1D0F1D;
defparam \RAM_UNIT|mem_unit~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N37
dffeas \RAM_UNIT|o_data[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~14_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|o_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|o_data[5] .is_wysiwyg = "true";
defparam \RAM_UNIT|o_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7 (
// Equation(s):
// \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7_combout  = ( \RAM_UNIT|o_data [5] & ( (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [5]) # (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ) ) ) # ( !\RAM_UNIT|o_data [5] & ( 
// (!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [5]) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [5]),
	.datae(gnd),
	.dataf(!\RAM_UNIT|o_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7 .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N15
cyclonev_lcell_comb \DATA_PATH_UNIT|w_temp_min[5]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_temp_min[5]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_temp_min[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[5]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_temp_min[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_temp_min[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N17
dffeas \DATA_PATH_UNIT|w_temp_min[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_temp_min[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_temp_min~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_min [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_min[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N21
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~feeder_combout  = ( \DATA_PATH_UNIT|w_temp_min [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|w_temp_min [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N22
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [5]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~DUPLICATE .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N27
cyclonev_lcell_comb \DATA_PATH_UNIT|w_data_key[4]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_data_key[4]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_data_key[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[4]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_data_key[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_data_key[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N29
dffeas \DATA_PATH_UNIT|w_data_key[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_data_key[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_data_key~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_data_key [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_data_key[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N50
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [4]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N16
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N43
dffeas \RAM_UNIT|mem_unit~5 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_UNIT|mem_unit~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~5 .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N42
cyclonev_lcell_comb \RAM_UNIT|mem_unit~26 (
// Equation(s):
// \RAM_UNIT|mem_unit~26_combout  = ( !\RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~10_combout  & (((\RAM_UNIT|mem_unit~5_q )))) # (\RAM_UNIT|mem_unit~10_combout  & ((!\RAM_UNIT|mem_unit~11_combout  & (\RAM_UNIT|mem_unit~5_q )) # 
// (\RAM_UNIT|mem_unit~11_combout  & ((!\RAM_UNIT|mem_unit~9_combout  & (\RAM_UNIT|mem_unit~5_q )) # (\RAM_UNIT|mem_unit~9_combout  & ((\RAM_UNIT|mem_unit_rtl_0_bypass [21]))))))) ) ) # ( \RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~10_combout  & 
// (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a4 )))) # (\RAM_UNIT|mem_unit~10_combout  & ((!\RAM_UNIT|mem_unit~11_combout  & (\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a4 )) # (\RAM_UNIT|mem_unit~11_combout  & 
// ((!\RAM_UNIT|mem_unit~9_combout  & (\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a4 )) # (\RAM_UNIT|mem_unit~9_combout  & ((\RAM_UNIT|mem_unit_rtl_0_bypass [21]))))))) ) )

	.dataa(!\RAM_UNIT|mem_unit~10_combout ),
	.datab(!\RAM_UNIT|mem_unit~11_combout ),
	.datac(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\RAM_UNIT|mem_unit~9_combout ),
	.datae(!\RAM_UNIT|mem_unit~0_q ),
	.dataf(!\RAM_UNIT|mem_unit_rtl_0_bypass [21]),
	.datag(!\RAM_UNIT|mem_unit~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~26 .extended_lut = "on";
defparam \RAM_UNIT|mem_unit~26 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \RAM_UNIT|mem_unit~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N43
dffeas \RAM_UNIT|o_data[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~26_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|o_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|o_data[4] .is_wysiwyg = "true";
defparam \RAM_UNIT|o_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N30
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4 (
// Equation(s):
// \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4_combout  = ( \RAM_UNIT|o_data [4] & ( (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [4]) # (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ) ) ) # ( !\RAM_UNIT|o_data [4] & ( 
// (!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [4]) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [4]),
	.datae(gnd),
	.dataf(!\RAM_UNIT|o_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4 .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \DATA_PATH_UNIT|w_temp_min[4]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_temp_min[4]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_temp_min[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[4]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_temp_min[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_temp_min[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N32
dffeas \DATA_PATH_UNIT|w_temp_min[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_temp_min[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_temp_min~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_min [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_min[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~feeder_combout  = \DATA_PATH_UNIT|w_temp_min [4]

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|w_temp_min [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N49
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [4]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \RAM_UNIT|mem_unit~4feeder (
// Equation(s):
// \RAM_UNIT|mem_unit~4feeder_combout  = ( \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~4feeder .extended_lut = "off";
defparam \RAM_UNIT|mem_unit~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_UNIT|mem_unit~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N44
dffeas \RAM_UNIT|mem_unit~4 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_UNIT|mem_unit~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~4 .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \RAM_UNIT|mem_unit~42 (
// Equation(s):
// \RAM_UNIT|mem_unit~42_combout  = ( !\RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~11_combout  & (((\RAM_UNIT|mem_unit~4_q )))) # (\RAM_UNIT|mem_unit~11_combout  & ((!\RAM_UNIT|mem_unit~9_combout  & (((\RAM_UNIT|mem_unit~4_q )))) # 
// (\RAM_UNIT|mem_unit~9_combout  & ((!\RAM_UNIT|mem_unit~10_combout  & ((\RAM_UNIT|mem_unit~4_q ))) # (\RAM_UNIT|mem_unit~10_combout  & (\RAM_UNIT|mem_unit_rtl_0_bypass [20])))))) ) ) # ( \RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~11_combout  & 
// (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3 )))) # (\RAM_UNIT|mem_unit~11_combout  & ((!\RAM_UNIT|mem_unit~9_combout  & (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3 )))) # (\RAM_UNIT|mem_unit~9_combout  & 
// ((!\RAM_UNIT|mem_unit~10_combout  & ((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3 ))) # (\RAM_UNIT|mem_unit~10_combout  & (\RAM_UNIT|mem_unit_rtl_0_bypass [20])))))) ) )

	.dataa(!\RAM_UNIT|mem_unit_rtl_0_bypass [20]),
	.datab(!\RAM_UNIT|mem_unit~11_combout ),
	.datac(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\RAM_UNIT|mem_unit~9_combout ),
	.datae(!\RAM_UNIT|mem_unit~0_q ),
	.dataf(!\RAM_UNIT|mem_unit~10_combout ),
	.datag(!\RAM_UNIT|mem_unit~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~42 .extended_lut = "on";
defparam \RAM_UNIT|mem_unit~42 .lut_mask = 64'h0F0F0F0F0F1D0F1D;
defparam \RAM_UNIT|mem_unit~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N13
dffeas \RAM_UNIT|o_data[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~42_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|o_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|o_data[3] .is_wysiwyg = "true";
defparam \RAM_UNIT|o_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0 (
// Equation(s):
// \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0_combout  = ( \RAM_UNIT|o_data [3] & ( (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [3]) # (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ) ) ) # ( !\RAM_UNIT|o_data [3] & ( 
// (!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datad(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [3]),
	.datae(gnd),
	.dataf(!\RAM_UNIT|o_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N56
dffeas \DATA_PATH_UNIT|w_temp_min[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_min~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_min [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_min[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3]~feeder_combout  = ( \DATA_PATH_UNIT|w_temp_min [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|w_temp_min [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N8
dffeas \DATA_PATH_UNIT|w_data_key[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_data_key~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_data_key [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_data_key[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N37
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [3]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \RAM_UNIT|mem_unit~2feeder (
// Equation(s):
// \RAM_UNIT|mem_unit~2feeder_combout  = ( \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~2feeder .extended_lut = "off";
defparam \RAM_UNIT|mem_unit~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_UNIT|mem_unit~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N8
dffeas \RAM_UNIT|mem_unit~2 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_UNIT|mem_unit~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~2 .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \RAM_UNIT|mem_unit~34 (
// Equation(s):
// \RAM_UNIT|mem_unit~34_combout  = ( !\RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~9_combout  & (((\RAM_UNIT|mem_unit~2_q )))) # (\RAM_UNIT|mem_unit~9_combout  & ((!\RAM_UNIT|mem_unit~11_combout  & (((\RAM_UNIT|mem_unit~2_q )))) # 
// (\RAM_UNIT|mem_unit~11_combout  & ((!\RAM_UNIT|mem_unit~10_combout  & ((\RAM_UNIT|mem_unit~2_q ))) # (\RAM_UNIT|mem_unit~10_combout  & (\RAM_UNIT|mem_unit_rtl_0_bypass [18])))))) ) ) # ( \RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~9_combout  & 
// (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1 )))) # (\RAM_UNIT|mem_unit~9_combout  & ((!\RAM_UNIT|mem_unit~11_combout  & (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1 )))) # (\RAM_UNIT|mem_unit~11_combout  & 
// ((!\RAM_UNIT|mem_unit~10_combout  & ((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1 ))) # (\RAM_UNIT|mem_unit~10_combout  & (\RAM_UNIT|mem_unit_rtl_0_bypass [18])))))) ) )

	.dataa(!\RAM_UNIT|mem_unit~9_combout ),
	.datab(!\RAM_UNIT|mem_unit_rtl_0_bypass [18]),
	.datac(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\RAM_UNIT|mem_unit~11_combout ),
	.datae(!\RAM_UNIT|mem_unit~0_q ),
	.dataf(!\RAM_UNIT|mem_unit~10_combout ),
	.datag(!\RAM_UNIT|mem_unit~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~34 .extended_lut = "on";
defparam \RAM_UNIT|mem_unit~34 .lut_mask = 64'h0F0F0F0F0F1B0F1B;
defparam \RAM_UNIT|mem_unit~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N13
dffeas \RAM_UNIT|o_data[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~34_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|o_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|o_data[1] .is_wysiwyg = "true";
defparam \RAM_UNIT|o_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N47
dffeas \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2 (
// Equation(s):
// \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [1] & ( (!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ) # (\RAM_UNIT|o_data [1]) ) ) # ( !\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [1] & ( 
// (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \RAM_UNIT|o_data [1]) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(!\RAM_UNIT|o_data [1]),
	.datad(gnd),
	.datae(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2 .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N26
dffeas \DATA_PATH_UNIT|w_temp_min[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_min~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_min [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_min[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N30
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1]~feeder_combout  = \DATA_PATH_UNIT|w_temp_min [1]

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|w_temp_min [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N21
cyclonev_lcell_comb \DATA_PATH_UNIT|w_data_key[1]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_data_key[1]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_data_key[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[1]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_data_key[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_data_key[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N23
dffeas \DATA_PATH_UNIT|w_data_key[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_data_key[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_data_key~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_data_key [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_data_key[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N31
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [1]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \DATA_PATH_UNIT|w_data_key[0]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_data_key[0]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_data_key[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[0]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_data_key[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_data_key[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N26
dffeas \DATA_PATH_UNIT|w_data_key[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_data_key[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_data_key~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_data_key [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_data_key[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_data_key[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N35
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [0]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N2
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N7
dffeas \RAM_UNIT|mem_unit~1 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_UNIT|mem_unit~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~1 .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N24
cyclonev_lcell_comb \RAM_UNIT|mem_unit~30 (
// Equation(s):
// \RAM_UNIT|mem_unit~30_combout  = ( !\RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~10_combout  & (((\RAM_UNIT|mem_unit~1_q )))) # (\RAM_UNIT|mem_unit~10_combout  & ((!\RAM_UNIT|mem_unit~9_combout  & (\RAM_UNIT|mem_unit~1_q )) # 
// (\RAM_UNIT|mem_unit~9_combout  & ((!\RAM_UNIT|mem_unit~11_combout  & (\RAM_UNIT|mem_unit~1_q )) # (\RAM_UNIT|mem_unit~11_combout  & ((\RAM_UNIT|mem_unit_rtl_0_bypass [17]))))))) ) ) # ( \RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~10_combout  & 
// (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (\RAM_UNIT|mem_unit~10_combout  & ((!\RAM_UNIT|mem_unit~9_combout  & (\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\RAM_UNIT|mem_unit~9_combout  & 
// ((!\RAM_UNIT|mem_unit~11_combout  & (\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\RAM_UNIT|mem_unit~11_combout  & ((\RAM_UNIT|mem_unit_rtl_0_bypass [17]))))))) ) )

	.dataa(!\RAM_UNIT|mem_unit~10_combout ),
	.datab(!\RAM_UNIT|mem_unit~9_combout ),
	.datac(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\RAM_UNIT|mem_unit~11_combout ),
	.datae(!\RAM_UNIT|mem_unit~0_q ),
	.dataf(!\RAM_UNIT|mem_unit_rtl_0_bypass [17]),
	.datag(!\RAM_UNIT|mem_unit~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~30 .extended_lut = "on";
defparam \RAM_UNIT|mem_unit~30 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \RAM_UNIT|mem_unit~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N25
dffeas \RAM_UNIT|o_data[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~30_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|o_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|o_data[0] .is_wysiwyg = "true";
defparam \RAM_UNIT|o_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N51
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3 (
// Equation(s):
// \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3_combout  = ( \RAM_UNIT|o_data [0] & ( (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [0]) # (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ) ) ) # ( !\RAM_UNIT|o_data [0] & ( 
// (!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [0]) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [0]),
	.datae(gnd),
	.dataf(!\RAM_UNIT|o_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3 .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N27
cyclonev_lcell_comb \DATA_PATH_UNIT|w_temp_min[0]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_temp_min[0]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_temp_min[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[0]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_temp_min[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_temp_min[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N29
dffeas \DATA_PATH_UNIT|w_temp_min[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_temp_min[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_temp_min~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_min [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_min[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N33
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~feeder_combout  = ( \DATA_PATH_UNIT|w_temp_min [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|w_temp_min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N34
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~DUPLICATE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~feeder_combout ),
	.asdata(\DATA_PATH_UNIT|w_data_key [0]),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CONTROL_UNIT|o_sel_data_wr~q ),
	.ena(\CONTROL_UNIT|o_wr_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N14
dffeas \RAM_UNIT|mem_unit_rtl_0_bypass[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N10
dffeas \RAM_UNIT|mem_unit~3 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_data_wr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_UNIT|mem_unit~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|mem_unit~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~3 .is_wysiwyg = "true";
defparam \RAM_UNIT|mem_unit~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N18
cyclonev_lcell_comb \RAM_UNIT|mem_unit~38 (
// Equation(s):
// \RAM_UNIT|mem_unit~38_combout  = ( !\RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~10_combout  & (((\RAM_UNIT|mem_unit~3_q )))) # (\RAM_UNIT|mem_unit~10_combout  & ((!\RAM_UNIT|mem_unit~11_combout  & (\RAM_UNIT|mem_unit~3_q )) # 
// (\RAM_UNIT|mem_unit~11_combout  & ((!\RAM_UNIT|mem_unit~9_combout  & (\RAM_UNIT|mem_unit~3_q )) # (\RAM_UNIT|mem_unit~9_combout  & ((\RAM_UNIT|mem_unit_rtl_0_bypass [19]))))))) ) ) # ( \RAM_UNIT|mem_unit~0_q  & ( (!\RAM_UNIT|mem_unit~10_combout  & 
// (((\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2 )))) # (\RAM_UNIT|mem_unit~10_combout  & ((!\RAM_UNIT|mem_unit~11_combout  & (\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2 )) # (\RAM_UNIT|mem_unit~11_combout  & 
// ((!\RAM_UNIT|mem_unit~9_combout  & (\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2 )) # (\RAM_UNIT|mem_unit~9_combout  & ((\RAM_UNIT|mem_unit_rtl_0_bypass [19]))))))) ) )

	.dataa(!\RAM_UNIT|mem_unit~10_combout ),
	.datab(!\RAM_UNIT|mem_unit~11_combout ),
	.datac(!\RAM_UNIT|mem_unit_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\RAM_UNIT|mem_unit~9_combout ),
	.datae(!\RAM_UNIT|mem_unit~0_q ),
	.dataf(!\RAM_UNIT|mem_unit_rtl_0_bypass [19]),
	.datag(!\RAM_UNIT|mem_unit~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_UNIT|mem_unit~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_UNIT|mem_unit~38 .extended_lut = "on";
defparam \RAM_UNIT|mem_unit~38 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \RAM_UNIT|mem_unit~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N19
dffeas \RAM_UNIT|o_data[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\RAM_UNIT|mem_unit~38_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_rd_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_UNIT|o_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_UNIT|o_data[2] .is_wysiwyg = "true";
defparam \RAM_UNIT|o_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N33
cyclonev_lcell_comb \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1 (
// Equation(s):
// \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1_combout  = ( \RAM_UNIT|o_data [2] & ( (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [2]) # (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ) ) ) # ( !\RAM_UNIT|o_data [2] & ( 
// (!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [2]) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|w_save_data [2]),
	.datae(gnd),
	.dataf(!\RAM_UNIT|o_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N57
cyclonev_lcell_comb \DATA_PATH_UNIT|w_temp_min[2]~feeder (
// Equation(s):
// \DATA_PATH_UNIT|w_temp_min[2]~feeder_combout  = ( \DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_temp_min[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[2]~feeder .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_temp_min[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DATA_PATH_UNIT|w_temp_min[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N58
dffeas \DATA_PATH_UNIT|w_temp_min[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|w_temp_min[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|w_en_temp_min~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_min [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_min[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_min[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \DATA_PATH_UNIT|w_en_temp_data (
// Equation(s):
// \DATA_PATH_UNIT|w_en_temp_data~combout  = ( !\CONTROL_UNIT|o_sel_data_rd [1] & ( (\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q  & !\CONTROL_UNIT|o_sel_data_rd [0]) ) )

	.dataa(!\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_valid~q ),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|o_sel_data_rd [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|o_sel_data_rd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|w_en_temp_data~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_en_temp_data .extended_lut = "off";
defparam \DATA_PATH_UNIT|w_en_temp_data .lut_mask = 64'h5050505000000000;
defparam \DATA_PATH_UNIT|w_en_temp_data .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N56
dffeas \DATA_PATH_UNIT|w_temp_data[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[2]~1_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_data[2] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N59
dffeas \DATA_PATH_UNIT|w_temp_data[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[3]~0_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_data[3] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N17
dffeas \DATA_PATH_UNIT|w_temp_data[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[0]~3_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_data[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \DATA_PATH_UNIT|w_temp_data[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[1]~2_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_data[1] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~0 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~0_combout  = ( \DATA_PATH_UNIT|w_temp_data [1] & ( (\DATA_PATH_UNIT|w_temp_min [1] & (\DATA_PATH_UNIT|w_temp_min [0] & !\DATA_PATH_UNIT|w_temp_data [0])) ) ) # ( !\DATA_PATH_UNIT|w_temp_data [1] & ( ((\DATA_PATH_UNIT|w_temp_min 
// [0] & !\DATA_PATH_UNIT|w_temp_data [0])) # (\DATA_PATH_UNIT|w_temp_min [1]) ) )

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|w_temp_min [1]),
	.datac(!\DATA_PATH_UNIT|w_temp_min [0]),
	.datad(!\DATA_PATH_UNIT|w_temp_data [0]),
	.datae(!\DATA_PATH_UNIT|w_temp_data [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~0 .lut_mask = 64'h3F3303003F330300;
defparam \DATA_PATH_UNIT|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N57
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~1 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~1_combout  = ( \DATA_PATH_UNIT|w_temp_data [3] & ( \DATA_PATH_UNIT|LessThan0~0_combout  & ( (\DATA_PATH_UNIT|w_temp_min [3] & ((!\DATA_PATH_UNIT|w_temp_data [2]) # (\DATA_PATH_UNIT|w_temp_min [2]))) ) ) ) # ( 
// !\DATA_PATH_UNIT|w_temp_data [3] & ( \DATA_PATH_UNIT|LessThan0~0_combout  & ( ((!\DATA_PATH_UNIT|w_temp_data [2]) # (\DATA_PATH_UNIT|w_temp_min [3])) # (\DATA_PATH_UNIT|w_temp_min [2]) ) ) ) # ( \DATA_PATH_UNIT|w_temp_data [3] & ( 
// !\DATA_PATH_UNIT|LessThan0~0_combout  & ( (\DATA_PATH_UNIT|w_temp_min [2] & (\DATA_PATH_UNIT|w_temp_min [3] & !\DATA_PATH_UNIT|w_temp_data [2])) ) ) ) # ( !\DATA_PATH_UNIT|w_temp_data [3] & ( !\DATA_PATH_UNIT|LessThan0~0_combout  & ( 
// ((\DATA_PATH_UNIT|w_temp_min [2] & !\DATA_PATH_UNIT|w_temp_data [2])) # (\DATA_PATH_UNIT|w_temp_min [3]) ) ) )

	.dataa(!\DATA_PATH_UNIT|w_temp_min [2]),
	.datab(!\DATA_PATH_UNIT|w_temp_min [3]),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|w_temp_data [2]),
	.datae(!\DATA_PATH_UNIT|w_temp_data [3]),
	.dataf(!\DATA_PATH_UNIT|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~1 .lut_mask = 64'h77331100FF773311;
defparam \DATA_PATH_UNIT|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N35
dffeas \DATA_PATH_UNIT|w_temp_data[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[6]~6_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_data[6] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N41
dffeas \DATA_PATH_UNIT|w_temp_data[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[7]~5_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_data[7] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N37
dffeas \DATA_PATH_UNIT|w_temp_data[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[5]~7_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_data[5] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N9
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~2 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~2_combout  = ( \DATA_PATH_UNIT|w_temp_data [5] & ( \DATA_PATH_UNIT|w_temp_min [6] & ( (\DATA_PATH_UNIT|w_temp_data [6] & (\DATA_PATH_UNIT|w_temp_min [5] & (!\DATA_PATH_UNIT|w_temp_min [7] $ (\DATA_PATH_UNIT|w_temp_data [7])))) ) 
// ) ) # ( !\DATA_PATH_UNIT|w_temp_data [5] & ( \DATA_PATH_UNIT|w_temp_min [6] & ( (\DATA_PATH_UNIT|w_temp_data [6] & (!\DATA_PATH_UNIT|w_temp_min [5] & (!\DATA_PATH_UNIT|w_temp_min [7] $ (\DATA_PATH_UNIT|w_temp_data [7])))) ) ) ) # ( 
// \DATA_PATH_UNIT|w_temp_data [5] & ( !\DATA_PATH_UNIT|w_temp_min [6] & ( (!\DATA_PATH_UNIT|w_temp_data [6] & (\DATA_PATH_UNIT|w_temp_min [5] & (!\DATA_PATH_UNIT|w_temp_min [7] $ (\DATA_PATH_UNIT|w_temp_data [7])))) ) ) ) # ( !\DATA_PATH_UNIT|w_temp_data 
// [5] & ( !\DATA_PATH_UNIT|w_temp_min [6] & ( (!\DATA_PATH_UNIT|w_temp_data [6] & (!\DATA_PATH_UNIT|w_temp_min [5] & (!\DATA_PATH_UNIT|w_temp_min [7] $ (\DATA_PATH_UNIT|w_temp_data [7])))) ) ) )

	.dataa(!\DATA_PATH_UNIT|w_temp_data [6]),
	.datab(!\DATA_PATH_UNIT|w_temp_min [7]),
	.datac(!\DATA_PATH_UNIT|w_temp_data [7]),
	.datad(!\DATA_PATH_UNIT|w_temp_min [5]),
	.datae(!\DATA_PATH_UNIT|w_temp_data [5]),
	.dataf(!\DATA_PATH_UNIT|w_temp_min [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~2 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~2 .lut_mask = 64'h8200008241000041;
defparam \DATA_PATH_UNIT|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N31
dffeas \DATA_PATH_UNIT|w_temp_data[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_READ_DATA_UNIT|o_data_rd[4]~4_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DATA_PATH_UNIT|w_en_temp_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|w_temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|w_temp_data[4] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|w_temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~3 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~3_combout  = ( \DATA_PATH_UNIT|w_temp_min [4] & ( \DATA_PATH_UNIT|w_temp_data [4] & ( \DATA_PATH_UNIT|LessThan0~2_combout  ) ) ) # ( !\DATA_PATH_UNIT|w_temp_min [4] & ( !\DATA_PATH_UNIT|w_temp_data [4] & ( 
// \DATA_PATH_UNIT|LessThan0~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\DATA_PATH_UNIT|LessThan0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DATA_PATH_UNIT|w_temp_min [4]),
	.dataf(!\DATA_PATH_UNIT|w_temp_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~3 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~3 .lut_mask = 64'h3333000000003333;
defparam \DATA_PATH_UNIT|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~4 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~4_combout  = ( \DATA_PATH_UNIT|w_temp_data [5] & ( \DATA_PATH_UNIT|w_temp_data [6] & ( (!\DATA_PATH_UNIT|w_temp_data [7] & \DATA_PATH_UNIT|w_temp_min [7]) ) ) ) # ( !\DATA_PATH_UNIT|w_temp_data [5] & ( \DATA_PATH_UNIT|w_temp_data 
// [6] & ( (!\DATA_PATH_UNIT|w_temp_data [7] & (((\DATA_PATH_UNIT|w_temp_min [5] & \DATA_PATH_UNIT|w_temp_min [6])) # (\DATA_PATH_UNIT|w_temp_min [7]))) # (\DATA_PATH_UNIT|w_temp_data [7] & (\DATA_PATH_UNIT|w_temp_min [5] & (\DATA_PATH_UNIT|w_temp_min [6] & 
// \DATA_PATH_UNIT|w_temp_min [7]))) ) ) ) # ( \DATA_PATH_UNIT|w_temp_data [5] & ( !\DATA_PATH_UNIT|w_temp_data [6] & ( (!\DATA_PATH_UNIT|w_temp_data [7] & ((\DATA_PATH_UNIT|w_temp_min [7]) # (\DATA_PATH_UNIT|w_temp_min [6]))) # (\DATA_PATH_UNIT|w_temp_data 
// [7] & (\DATA_PATH_UNIT|w_temp_min [6] & \DATA_PATH_UNIT|w_temp_min [7])) ) ) ) # ( !\DATA_PATH_UNIT|w_temp_data [5] & ( !\DATA_PATH_UNIT|w_temp_data [6] & ( (!\DATA_PATH_UNIT|w_temp_data [7] & (((\DATA_PATH_UNIT|w_temp_min [7]) # 
// (\DATA_PATH_UNIT|w_temp_min [6])) # (\DATA_PATH_UNIT|w_temp_min [5]))) # (\DATA_PATH_UNIT|w_temp_data [7] & (\DATA_PATH_UNIT|w_temp_min [7] & ((\DATA_PATH_UNIT|w_temp_min [6]) # (\DATA_PATH_UNIT|w_temp_min [5])))) ) ) )

	.dataa(!\DATA_PATH_UNIT|w_temp_min [5]),
	.datab(!\DATA_PATH_UNIT|w_temp_data [7]),
	.datac(!\DATA_PATH_UNIT|w_temp_min [6]),
	.datad(!\DATA_PATH_UNIT|w_temp_min [7]),
	.datae(!\DATA_PATH_UNIT|w_temp_data [5]),
	.dataf(!\DATA_PATH_UNIT|w_temp_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~4 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~4 .lut_mask = 64'h4CDF0CCF04CD00CC;
defparam \DATA_PATH_UNIT|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \DATA_PATH_UNIT|LessThan0~5 (
// Equation(s):
// \DATA_PATH_UNIT|LessThan0~5_combout  = ( \DATA_PATH_UNIT|w_temp_data [4] & ( !\DATA_PATH_UNIT|LessThan0~4_combout  ) ) # ( !\DATA_PATH_UNIT|w_temp_data [4] & ( (!\DATA_PATH_UNIT|LessThan0~4_combout  & ((!\DATA_PATH_UNIT|LessThan0~2_combout ) # 
// (!\DATA_PATH_UNIT|w_temp_min [4]))) ) )

	.dataa(!\DATA_PATH_UNIT|LessThan0~4_combout ),
	.datab(!\DATA_PATH_UNIT|LessThan0~2_combout ),
	.datac(gnd),
	.datad(!\DATA_PATH_UNIT|w_temp_min [4]),
	.datae(!\DATA_PATH_UNIT|w_temp_data [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|LessThan0~5 .extended_lut = "off";
defparam \DATA_PATH_UNIT|LessThan0~5 .lut_mask = 64'hAA88AAAAAA88AAAA;
defparam \DATA_PATH_UNIT|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N51
cyclonev_lcell_comb \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0_combout  = ( \DATA_PATH_UNIT|LessThan0~5_combout  & ( (\CONTROL_UNIT|state.COMP_TEMP_VALUE~q  & (\DATA_PATH_UNIT|LessThan0~1_combout  & \DATA_PATH_UNIT|LessThan0~3_combout )) ) ) # ( 
// !\DATA_PATH_UNIT|LessThan0~5_combout  & ( \CONTROL_UNIT|state.COMP_TEMP_VALUE~q  ) )

	.dataa(!\CONTROL_UNIT|state.COMP_TEMP_VALUE~q ),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|LessThan0~1_combout ),
	.datad(!\DATA_PATH_UNIT|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0 .lut_mask = 64'h5555555500050005;
defparam \CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N52
dffeas \CONTROL_UNIT|state.UPDATE_MIN_VALUE (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.UPDATE_MIN_VALUE~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.UPDATE_MIN_VALUE .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.UPDATE_MIN_VALUE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N48
cyclonev_lcell_comb \CONTROL_UNIT|Selector4~0 (
// Equation(s):
// \CONTROL_UNIT|Selector4~0_combout  = ( \DATA_PATH_UNIT|LessThan0~5_combout  & ( ((\CONTROL_UNIT|state.COMP_TEMP_VALUE~q  & ((!\DATA_PATH_UNIT|LessThan0~3_combout ) # (!\DATA_PATH_UNIT|LessThan0~1_combout )))) # (\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ) ) 
// ) # ( !\DATA_PATH_UNIT|LessThan0~5_combout  & ( \CONTROL_UNIT|state.UPDATE_MIN_VALUE~q  ) )

	.dataa(!\CONTROL_UNIT|state.COMP_TEMP_VALUE~q ),
	.datab(!\CONTROL_UNIT|state.UPDATE_MIN_VALUE~q ),
	.datac(!\DATA_PATH_UNIT|LessThan0~3_combout ),
	.datad(!\DATA_PATH_UNIT|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector4~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector4~0 .lut_mask = 64'h3333333377737773;
defparam \CONTROL_UNIT|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N49
dffeas \CONTROL_UNIT|state.UPDATE_J (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.UPDATE_J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.UPDATE_J .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.UPDATE_J .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N51
cyclonev_lcell_comb \CONTROL_UNIT|o_update_j~0 (
// Equation(s):
// \CONTROL_UNIT|o_update_j~0_combout  = ( \CONTROL_UNIT|state.START~q  ) # ( !\CONTROL_UNIT|state.START~q  & ( \CONTROL_UNIT|state.UPDATE_J~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.UPDATE_J~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|o_update_j~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|o_update_j~0 .extended_lut = "off";
defparam \CONTROL_UNIT|o_update_j~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \CONTROL_UNIT|o_update_j~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N52
dffeas \CONTROL_UNIT|o_update_j (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|o_update_j~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|o_update_j~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|o_update_j .is_wysiwyg = "true";
defparam \CONTROL_UNIT|o_update_j .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout  = ( \CONTROL_UNIT|o_update_j~q  & ( (!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2_combout ) # ((!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout ) # ((!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout ) # 
// (\DATA_PATH_UNIT|w_i_en_j~q ))) ) ) # ( !\CONTROL_UNIT|o_update_j~q  & ( \DATA_PATH_UNIT|w_i_en_j~q  ) )

	.dataa(!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2_combout ),
	.datab(!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout ),
	.datad(!\DATA_PATH_UNIT|w_i_en_j~q ),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|o_update_j~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en .lut_mask = 64'h00FF00FFFEFFFEFF;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N32
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N12
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( \i_num_elems[0]~input_o  & ( (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0] & (\i_num_elems[2]~input_o  & (!\i_num_elems[1]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1])))) ) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( \i_num_elems[0]~input_o  & ( (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0] & (!\i_num_elems[2]~input_o  & (!\i_num_elems[1]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1])))) ) ) ) # ( \DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( !\i_num_elems[0]~input_o  & ( (!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0] & (\i_num_elems[2]~input_o  & (!\i_num_elems[1]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1])))) ) ) ) # ( !\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2] & ( !\i_num_elems[0]~input_o  & ( (!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0] & (!\i_num_elems[2]~input_o  & (!\i_num_elems[1]~input_o  $ 
// (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1])))) ) ) )

	.dataa(!\i_num_elems[1]~input_o ),
	.datab(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [0]),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [1]),
	.datad(!\i_num_elems[2]~input_o ),
	.datae(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_value_j [2]),
	.dataf(!\i_num_elems[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1 .lut_mask = 64'h8400008421000021;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N57
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~3 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~3_combout  = ( \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout  & ( (\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout  & \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~1_combout ),
	.datad(!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~3 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~3 .lut_mask = 64'h00000000000F000F;
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N59
dffeas \DATA_PATH_UNIT|UPDATE_J_UNIT|o_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_J_UNIT|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_done .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_J_UNIT|o_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N24
cyclonev_lcell_comb \CONTROL_UNIT|Selector5~0 (
// Equation(s):
// \CONTROL_UNIT|Selector5~0_combout  = (!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q  & (((!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q  & \CONTROL_UNIT|state.WRITE_TEMP_MIN~q )))) # (\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q  & 
// (((!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q  & \CONTROL_UNIT|state.WRITE_TEMP_MIN~q )) # (\CONTROL_UNIT|state.COMPARE_J~q )))

	.dataa(!\DATA_PATH_UNIT|UPDATE_J_UNIT|o_done~q ),
	.datab(!\CONTROL_UNIT|state.COMPARE_J~q ),
	.datac(!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q ),
	.datad(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|Selector5~0 .extended_lut = "off";
defparam \CONTROL_UNIT|Selector5~0 .lut_mask = 64'h11F111F111F111F1;
defparam \CONTROL_UNIT|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N25
dffeas \CONTROL_UNIT|state.WRITE_TEMP_MIN (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.WRITE_TEMP_MIN .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.WRITE_TEMP_MIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N9
cyclonev_lcell_comb \CONTROL_UNIT|o_wr_en~0 (
// Equation(s):
// \CONTROL_UNIT|o_wr_en~0_combout  = ( \CONTROL_UNIT|state.WRITE_TEMP_MIN~q  ) # ( !\CONTROL_UNIT|state.WRITE_TEMP_MIN~q  & ( \CONTROL_UNIT|state.WRITE_DATA_KEY~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CONTROL_UNIT|state.WRITE_DATA_KEY~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|o_wr_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|o_wr_en~0 .extended_lut = "off";
defparam \CONTROL_UNIT|o_wr_en~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \CONTROL_UNIT|o_wr_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N11
dffeas \CONTROL_UNIT|o_wr_en (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|o_wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|o_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|o_wr_en .is_wysiwyg = "true";
defparam \CONTROL_UNIT|o_wr_en .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N17
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|w_o_wr_en (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CONTROL_UNIT|o_wr_en~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|w_o_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|w_o_wr_en .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|w_o_wr_en .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N2
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_wr_en (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|w_o_wr_en~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_wr_en .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_wr_en .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N4
dffeas \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_wr_en~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N21
cyclonev_lcell_comb \CONTROL_UNIT|n_state.UPDATE_I~0 (
// Equation(s):
// \CONTROL_UNIT|n_state.UPDATE_I~0_combout  = ( \DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q  & ( \CONTROL_UNIT|state.WRITE_TEMP_MIN~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DATA_PATH_UNIT|RAM_WRITE_DATA_UNIT|o_done~q ),
	.dataf(!\CONTROL_UNIT|state.WRITE_TEMP_MIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CONTROL_UNIT|n_state.UPDATE_I~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CONTROL_UNIT|n_state.UPDATE_I~0 .extended_lut = "off";
defparam \CONTROL_UNIT|n_state.UPDATE_I~0 .lut_mask = 64'h000000000000FFFF;
defparam \CONTROL_UNIT|n_state.UPDATE_I~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N22
dffeas \CONTROL_UNIT|state.UPDATE_I (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\CONTROL_UNIT|n_state.UPDATE_I~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|state.UPDATE_I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|state.UPDATE_I .is_wysiwyg = "true";
defparam \CONTROL_UNIT|state.UPDATE_I .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N55
dffeas \CONTROL_UNIT|o_update_i (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CONTROL_UNIT|state.UPDATE_I~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CONTROL_UNIT|o_update_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CONTROL_UNIT|o_update_i .is_wysiwyg = "true";
defparam \CONTROL_UNIT|o_update_i .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout  = ( \CONTROL_UNIT|o_update_i~q  & ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout  & ( ((!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ) # ((!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ) # 
// (!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ))) # (\i_start~input_o ) ) ) ) # ( !\CONTROL_UNIT|o_update_i~q  & ( \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout  & ( \i_start~input_o  ) ) ) # ( \CONTROL_UNIT|o_update_i~q  & ( 
// !\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout  ) ) # ( !\CONTROL_UNIT|o_update_i~q  & ( !\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout  & ( \i_start~input_o  ) ) )

	.dataa(!\i_start~input_o ),
	.datab(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ),
	.datae(!\CONTROL_UNIT|o_update_i~q ),
	.dataf(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en .lut_mask = 64'h5555FFFF5555FFFD;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N2
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_start~input_o ),
	.ena(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[0] .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_value_i[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N42
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout  = ( \i_num_elems[1]~input_o  & ( (!\i_start~input_o  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout  & (!\i_num_elems[0]~input_o  $ (\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout )))) ) ) # ( 
// !\i_num_elems[1]~input_o  & ( (!\i_start~input_o  & (!\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout  & (!\i_num_elems[0]~input_o  $ (\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout )))) # (\i_start~input_o  & (!\i_num_elems[0]~input_o )) ) )

	.dataa(!\i_start~input_o ),
	.datab(!\i_num_elems[0]~input_o ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~1_sumout ),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\i_num_elems[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0 .lut_mask = 64'hC644C64400820082;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N39
cyclonev_lcell_comb \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~4 (
// Equation(s):
// \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~4_combout  = (\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout  & (\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout  & \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout )))

	.dataa(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~0_combout ),
	.datab(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~1_combout ),
	.datac(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~3_combout ),
	.datad(!\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~4 .extended_lut = "off";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~4 .lut_mask = 64'h0001000100010001;
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N41
dffeas \DATA_PATH_UNIT|UPDATE_I_UNIT|o_done (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DATA_PATH_UNIT|UPDATE_I_UNIT|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_done .is_wysiwyg = "true";
defparam \DATA_PATH_UNIT|UPDATE_I_UNIT|o_done .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N4
dffeas \o_done~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DATA_PATH_UNIT|UPDATE_I_UNIT|o_done~q ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_done~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_done~reg0 .is_wysiwyg = "true";
defparam \o_done~reg0 .power_up = "low";
// synopsys translate_on

endmodule
