{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "db60c725",
   "metadata": {},
   "source": [
    "### Chapter 15: Interfaces and Modports"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1d49df9d",
   "metadata": {},
   "source": [
    "#### Introduction\n",
    "\n",
    "Interfaces are one of SystemVerilog's most powerful features for creating reusable, hierarchical designs. They encapsulate communication protocols between modules, making designs more modular, readable, and maintainable. Modports define directional views of interfaces, ensuring proper connectivity and access control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c613b197",
   "metadata": {},
   "source": [
    "#### Interface Declarations\n",
    "\n",
    "An interface is a named bundle of signals that can be shared between modules. It acts as a communication channel that groups related signals together."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7251a7c4",
   "metadata": {},
   "source": [
    "##### Basic Interface Syntax\n",
    "\n",
    "```systemverilog\n",
    "interface interface_name [parameter_list] [port_list];\n",
    "    // Signal declarations\n",
    "    // Always blocks\n",
    "    // Tasks and functions\n",
    "    // Modport declarations\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "770fc548",
   "metadata": {},
   "source": [
    "##### Simple Interface Example\n",
    "\n",
    "```systemverilog\n",
    "// Basic memory interface\n",
    "interface memory_if;\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] data;\n",
    "    logic        we;     // write enable\n",
    "    logic        re;     // read enable\n",
    "    logic        ready;\n",
    "    logic        valid;\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a20bccce",
   "metadata": {},
   "source": [
    "##### Interface with Clock and Reset\n",
    "\n",
    "```systemverilog\n",
    "interface cpu_bus_if (input logic clk, input logic rst_n);\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic [3:0]  be;      // byte enable\n",
    "    logic        req;\n",
    "    logic        ack;\n",
    "    logic        we;\n",
    "    \n",
    "    // Clocking block for synchronous operations\n",
    "    clocking cb @(posedge clk);\n",
    "        default input #1step output #0;\n",
    "        output addr, wdata, be, req, we;\n",
    "        input  rdata, ack;\n",
    "    endclocking\n",
    "    \n",
    "    // Reset logic\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            req <= 1'b0;\n",
    "        end\n",
    "    end\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "989b33e8",
   "metadata": {},
   "source": [
    "#### Modport Definitions\n",
    "\n",
    "Modports define different views of an interface, specifying signal directions from the perspective of different modules. They provide access control and improve code readability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0ebc46b7",
   "metadata": {},
   "source": [
    "##### Basic Modport Syntax\n",
    "\n",
    "```systemverilog\n",
    "modport modport_name (\n",
    "    input  signal_list,\n",
    "    output signal_list,\n",
    "    inout  signal_list,\n",
    "    ref    signal_list,\n",
    "    import task_function_list\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c47bb07f",
   "metadata": {},
   "source": [
    "##### Memory Interface with Modports\n",
    "\n",
    "```systemverilog\n",
    "interface memory_if;\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        ready;\n",
    "    logic        valid;\n",
    "    \n",
    "    // Master modport (CPU side)\n",
    "    modport master (\n",
    "        output addr, wdata, we, re,\n",
    "        input  rdata, ready\n",
    "    );\n",
    "    \n",
    "    // Slave modport (Memory side)\n",
    "    modport slave (\n",
    "        input  addr, wdata, we, re,\n",
    "        output rdata, ready\n",
    "    );\n",
    "    \n",
    "    // Monitor modport (for verification)\n",
    "    modport monitor (\n",
    "        input addr, wdata, rdata, we, re, ready\n",
    "    );\n",
    "    \n",
    "    // Tasks accessible through modports\n",
    "    task write_data(input [31:0] address, input [31:0] data);\n",
    "        @(posedge clk);\n",
    "        addr  = address;\n",
    "        wdata = data;\n",
    "        we    = 1'b1;\n",
    "        re    = 1'b0;\n",
    "        wait(ready);\n",
    "        @(posedge clk);\n",
    "        we = 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    modport master_with_tasks (\n",
    "        output addr, wdata, we, re,\n",
    "        input  rdata, ready,\n",
    "        import write_data\n",
    "    );\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5e9b8ffc",
   "metadata": {},
   "source": [
    "#### Interface Instantiation\n",
    "\n",
    "Interfaces are instantiated like modules and can be connected to multiple modules simultaneously."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "32796990",
   "metadata": {},
   "source": [
    "##### Module Using Interface\n",
    "\n",
    "```systemverilog\n",
    "// CPU module using memory interface\n",
    "module cpu (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    memory_if.master mem_bus  // Using master modport\n",
    ");\n",
    "    \n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE, FETCH, DECODE, EXECUTE, WRITEBACK\n",
    "    } cpu_state_t;\n",
    "    \n",
    "    cpu_state_t state, next_state;\n",
    "    logic [31:0] pc;\n",
    "    logic [31:0] instruction;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            state <= IDLE;\n",
    "            pc <= 32'h0;\n",
    "        end else begin\n",
    "            state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_comb begin\n",
    "        next_state = state;\n",
    "        mem_bus.addr = 32'h0;\n",
    "        mem_bus.wdata = 32'h0;\n",
    "        mem_bus.we = 1'b0;\n",
    "        mem_bus.re = 1'b0;\n",
    "        \n",
    "        case (state)\n",
    "            IDLE: begin\n",
    "                next_state = FETCH;\n",
    "            end\n",
    "            \n",
    "            FETCH: begin\n",
    "                mem_bus.addr = pc;\n",
    "                mem_bus.re = 1'b1;\n",
    "                if (mem_bus.ready) begin\n",
    "                    instruction = mem_bus.rdata;\n",
    "                    pc = pc + 4;\n",
    "                    next_state = DECODE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            DECODE: begin\n",
    "                // Decode logic here\n",
    "                next_state = EXECUTE;\n",
    "            end\n",
    "            \n",
    "            EXECUTE: begin\n",
    "                // Execute logic here\n",
    "                next_state = WRITEBACK;\n",
    "            end\n",
    "            \n",
    "            WRITEBACK: begin\n",
    "                // Writeback logic here\n",
    "                next_state = FETCH;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// Memory module using interface\n",
    "module memory (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    memory_if.slave mem_bus  // Using slave modport\n",
    ");\n",
    "    \n",
    "    logic [31:0] mem_array [0:1023];\n",
    "    logic [9:0]  addr_index;\n",
    "    \n",
    "    assign addr_index = mem_bus.addr[11:2];  // Word addressing\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            mem_bus.ready <= 1'b0;\n",
    "            mem_bus.rdata <= 32'h0;\n",
    "        end else begin\n",
    "            mem_bus.ready <= 1'b0;\n",
    "            \n",
    "            if (mem_bus.we) begin\n",
    "                mem_array[addr_index] <= mem_bus.wdata;\n",
    "                mem_bus.ready <= 1'b1;\n",
    "            end else if (mem_bus.re) begin\n",
    "                mem_bus.rdata <= mem_array[addr_index];\n",
    "                mem_bus.ready <= 1'b1;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8bcf9c9c",
   "metadata": {},
   "source": [
    "##### Top-level Module with Interface\n",
    "\n",
    "```systemverilog\n",
    "module top;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    // Clock generation\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Reset generation\n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        #20 rst_n = 1;\n",
    "    end\n",
    "    \n",
    "    // Interface instantiation\n",
    "    memory_if mem_bus();\n",
    "    \n",
    "    // Module instantiations\n",
    "    cpu cpu_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .mem_bus(mem_bus.master)\n",
    "    );\n",
    "    \n",
    "    memory mem_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .mem_bus(mem_bus.slave)\n",
    "    );\n",
    "    \n",
    "    // Monitor for verification\n",
    "    initial begin\n",
    "        $monitor(\"Time:%0t, Addr:%h, WData:%h, RData:%h, WE:%b, RE:%b, Ready:%b\",\n",
    "                 $time, mem_bus.addr, mem_bus.wdata, mem_bus.rdata,\n",
    "                 mem_bus.we, mem_bus.re, mem_bus.ready);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c7268a52",
   "metadata": {},
   "source": [
    "#### Parameterized Interfaces\n",
    "\n",
    "Interfaces can be parameterized to create flexible, reusable communication protocols."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c5a184ba",
   "metadata": {},
   "source": [
    "##### Parameterized Bus Interface\n",
    "\n",
    "```systemverilog\n",
    "interface axi_if #(\n",
    "    parameter int ADDR_WIDTH = 32,\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ID_WIDTH   = 4\n",
    ") (\n",
    "    input logic aclk,\n",
    "    input logic aresetn\n",
    ");\n",
    "    \n",
    "    // Write Address Channel\n",
    "    logic [ID_WIDTH-1:0]     awid;\n",
    "    logic [ADDR_WIDTH-1:0]   awaddr;\n",
    "    logic [7:0]              awlen;\n",
    "    logic [2:0]              awsize;\n",
    "    logic [1:0]              awburst;\n",
    "    logic                    awvalid;\n",
    "    logic                    awready;\n",
    "    \n",
    "    // Write Data Channel\n",
    "    logic [DATA_WIDTH-1:0]   wdata;\n",
    "    logic [DATA_WIDTH/8-1:0] wstrb;\n",
    "    logic                    wlast;\n",
    "    logic                    wvalid;\n",
    "    logic                    wready;\n",
    "    \n",
    "    // Write Response Channel\n",
    "    logic [ID_WIDTH-1:0]     bid;\n",
    "    logic [1:0]              bresp;\n",
    "    logic                    bvalid;\n",
    "    logic                    bready;\n",
    "    \n",
    "    // Read Address Channel\n",
    "    logic [ID_WIDTH-1:0]     arid;\n",
    "    logic [ADDR_WIDTH-1:0]   araddr;\n",
    "    logic [7:0]              arlen;\n",
    "    logic [2:0]              arsize;\n",
    "    logic [1:0]              arburst;\n",
    "    logic                    arvalid;\n",
    "    logic                    arready;\n",
    "    \n",
    "    // Read Data Channel\n",
    "    logic [ID_WIDTH-1:0]     rid;\n",
    "    logic [DATA_WIDTH-1:0]   rdata;\n",
    "    logic [1:0]              rresp;\n",
    "    logic                    rlast;\n",
    "    logic                    rvalid;\n",
    "    logic                    rready;\n",
    "    \n",
    "    // Master modport\n",
    "    modport master (\n",
    "        output awid, awaddr, awlen, awsize, awburst, awvalid,\n",
    "        input  awready,\n",
    "        output wdata, wstrb, wlast, wvalid,\n",
    "        input  wready,\n",
    "        input  bid, bresp, bvalid,\n",
    "        output bready,\n",
    "        output arid, araddr, arlen, arsize, arburst, arvalid,\n",
    "        input  arready,\n",
    "        input  rid, rdata, rresp, rlast, rvalid,\n",
    "        output rready\n",
    "    );\n",
    "    \n",
    "    // Slave modport\n",
    "    modport slave (\n",
    "        input  awid, awaddr, awlen, awsize, awburst, awvalid,\n",
    "        output awready,\n",
    "        input  wdata, wstrb, wlast, wvalid,\n",
    "        output wready,\n",
    "        output bid, bresp, bvalid,\n",
    "        input  bready,\n",
    "        input  arid, araddr, arlen, arsize, arburst, arvalid,\n",
    "        output arready,\n",
    "        output rid, rdata, rresp, rlast, rvalid,\n",
    "        input  rready\n",
    "    );\n",
    "    \n",
    "    // Clocking blocks for verification\n",
    "    clocking master_cb @(posedge aclk);\n",
    "        default input #1step output #0;\n",
    "        output awid, awaddr, awlen, awsize, awburst, awvalid;\n",
    "        input  awready;\n",
    "        output wdata, wstrb, wlast, wvalid;\n",
    "        input  wready;\n",
    "        input  bid, bresp, bvalid;\n",
    "        output bready;\n",
    "        output arid, araddr, arlen, arsize, arburst, arvalid;\n",
    "        input  arready;\n",
    "        input  rid, rdata, rresp, rlast, rvalid;\n",
    "        output rready;\n",
    "    endclocking\n",
    "    \n",
    "    modport master_tb (clocking master_cb);\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4a5bec94",
   "metadata": {},
   "source": [
    "##### Using Parameterized Interface\n",
    "\n",
    "```systemverilog\n",
    "module axi_master #(\n",
    "    parameter int ADDR_WIDTH = 32,\n",
    "    parameter int DATA_WIDTH = 64\n",
    ") (\n",
    "    axi_if.master axi_bus\n",
    ");\n",
    "    // Implementation using the parameterized interface\n",
    "    // The interface parameters are automatically matched\n",
    "endmodule\n",
    "\n",
    "module system_top;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Instantiate parameterized interface\n",
    "    axi_if #(\n",
    "        .ADDR_WIDTH(32),\n",
    "        .DATA_WIDTH(64),\n",
    "        .ID_WIDTH(8)\n",
    "    ) axi_bus (\n",
    "        .aclk(clk),\n",
    "        .aresetn(rst_n)\n",
    "    );\n",
    "    \n",
    "    // Connect master with matching parameters\n",
    "    axi_master #(\n",
    "        .ADDR_WIDTH(32),\n",
    "        .DATA_WIDTH(64)\n",
    "    ) master_inst (\n",
    "        .axi_bus(axi_bus.master)\n",
    "    );\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ef3151b2",
   "metadata": {},
   "source": [
    "#### Interface Arrays\n",
    "\n",
    "SystemVerilog supports arrays of interfaces, useful for multi-port designs or interconnect fabrics."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f016dc89",
   "metadata": {},
   "source": [
    "##### Interface Array Declaration\n",
    "\n",
    "```systemverilog\n",
    "interface simple_bus_if;\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] data;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    \n",
    "    modport master (output addr, data, valid, input ready);\n",
    "    modport slave  (input addr, data, valid, output ready);\n",
    "endinterface\n",
    "\n",
    "module multi_port_memory (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    simple_bus_if.slave ports [4]  // Array of 4 interface instances\n",
    ");\n",
    "    \n",
    "    logic [31:0] memory [0:1023];\n",
    "    \n",
    "    // Handle each port independently\n",
    "    genvar i;\n",
    "    generate\n",
    "        for (i = 0; i < 4; i++) begin : port_handler\n",
    "            always_ff @(posedge clk) begin\n",
    "                if (ports[i].valid) begin\n",
    "                    if (ports[i].addr[31]) begin\n",
    "                        // Write operation\n",
    "                        memory[ports[i].addr[11:2]] <= ports[i].data;\n",
    "                    end else begin\n",
    "                        // Read operation\n",
    "                        ports[i].data <= memory[ports[i].addr[11:2]];\n",
    "                    end\n",
    "                    ports[i].ready <= 1'b1;\n",
    "                end else begin\n",
    "                    ports[i].ready <= 1'b0;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0da8196a",
   "metadata": {},
   "source": [
    "##### Multi-Master System\n",
    "\n",
    "```systemverilog\n",
    "module multi_master_system;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Array of interfaces\n",
    "    simple_bus_if bus_array [4]();\n",
    "    \n",
    "    // Multiple masters\n",
    "    genvar i;\n",
    "    generate\n",
    "        for (i = 0; i < 4; i++) begin : masters\n",
    "            cpu_core #(.CORE_ID(i)) cpu_inst (\n",
    "                .clk(clk),\n",
    "                .rst_n(rst_n),\n",
    "                .bus(bus_array[i].master)\n",
    "            );\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "    // Shared memory with multiple ports\n",
    "    multi_port_memory memory_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .ports(bus_array)  // Pass entire array\n",
    "    );\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "18aa1240",
   "metadata": {},
   "source": [
    "#### Virtual Interfaces\n",
    "\n",
    "Virtual interfaces provide a mechanism to access interface handles in classes, enabling dynamic interface access in object-oriented testbenches."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9009d8e6",
   "metadata": {},
   "source": [
    "##### Virtual Interface in Classes\n",
    "\n",
    "```systemverilog\n",
    "interface spi_if (input logic clk);\n",
    "    logic       cs_n;\n",
    "    logic       sclk;\n",
    "    logic       mosi;\n",
    "    logic       miso;\n",
    "    \n",
    "    modport master (output cs_n, sclk, mosi, input miso);\n",
    "    modport slave  (input cs_n, sclk, mosi, output miso);\n",
    "    \n",
    "    task send_byte(input [7:0] data);\n",
    "        cs_n = 1'b0;\n",
    "        for (int i = 7; i >= 0; i--) begin\n",
    "            @(posedge clk);\n",
    "            sclk = 1'b0;\n",
    "            mosi = data[i];\n",
    "            @(posedge clk);\n",
    "            sclk = 1'b1;\n",
    "        end\n",
    "        @(posedge clk);\n",
    "        cs_n = 1'b1;\n",
    "    endtask\n",
    "    \n",
    "    modport master_with_tasks (\n",
    "        output cs_n, sclk, mosi,\n",
    "        input miso,\n",
    "        import send_byte\n",
    "    );\n",
    "endinterface\n",
    "\n",
    "// Driver class using virtual interface\n",
    "class spi_driver;\n",
    "    virtual spi_if.master_with_tasks vif;\n",
    "    \n",
    "    function new(virtual spi_if.master_with_tasks vif);\n",
    "        this.vif = vif;\n",
    "    endfunction\n",
    "    \n",
    "    task drive_transaction(input [7:0] data);\n",
    "        vif.send_byte(data);\n",
    "    endtask\n",
    "    \n",
    "    task reset_interface();\n",
    "        vif.cs_n = 1'b1;\n",
    "        vif.sclk = 1'b0;\n",
    "        vif.mosi = 1'b0;\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Monitor class\n",
    "class spi_monitor;\n",
    "    virtual spi_if.slave vif;\n",
    "    \n",
    "    function new(virtual spi_if.slave vif);\n",
    "        this.vif = vif;\n",
    "    endfunction\n",
    "    \n",
    "    task monitor_transactions();\n",
    "        logic [7:0] received_data;\n",
    "        \n",
    "        forever begin\n",
    "            @(negedge vif.cs_n);  // Wait for transaction start\n",
    "            received_data = 8'h0;\n",
    "            \n",
    "            for (int i = 7; i >= 0; i--) begin\n",
    "                @(posedge vif.sclk);\n",
    "                received_data[i] = vif.mosi;\n",
    "            end\n",
    "            \n",
    "            $display(\"Monitor: Received data = 0x%02h at time %0t\", \n",
    "                     received_data, $time);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2006b695",
   "metadata": {},
   "source": [
    "##### Testbench Using Virtual Interfaces\n",
    "\n",
    "```systemverilog\n",
    "module spi_testbench;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Interface instantiation\n",
    "    spi_if spi_bus(clk);\n",
    "    \n",
    "    // DUT instantiation\n",
    "    spi_slave dut (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .spi(spi_bus.slave)\n",
    "    );\n",
    "    \n",
    "    // Testbench components\n",
    "    spi_driver driver;\n",
    "    spi_monitor monitor;\n",
    "    \n",
    "    initial begin\n",
    "        // Create driver and monitor with virtual interfaces\n",
    "        driver = new(spi_bus.master_with_tasks);\n",
    "        monitor = new(spi_bus.slave);\n",
    "        \n",
    "        // Reset sequence\n",
    "        rst_n = 0;\n",
    "        driver.reset_interface();\n",
    "        #20 rst_n = 1;\n",
    "        \n",
    "        // Start monitor\n",
    "        fork\n",
    "            monitor.monitor_transactions();\n",
    "        join_none\n",
    "        \n",
    "        // Drive test transactions\n",
    "        #100;\n",
    "        driver.drive_transaction(8'hA5);\n",
    "        #50;\n",
    "        driver.drive_transaction(8'h3C);\n",
    "        #50;\n",
    "        driver.drive_transaction(8'hFF);\n",
    "        \n",
    "        #200 $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "318ed7e3",
   "metadata": {},
   "source": [
    "#### Advanced Interface Concepts"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "561b6243",
   "metadata": {},
   "source": [
    "##### Interface with Assertions\n",
    "\n",
    "```systemverilog\n",
    "interface protocol_if (input logic clk, input logic rst_n);\n",
    "    logic       req;\n",
    "    logic       ack;\n",
    "    logic [7:0] data;\n",
    "    logic       valid;\n",
    "    \n",
    "    // Protocol assertions\n",
    "    property req_ack_protocol;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        req |-> ##[1:5] ack;\n",
    "    endproperty\n",
    "    \n",
    "    property valid_data;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        valid |-> (data !== 8'hxx);\n",
    "    endproperty\n",
    "    \n",
    "    assert_req_ack: assert property (req_ack_protocol)\n",
    "        else $error(\"Request not acknowledged within 5 cycles\");\n",
    "    \n",
    "    assert_valid_data: assert property (valid_data)\n",
    "        else $error(\"Invalid data when valid is asserted\");\n",
    "    \n",
    "    // Coverage\n",
    "    covergroup protocol_cg @(posedge clk);\n",
    "        req_cp: coverpoint req;\n",
    "        ack_cp: coverpoint ack;\n",
    "        data_cp: coverpoint data {\n",
    "            bins low = {[0:63]};\n",
    "            bins high = {[64:127]};\n",
    "            bins max = {[128:255]};\n",
    "        }\n",
    "        \n",
    "        req_ack_cross: cross req_cp, ack_cp;\n",
    "    endgroup\n",
    "    \n",
    "    protocol_cg cg_inst = new();\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "04cc3235",
   "metadata": {},
   "source": [
    "#### Best Practices for Interfaces\n",
    "\n",
    "1. **Use Modports Consistently**: Always define appropriate modports to clarify signal directions and access rights.\n",
    "2. **Parameterize for Reusability**: Make interfaces parameterizable for width and other configurable aspects.\n",
    "3. **Include Protocol Tasks**: Embed common protocol operations as tasks within interfaces.\n",
    "4. **Add Assertions**: Include protocol checking and coverage within interfaces.\n",
    "5. **Hierarchical Interface Design**: Use interfaces at appropriate abstraction levels.\n",
    "\n",
    "```systemverilog\n",
    "// Good practice: Hierarchical interface design\n",
    "interface chip_level_if;\n",
    "    cpu_bus_if cpu_bus();\n",
    "    memory_if  mem_bus();\n",
    "    peripheral_if periph_bus[8]();\n",
    "    \n",
    "    // Interconnect logic\n",
    "    always_comb begin\n",
    "        // Address decoding and routing\n",
    "        case (cpu_bus.addr[31:28])\n",
    "            4'h0: begin\n",
    "                // Route to memory\n",
    "                mem_bus.addr = cpu_bus.addr;\n",
    "                mem_bus.wdata = cpu_bus.wdata;\n",
    "                // ... more connections\n",
    "            end\n",
    "            4'h1: begin\n",
    "                // Route to peripherals\n",
    "                // ... peripheral routing logic\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "44eb309a",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Interfaces and modports are fundamental to modern SystemVerilog design methodology. They provide:\n",
    "\n",
    "- **Modularity**: Clean separation of communication protocols from module implementation\n",
    "- **Reusability**: Parameterized interfaces can be reused across different designs\n",
    "- **Maintainability**: Changes to protocols are localized to interface definitions\n",
    "- **Verification**: Virtual interfaces enable sophisticated testbench architectures\n",
    "- **Protocol Checking**: Built-in assertions and coverage for protocol validation\n",
    "\n",
    "Understanding and effectively using interfaces is crucial for creating scalable, maintainable SystemVerilog designs and verification environments."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
