

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_softmax_loop_2'
================================================================
* Date:           Sat Sep 27 10:31:03 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1036|     1036|  10.360 us|  10.360 us|  1036|  1036|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- softmax_loop_2  |     1034|     1034|        12|          1|          1|  1024|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     220|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     220|     132|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_9_no_dsp_1_U364  |fdiv_32ns_32ns_32_9_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                              |                              |        0|   0|  0|   0|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln254_fu_763_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln254_fu_757_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   11|         22|
    |i_fu_178                 |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |exp_x_load_reg_872                 |  32|   0|   32|          0|
    |i_fu_178                           |  11|   0|   11|          0|
    |lshr_ln_reg_863                    |   5|   0|    5|          0|
    |trunc_ln1_reg_877                  |  16|   0|   16|          0|
    |trunc_ln258_reg_868                |   5|   0|    5|          0|
    |lshr_ln_reg_863                    |  64|  32|    5|          0|
    |trunc_ln258_reg_868                |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 220|  64|  102|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|                                    RTL Ports                                    | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                                                                           |   in|    1|  ap_ctrl_hs|                              float_safe_softmax_Pipeline_softmax_loop_2|  return value|
|ap_rst                                                                           |   in|    1|  ap_ctrl_hs|                              float_safe_softmax_Pipeline_softmax_loop_2|  return value|
|ap_start                                                                         |   in|    1|  ap_ctrl_hs|                              float_safe_softmax_Pipeline_softmax_loop_2|  return value|
|ap_done                                                                          |  out|    1|  ap_ctrl_hs|                              float_safe_softmax_Pipeline_softmax_loop_2|  return value|
|ap_idle                                                                          |  out|    1|  ap_ctrl_hs|                              float_safe_softmax_Pipeline_softmax_loop_2|  return value|
|ap_ready                                                                         |  out|    1|  ap_ctrl_hs|                              float_safe_softmax_Pipeline_softmax_loop_2|  return value|
|exp_x_address0                                                                   |  out|   10|   ap_memory|                                                                   exp_x|         array|
|exp_x_ce0                                                                        |  out|    1|   ap_memory|                                                                   exp_x|         array|
|exp_x_q0                                                                         |   in|   32|   ap_memory|                                                                   exp_x|         array|
|sum_reload                                                                       |   in|   32|     ap_none|                                                              sum_reload|        scalar|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_address1  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_ce1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_we1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_d1        |  out|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_address1  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_ce1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_we1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_d1        |  out|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_address1  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_ce1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_we1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_d1        |  out|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_address1  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_ce1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_we1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_d1        |  out|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_address1  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_ce1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_we1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_d1        |  out|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_address1  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_ce1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_we1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_d1        |  out|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_address1  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_ce1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_we1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_d1        |  out|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_address1  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_ce1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_we1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_d1        |  out|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_address1  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_ce1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_we1       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_d1        |  out|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_address1    |  out|    5|   ap_memory|    activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_ce1         |  out|    1|   ap_memory|    activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_we1         |  out|    1|   ap_memory|    activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_d1          |  out|   16|   ap_memory|    activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_address1         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_ce1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_we1              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_d1               |  out|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31|         array|
+---------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

