****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Thu Apr 10 23:20:45 2025
****************************************


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4208/A1 (AO22X2_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/ctmTdsLR_1_4208/Y (AO22X2_HVT)         0.4408   1.0000            1.0655 &   5.3677 r
  I_RISC_CORE/HFSNET_8 (net)   1   8.5293 
  I_RISC_CORE/ZBUF_28_inst_5214/A (NBUFFX4_HVT)
                                            0.3171   0.4408   1.0000   0.2760   0.2763 &   5.6440 r
  I_RISC_CORE/ZBUF_28_inst_5214/Y (NBUFFX4_HVT)      0.3180   1.0000            0.6394 &   6.2835 r
  I_RISC_CORE/ZBUF_28_50 (net)
                               2  19.0765 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[2] (SRAM2RW128x16)
                                            0.0275   0.3185   1.0000   0.0190   0.0222 &   6.3057 r
  data arrival time                                                                        6.3057

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0179     3.2091
  data required time                                                                       3.2091
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2091
  data arrival time                                                                       -6.3057
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0966


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4208/A1 (AO22X2_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/ctmTdsLR_1_4208/Y (AO22X2_HVT)         0.4408   1.0000            1.0655 &   5.3677 r
  I_RISC_CORE/HFSNET_8 (net)   1   8.5293 
  I_RISC_CORE/ZBUF_28_inst_5214/A (NBUFFX4_HVT)
                                            0.3171   0.4408   1.0000   0.2760   0.2763 &   5.6440 r
  I_RISC_CORE/ZBUF_28_inst_5214/Y (NBUFFX4_HVT)      0.3180   1.0000            0.6394 &   6.2835 r
  I_RISC_CORE/ZBUF_28_50 (net)
                               2  19.0765 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[2] (SRAM2RW128x16)
                                            0.0275   0.3181   1.0000   0.0190   0.0231 &   6.3065 r
  data arrival time                                                                        6.3065

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8764     3.2764
  clock reconvergence pessimism                                                 0.0623     3.3387
  clock uncertainty                                                            -0.1000     3.2387
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2387 r
  library setup time                                          1.0000           -0.0122     3.2265
  data required time                                                                       3.2265
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2265
  data arrival time                                                                       -6.3065
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0800


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4210/A1 (AO22X2_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/ctmTdsLR_1_4210/Y (AO22X2_HVT)         0.4400   1.0000            1.0649 &   5.3671 r
  I_RISC_CORE/HFSNET_4 (net)   1   8.4798 
  I_RISC_CORE/ZBUF_28_inst_5168/A (NBUFFX4_HVT)
                                            0.2591   0.4400   1.0000   0.2106   0.2110 &   5.5781 r
  I_RISC_CORE/ZBUF_28_inst_5168/Y (NBUFFX4_HVT)      0.3309   1.0000            0.6451 &   6.2232 r
  I_RISC_CORE/ZBUF_28_43 (net)
                               2  20.3979 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0269   0.3316   1.0000   0.0187   0.0224 &   6.2457 r
  data arrival time                                                                        6.2457

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0211     3.2059
  data required time                                                                       3.2059
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2059
  data arrival time                                                                       -6.2457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0397


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4210/A1 (AO22X2_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/ctmTdsLR_1_4210/Y (AO22X2_HVT)         0.4400   1.0000            1.0649 &   5.3671 r
  I_RISC_CORE/HFSNET_4 (net)   1   8.4798 
  I_RISC_CORE/ZBUF_28_inst_5168/A (NBUFFX4_HVT)
                                            0.2591   0.4400   1.0000   0.2106   0.2110 &   5.5781 r
  I_RISC_CORE/ZBUF_28_inst_5168/Y (NBUFFX4_HVT)      0.3309   1.0000            0.6451 &   6.2232 r
  I_RISC_CORE/ZBUF_28_43 (net)
                               2  20.3979 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0269   0.3310   1.0000   0.0187   0.0233 &   6.2466 r
  data arrival time                                                                        6.2466

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8764     3.2764
  clock reconvergence pessimism                                                 0.0623     3.3387
  clock uncertainty                                                            -0.1000     3.2387
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2387 r
  library setup time                                          1.0000           -0.0153     3.2234
  data required time                                                                       3.2234
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2234
  data arrival time                                                                       -6.2466
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0232


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4207/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/ctmTdsLR_1_4207/Y (AO22X1_HVT)         0.4413   1.0000            0.9695 &   5.2717 r
  I_RISC_CORE/HFSNET_7 (net)   1   7.1069 
  I_RISC_CORE/ZBUF_28_inst_5118/A (NBUFFX4_HVT)
                                            0.2533   0.4413   1.0000   0.2041   0.2044 &   5.4760 r
  I_RISC_CORE/ZBUF_28_inst_5118/Y (NBUFFX4_HVT)      0.3276   1.0000            0.6444 &   6.1204 r
  I_RISC_CORE/ZBUF_28_40 (net)
                               2  20.0493 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0243   0.3282   1.0000   0.0168   0.0205 &   6.1409 r
  data arrival time                                                                        6.1409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0203     3.2067
  data required time                                                                       3.2067
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2067
  data arrival time                                                                       -6.1409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9342


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4209/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/ctmTdsLR_1_4209/Y (AO22X1_HVT)         0.4487   1.0000            0.9740 &   5.2762 r
  I_RISC_CORE/HFSNET_9 (net)   1   7.3080 
  I_RISC_CORE/ZBUF_28_inst_5191/A (NBUFFX4_HVT)
                                            0.1996   0.4487   1.0000   0.1512   0.1515 &   5.4277 r
  I_RISC_CORE/ZBUF_28_inst_5191/Y (NBUFFX4_HVT)      0.3371   1.0000            0.6550 &   6.0828 r
  I_RISC_CORE/ZBUF_28_48 (net)
                               2  21.0382 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0718   0.3378   1.0000   0.0503   0.0542 &   6.1369 r
  data arrival time                                                                        6.1369

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0226     3.2044
  data required time                                                                       3.2044
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2044
  data arrival time                                                                       -6.1369
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9325


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4207/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/ctmTdsLR_1_4207/Y (AO22X1_HVT)         0.4413   1.0000            0.9695 &   5.2717 r
  I_RISC_CORE/HFSNET_7 (net)   1   7.1069 
  I_RISC_CORE/ZBUF_28_inst_5118/A (NBUFFX4_HVT)
                                            0.2533   0.4413   1.0000   0.2041   0.2044 &   5.4760 r
  I_RISC_CORE/ZBUF_28_inst_5118/Y (NBUFFX4_HVT)      0.3276   1.0000            0.6444 &   6.1204 r
  I_RISC_CORE/ZBUF_28_40 (net)
                               2  20.0493 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0243   0.3277   1.0000   0.0168   0.0214 &   6.1419 r
  data arrival time                                                                        6.1419

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8764     3.2764
  clock reconvergence pessimism                                                 0.0623     3.3387
  clock uncertainty                                                            -0.1000     3.2387
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2387 r
  library setup time                                          1.0000           -0.0145     3.2242
  data required time                                                                       3.2242
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2242
  data arrival time                                                                       -6.1419
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9177


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4209/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/ctmTdsLR_1_4209/Y (AO22X1_HVT)         0.4487   1.0000            0.9740 &   5.2762 r
  I_RISC_CORE/HFSNET_9 (net)   1   7.3080 
  I_RISC_CORE/ZBUF_28_inst_5191/A (NBUFFX4_HVT)
                                            0.1996   0.4487   1.0000   0.1512   0.1515 &   5.4277 r
  I_RISC_CORE/ZBUF_28_inst_5191/Y (NBUFFX4_HVT)      0.3371   1.0000            0.6550 &   6.0828 r
  I_RISC_CORE/ZBUF_28_48 (net)
                               2  21.0382 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0717   0.3372   1.0000   0.0503   0.0550 &   6.1378 r
  data arrival time                                                                        6.1378

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8764     3.2764
  clock reconvergence pessimism                                                 0.0623     3.3387
  clock uncertainty                                                            -0.1000     3.2387
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2387 r
  library setup time                                          1.0000           -0.0168     3.2219
  data required time                                                                       3.2219
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2219
  data arrival time                                                                       -6.1378
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9159


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/U1499/A1 (AO22X2_HVT)         0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/U1499/Y (AO22X2_HVT)                   0.5243   1.0000            1.1225 &   5.4247 r
  I_RISC_CORE/Addr_A[1] (net)
                               2  13.2279 
  I_RISC_CORE/gre_a_BUF_13_inst_7559/A (NBUFFX2_HVT)
                                            0.0000   0.5243   1.0000   0.0000   0.0011 &   5.4257 r
  I_RISC_CORE/gre_a_BUF_13_inst_7559/Y (NBUFFX2_HVT)
                                                     0.3042   1.0000            0.6742 &   6.1000 r
  I_RISC_CORE/gre_a_BUF_13_38 (net)
                               1   9.1435 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.3042   1.0000   0.0000   0.0006 &   6.1005 r
  data arrival time                                                                        6.1005

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8764     3.2764
  clock reconvergence pessimism                                                 0.0623     3.3387
  clock uncertainty                                                            -0.1000     3.2387
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2387 r
  library setup time                                          1.0000           -0.0088     3.2299
  data required time                                                                       3.2299
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2299
  data arrival time                                                                       -6.1005
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8707


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/U1495/A1 (AO22X2_HVT)         0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/U1495/Y (AO22X2_HVT)                   0.5073   1.0000            1.1109 &   5.4131 r
  I_RISC_CORE/Addr_A[0] (net)
                               2  12.2700 
  I_RISC_CORE/gre_a_BUF_4_inst_7536/A (NBUFFX2_HVT)
                                            0.0000   0.5073   1.0000   0.0000   0.0009 &   5.4140 r
  I_RISC_CORE/gre_a_BUF_4_inst_7536/Y (NBUFFX2_HVT)
                                                     0.3170   1.0000            0.6689 &   6.0830 r
  I_RISC_CORE/gre_a_BUF_4_37 (net)
                               1   9.8479 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.3170   1.0000   0.0000   0.0007 &   6.0836 r
  data arrival time                                                                        6.0836

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8764     3.2764
  clock reconvergence pessimism                                                 0.0623     3.3387
  clock uncertainty                                                            -0.1000     3.2387
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2387 r
  library setup time                                          1.0000           -0.0119     3.2268
  data required time                                                                       3.2268
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2268
  data arrival time                                                                       -6.0836
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8568


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2338   1.0000            1.4242 &   2.4672 r
  I_RISC_CORE/n1824 (net)      2   2.2045 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2338   1.0000   0.0000   0.0000 &   2.4672 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3456   1.0000            0.4762 &   2.9434 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.4399 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0945   0.3455   1.0000   0.0672   0.0677 &   3.0111 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4306   1.0000            0.6038 &   3.6149 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6424 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0317   0.4306   1.0000   0.0219   0.0228 &   3.6377 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.4195   1.0000            0.6624 &   4.3002 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  15.0410 
  I_RISC_CORE/ropt_mt_inst_8294/A (NBUFFX2_HVT)
                                            0.0000   0.4195   1.0000   0.0000   0.0008 &   4.3010 r
  I_RISC_CORE/ropt_mt_inst_8294/Y (NBUFFX2_HVT)      0.4628   1.0000            0.6741 &   4.9751 r
  I_RISC_CORE/ropt_net_1790 (net)
                               1  17.0768 
  I_RISC_CORE/ropt_mt_inst_8293/A (NBUFFX2_HVT)
                                            0.3125   0.4637   1.0000   0.2601   0.2629 &   5.2379 r
  I_RISC_CORE/ropt_mt_inst_8293/Y (NBUFFX2_HVT)      0.4097   1.0000            0.6826 &   5.9205 r
  I_RISC_CORE/ropt_net_1789 (net)
                               2  14.5396 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[3] (SRAM2RW128x16)
                                            0.0562   0.4097   1.0000   0.0395   0.0406 &   5.9611 r
  data arrival time                                                                        5.9611

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0398     3.1872
  data required time                                                                       3.1872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1872
  data arrival time                                                                       -5.9611
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7739


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2338   1.0000            1.4242 &   2.4672 r
  I_RISC_CORE/n1824 (net)      2   2.2045 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2338   1.0000   0.0000   0.0000 &   2.4672 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3456   1.0000            0.4762 &   2.9434 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.4399 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0945   0.3455   1.0000   0.0672   0.0677 &   3.0111 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4306   1.0000            0.6038 &   3.6149 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6424 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0317   0.4306   1.0000   0.0219   0.0228 &   3.6377 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.4195   1.0000            0.6624 &   4.3002 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  15.0410 
  I_RISC_CORE/ropt_mt_inst_8294/A (NBUFFX2_HVT)
                                            0.0000   0.4195   1.0000   0.0000   0.0008 &   4.3010 r
  I_RISC_CORE/ropt_mt_inst_8294/Y (NBUFFX2_HVT)      0.4628   1.0000            0.6741 &   4.9751 r
  I_RISC_CORE/ropt_net_1790 (net)
                               1  17.0768 
  I_RISC_CORE/ropt_mt_inst_8293/A (NBUFFX2_HVT)
                                            0.3125   0.4637   1.0000   0.2601   0.2629 &   5.2379 r
  I_RISC_CORE/ropt_mt_inst_8293/Y (NBUFFX2_HVT)      0.4097   1.0000            0.6826 &   5.9205 r
  I_RISC_CORE/ropt_net_1789 (net)
                               2  14.5396 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[3] (SRAM2RW128x16)
                                            0.0562   0.4097   1.0000   0.0395   0.0406 &   5.9611 r
  data arrival time                                                                        5.9611

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0398     3.1872
  data required time                                                                       3.1872
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1872
  data arrival time                                                                       -5.9611
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7739


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4211/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/ctmTdsLR_1_4211/Y (AO22X1_HVT)         0.3380   1.0000            0.9065 &   5.2087 r
  I_RISC_CORE/HFSNET_6 (net)   1   4.3311 
  I_RISC_CORE/ZBUF_28_inst_4941/A (NBUFFX4_HVT)
                                            0.0000   0.3380   1.0000   0.0000   0.0002 &   5.2089 r
  I_RISC_CORE/ZBUF_28_inst_4941/Y (NBUFFX4_HVT)      0.3978   1.0000            0.6004 &   5.8093 r
  I_RISC_CORE/ZBUF_28_17 (net)
                               2  27.2819 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0250   0.3981   1.0000   0.0173   0.0257 &   5.8350 r
  data arrival time                                                                        5.8350

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0370     3.1900
  data required time                                                                       3.1900
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1900
  data arrival time                                                                       -5.8350
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6451


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/ctmTdsLR_1_4211/A1 (AO22X1_HVT)
                                            0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/ctmTdsLR_1_4211/Y (AO22X1_HVT)         0.3380   1.0000            0.9065 &   5.2087 r
  I_RISC_CORE/HFSNET_6 (net)   1   4.3311 
  I_RISC_CORE/ZBUF_28_inst_4941/A (NBUFFX4_HVT)
                                            0.0000   0.3380   1.0000   0.0000   0.0002 &   5.2089 r
  I_RISC_CORE/ZBUF_28_inst_4941/Y (NBUFFX4_HVT)      0.3978   1.0000            0.6004 &   5.8093 r
  I_RISC_CORE/ZBUF_28_17 (net)
                               2  27.2819 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0250   0.3981   1.0000   0.0173   0.0267 &   5.8360 r
  data arrival time                                                                        5.8360

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8764     3.2764
  clock reconvergence pessimism                                                 0.0623     3.3387
  clock uncertainty                                                            -0.1000     3.2387
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.2387 r
  library setup time                                          1.0000           -0.0315     3.2072
  data required time                                                                       3.2072
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2072
  data arrival time                                                                       -5.8360
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6288


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/U1499/A1 (AO22X2_HVT)         0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/U1499/Y (AO22X2_HVT)                   0.5243   1.0000            1.1225 &   5.4247 r
  I_RISC_CORE/Addr_A[1] (net)
                               2  13.2279 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.5243   1.0000   0.0000   0.0011 &   5.4257 r
  data arrival time                                                                        5.4257

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0663     3.1607
  data required time                                                                       3.1607
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1607
  data arrival time                                                                       -5.4257
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2651


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2230   1.0000            0.5215 &   3.0740 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   9.1342 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0088   0.2230   1.0000   0.0061   0.0063 &   3.0803 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.3068   1.0000            0.6975 &   3.7778 f
  I_RISC_CORE/n1398 (net)      8   5.7244 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.3068   1.0000   0.0000   0.0002 &   3.7780 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5713   1.0000            0.4970 &   4.2750 r
  I_RISC_CORE/n1678 (net)      8   6.9578 
  I_RISC_CORE/U1495/A1 (AO22X2_HVT)         0.0387   0.5713   1.0000   0.0268   0.0272 &   4.3022 r
  I_RISC_CORE/U1495/Y (AO22X2_HVT)                   0.5073   1.0000            1.1109 &   5.4131 r
  I_RISC_CORE/Addr_A[0] (net)
                               2  12.2700 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.5073   1.0000   0.0000   0.0009 &   5.4140 r
  data arrival time                                                                        5.4140

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0632     3.1638
  data required time                                                                       3.1638
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1638
  data arrival time                                                                       -5.4140
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2502


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX2_RVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/Q (SDFFX2_RVT)
                                                     0.1318   1.0000            0.6094 &   1.6259 f
  I_RISC_CORE/Oprnd_A[1] (net)
                               9  10.1625 
  I_RISC_CORE/ZBUF_18_inst_5963/A (DELLN2X2_HVT)
                                            0.0000   0.1318   1.0000   0.0000   0.0009 &   1.6268 f
  I_RISC_CORE/ZBUF_18_inst_5963/Y (DELLN2X2_HVT)     0.3007   1.0000            2.4839 &   4.1107 f
  I_RISC_CORE/ZBUF_18_3 (net)
                               1   9.6725 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/SI (SDFFARX1_HVT)
                                            0.0666   0.3007   1.0000   0.0479   0.0487 &   4.1593 f
  data arrival time                                                                        4.1593

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0623     3.4101
  clock uncertainty                                                            -0.1000     3.3101
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)                         3.3101 r
  library setup time                                          1.0000           -1.3472     1.9629
  data required time                                                                       1.9629
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9629
  data arrival time                                                                       -4.1593
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1964


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0920     1.0920
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0920 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/QN (DFFASX1_HVT)
                                                     0.5420   1.0000            1.3222 &   2.4142 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   5.5385 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5120/A (NBUFFX2_HVT)
                                            0.2057   0.5420   1.0000   0.1431   0.1432 &   2.5574 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5120/Y (NBUFFX2_HVT)
                                                     0.3324   1.0000            0.7001 &   3.2576 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_40 (net)
                               1  10.5002 
  I_SDRAM_TOP/I_SDRAM_IF/U15564/A4 (AO22X1_RVT)
                                            0.0450   0.3324   1.0000   0.0317   0.0324 &   3.2900 r
  I_SDRAM_TOP/I_SDRAM_IF/U15564/Y (AO22X1_RVT)       0.0976   1.0000            0.3470 &   3.6370 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1   1.1770 
  U679/A (NBUFFX4_RVT)                      0.0000   0.0976   1.0000   0.0000   0.0000 &   3.6370 r
  U679/Y (NBUFFX4_RVT)                               0.1199   1.0000            0.1849 &   3.8219 r
  sd_DQ_out[16] (net)          1  11.0705 
  sd_DQ_out[16] (out)                       0.0000   0.1199   1.0000   0.0000   0.0002 &   3.8220 r
  data arrival time                                                                        3.8220

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.8220
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7994


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4397   1.0000            0.8589 &   4.2472 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   8.5338 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1231   0.4397   1.0000   0.0822   0.0826 &   4.3298 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2741   1.0000            0.6059 &   4.9356 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  32.8769 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[1] (SRAM2RW128x16)
                                            0.0870   0.2747   1.0000   0.0614   0.0718 &   5.0075 r
  data arrival time                                                                        5.0075

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0074     3.2196
  data required time                                                                       3.2196
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2196
  data arrival time                                                                       -5.0075
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7879


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4397   1.0000            0.8589 &   4.2472 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   8.5338 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1231   0.4397   1.0000   0.0822   0.0826 &   4.3298 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2741   1.0000            0.6059 &   4.9356 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  32.8769 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[1] (SRAM2RW128x16)
                                            0.0870   0.2747   1.0000   0.0614   0.0718 &   5.0074 r
  data arrival time                                                                        5.0074

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0074     3.2196
  data required time                                                                       3.2196
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2196
  data arrival time                                                                       -5.0074
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7879


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4397   1.0000            0.8589 &   4.2472 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   8.5338 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1231   0.4397   1.0000   0.0822   0.0826 &   4.3298 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2741   1.0000            0.6059 &   4.9356 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  32.8769 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[1] (SRAM2RW128x16)
                                            0.0870   0.2747   1.0000   0.0613   0.0716 &   5.0072 r
  data arrival time                                                                        5.0072

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0074     3.2196
  data required time                                                                       3.2196
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2196
  data arrival time                                                                       -5.0072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7876


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4397   1.0000            0.8589 &   4.2472 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   8.5338 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1231   0.4397   1.0000   0.0822   0.0826 &   4.3298 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2741   1.0000            0.6059 &   4.9356 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  32.8769 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[1] (SRAM2RW128x16)
                                            0.0869   0.2747   1.0000   0.0613   0.0716 &   5.0072 r
  data arrival time                                                                        5.0072

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0074     3.2196
  data required time                                                                       3.2196
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2196
  data arrival time                                                                       -5.0072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7876


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFARX2_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFARX2_HVT)
                                                     0.2329   1.0000            1.6197 &   2.6627 r
  I_RISC_CORE/n799 (net)       1   1.9044 
  I_RISC_CORE/copt_gre_mt_inst_7051/A (NBUFFX4_HVT)
                                            0.0468   0.2329   1.0000   0.0336   0.0336 &   2.6964 r
  I_RISC_CORE/copt_gre_mt_inst_7051/Y (NBUFFX4_HVT)
                                                     0.2964   1.0000            0.4720 &   3.1683 r
  I_RISC_CORE/copt_gre_net_1513 (net)
                               6  17.2293 
  I_RISC_CORE/HFSBUF_65_897/A (NBUFFX4_HVT)
                                            0.0000   0.2964   1.0000   0.0000   0.0001 &   3.1684 r
  I_RISC_CORE/HFSBUF_65_897/Y (NBUFFX4_HVT)          0.4345   1.0000            0.5877 &   3.7561 r
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               2  31.1454 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/SI (SDFFARX1_HVT)
                                            0.0000   0.4346   1.0000   0.0000   0.0005 &   3.7567 r
  data arrival time                                                                        3.7567

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3620     1.9782
  data required time                                                                       1.9782
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9782
  data arrival time                                                                       -3.7567
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7785


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0941     1.0941
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0941 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/QN (DFFASX1_HVT)
                                                     0.4920   1.0000            1.2672 &   2.3612 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   3.7233 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5246/A (NBUFFX2_HVT)
                                            0.0891   0.4920   1.0000   0.0639   0.0640 &   2.4252 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5246/Y (NBUFFX2_HVT)
                                                     0.3890   1.0000            0.6935 &   3.1187 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_54 (net)
                               1  13.4906 
  I_SDRAM_TOP/I_SDRAM_IF/U15569/A4 (AO22X1_RVT)
                                            0.1519   0.3890   1.0000   0.1116   0.1128 &   3.2316 r
  I_SDRAM_TOP/I_SDRAM_IF/U15569/Y (AO22X1_RVT)       0.1053   1.0000            0.3772 &   3.6087 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   1.3268 
  U666/A (NBUFFX4_RVT)                      0.0000   0.1053   1.0000   0.0000   0.0000 &   3.6088 r
  U666/Y (NBUFFX4_RVT)                               0.1205   1.0000            0.1901 &   3.7988 r
  sd_DQ_out[11] (net)          1  11.1437 
  sd_DQ_out[11] (out)                       0.0000   0.1205   1.0000   0.0000   0.0002 &   3.7990 r
  data arrival time                                                                        3.7990

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.7990
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7764


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.4169   1.0000            0.7451 &   4.1334 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   6.4535 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0674   0.4169   1.0000   0.0457   0.0460 &   4.1795 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4454   1.0000            0.6838 &   4.8633 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  32.0028 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[0] (SRAM2RW128x16)
                                            0.0979   0.4458   1.0000   0.0704   0.0814 &   4.9447 r
  data arrival time                                                                        4.9447

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0485     3.1785
  data required time                                                                       3.1785
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1785
  data arrival time                                                                       -4.9447
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7661


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.4169   1.0000            0.7451 &   4.1334 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   6.4535 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0674   0.4169   1.0000   0.0457   0.0460 &   4.1795 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4454   1.0000            0.6838 &   4.8633 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  32.0028 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[0] (SRAM2RW128x16)
                                            0.0979   0.4458   1.0000   0.0704   0.0814 &   4.9446 r
  data arrival time                                                                        4.9446

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0485     3.1785
  data required time                                                                       3.1785
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1785
  data arrival time                                                                       -4.9446
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7661


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.4169   1.0000            0.7451 &   4.1334 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   6.4535 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0674   0.4169   1.0000   0.0457   0.0460 &   4.1795 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4454   1.0000            0.6838 &   4.8633 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  32.0028 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[0] (SRAM2RW128x16)
                                            0.0979   0.4458   1.0000   0.0704   0.0811 &   4.9443 r
  data arrival time                                                                        4.9443

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0485     3.1785
  data required time                                                                       3.1785
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1785
  data arrival time                                                                       -4.9443
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7658


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.4169   1.0000            0.7451 &   4.1334 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   6.4535 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0674   0.4169   1.0000   0.0457   0.0460 &   4.1795 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4454   1.0000            0.6838 &   4.8633 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  32.0028 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[0] (SRAM2RW128x16)
                                            0.0979   0.4458   1.0000   0.0704   0.0810 &   4.9443 r
  data arrival time                                                                        4.9443

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0485     3.1785
  data required time                                                                       3.1785
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1785
  data arrival time                                                                       -4.9443
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7657


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0939     1.0939
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0939 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/QN (DFFASX1_HVT)
                                                     0.4780   1.0000            1.2440 &   2.3379 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   3.1898 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5244/A (NBUFFX2_HVT)
                                            0.0894   0.4780   1.0000   0.0641   0.0642 &   2.4021 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5244/Y (NBUFFX2_HVT)
                                                     0.4139   1.0000            0.6942 &   3.0963 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_53 (net)
                               1  14.6556 
  I_SDRAM_TOP/I_SDRAM_IF/U15563/A4 (AO22X1_RVT)
                                            0.1370   0.4146   1.0000   0.0989   0.1010 &   3.1973 r
  I_SDRAM_TOP/I_SDRAM_IF/U15563/Y (AO22X1_RVT)       0.1059   1.0000            0.3923 &   3.5896 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1   1.4696 
  U664/A (NBUFFX4_RVT)                      0.0000   0.1059   1.0000   0.0000   0.0000 &   3.5896 r
  U664/Y (NBUFFX4_RVT)                               0.1202   1.0000            0.1903 &   3.7799 r
  sd_DQ_out[17] (net)          1  11.1053 
  sd_DQ_out[17] (out)                       0.0000   0.1202   1.0000   0.0000   0.0002 &   3.7801 r
  data arrival time                                                                        3.7801

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.7801
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7575


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.4022   1.0000            1.7074 &   2.6713 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.7502 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.4018   1.0000   0.0000   0.0005 &   2.6718 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2361   1.0000            0.5462 &   3.2180 r
  I_RISC_CORE/n1839 (net)      6   5.8101 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2361   1.0000   0.0000   0.0002 &   3.2183 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3414   1.0000            0.3417 &   3.5600 f
  I_RISC_CORE/n1625 (net)     17  14.3041 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0116   0.3413   1.0000   0.0080   0.0080 &   3.5680 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.2136   1.0000            0.8018 &   4.3698 r
  I_RISC_CORE/n1910 (net)      1  12.4567 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.2136   1.0000   0.0000   0.0012 &   4.3710 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3313   1.0000            0.4772 &   4.8482 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  21.1034 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.1297   0.3313   1.0000   0.0845   0.0858 &   4.9340 r
  data arrival time                                                                        4.9340

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0210     3.2060
  data required time                                                                       3.2060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2060
  data arrival time                                                                       -4.9340
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7280


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.4022   1.0000            1.7074 &   2.6713 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.7502 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.4018   1.0000   0.0000   0.0005 &   2.6718 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2361   1.0000            0.5462 &   3.2180 r
  I_RISC_CORE/n1839 (net)      6   5.8101 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2361   1.0000   0.0000   0.0002 &   3.2183 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3414   1.0000            0.3417 &   3.5600 f
  I_RISC_CORE/n1625 (net)     17  14.3041 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0116   0.3413   1.0000   0.0080   0.0080 &   3.5680 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.2136   1.0000            0.8018 &   4.3698 r
  I_RISC_CORE/n1910 (net)      1  12.4567 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.2136   1.0000   0.0000   0.0012 &   4.3710 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3313   1.0000            0.4772 &   4.8482 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  21.1034 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.1297   0.3313   1.0000   0.0845   0.0858 &   4.9340 r
  data arrival time                                                                        4.9340

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0210     3.2060
  data required time                                                                       3.2060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2060
  data arrival time                                                                       -4.9340
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7280


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.4022   1.0000            1.7074 &   2.6713 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.7502 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.4018   1.0000   0.0000   0.0005 &   2.6718 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2361   1.0000            0.5462 &   3.2180 r
  I_RISC_CORE/n1839 (net)      6   5.8101 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2361   1.0000   0.0000   0.0002 &   3.2183 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3414   1.0000            0.3417 &   3.5600 f
  I_RISC_CORE/n1625 (net)     17  14.3041 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0116   0.3413   1.0000   0.0080   0.0080 &   3.5680 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.2136   1.0000            0.8018 &   4.3698 r
  I_RISC_CORE/n1910 (net)      1  12.4567 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.2136   1.0000   0.0000   0.0012 &   4.3710 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3313   1.0000            0.4772 &   4.8482 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  21.1034 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.1297   0.3313   1.0000   0.0845   0.0858 &   4.9340 r
  data arrival time                                                                        4.9340

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0210     3.2060
  data required time                                                                       3.2060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2060
  data arrival time                                                                       -4.9340
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7280


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.4022   1.0000            1.7074 &   2.6713 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.7502 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.4018   1.0000   0.0000   0.0005 &   2.6718 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2361   1.0000            0.5462 &   3.2180 r
  I_RISC_CORE/n1839 (net)      6   5.8101 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2361   1.0000   0.0000   0.0002 &   3.2183 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3414   1.0000            0.3417 &   3.5600 f
  I_RISC_CORE/n1625 (net)     17  14.3041 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0116   0.3413   1.0000   0.0080   0.0080 &   3.5680 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.2136   1.0000            0.8018 &   4.3698 r
  I_RISC_CORE/n1910 (net)      1  12.4567 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.2136   1.0000   0.0000   0.0012 &   4.3710 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3313   1.0000            0.4772 &   4.8482 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  21.1034 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.1297   0.3313   1.0000   0.0845   0.0858 &   4.9340 r
  data arrival time                                                                        4.9340

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0210     3.2060
  data required time                                                                       3.2060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2060
  data arrival time                                                                       -4.9340
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7280


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0926     1.0926
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0926 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/QN (DFFASX1_HVT)
                                                     0.5047   1.0000            1.2833 &   2.3760 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   4.1978 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5140/A (NBUFFX2_HVT)
                                            0.1068   0.5047   1.0000   0.0768   0.0768 &   2.4528 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5140/Y (NBUFFX2_HVT)
                                                     0.3464   1.0000            0.6818 &   3.1346 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_42 (net)
                               1  11.3348 
  I_SDRAM_TOP/I_SDRAM_IF/U15580/A4 (AO22X1_RVT)
                                            0.0982   0.3464   1.0000   0.0661   0.0670 &   3.2015 r
  I_SDRAM_TOP/I_SDRAM_IF/U15580/Y (AO22X1_RVT)       0.0989   1.0000            0.3517 &   3.5533 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1   1.0670 
  U671/A (NBUFFX4_RVT)                      0.0000   0.0989   1.0000   0.0000   0.0000 &   3.5533 r
  U671/Y (NBUFFX4_RVT)                               0.1195   1.0000            0.1855 &   3.7388 r
  sd_DQ_out[0] (net)           1  11.0004 
  sd_DQ_out[0] (out)                        0.0000   0.1195   1.0000   0.0000   0.0002 &   3.7389 r
  data arrival time                                                                        3.7389

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.7389
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7163


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.4111   1.0000            0.7418 &   4.1301 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   6.2964 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.4111   1.0000   0.0000   0.0003 &   4.1304 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.4180   1.0000            0.6664 &   4.7968 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  29.3347 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.1269   0.4183   1.0000   0.0873   0.0964 &   4.8932 r
  data arrival time                                                                        4.8932

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0419     3.1851
  data required time                                                                       3.1851
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1851
  data arrival time                                                                       -4.8932
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7081


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.4111   1.0000            0.7418 &   4.1301 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   6.2964 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.4111   1.0000   0.0000   0.0003 &   4.1304 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.4180   1.0000            0.6664 &   4.7968 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  29.3347 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.1269   0.4183   1.0000   0.0873   0.0964 &   4.8932 r
  data arrival time                                                                        4.8932

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0419     3.1851
  data required time                                                                       3.1851
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1851
  data arrival time                                                                       -4.8932
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7081


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.4111   1.0000            0.7418 &   4.1301 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   6.2964 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.4111   1.0000   0.0000   0.0003 &   4.1304 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.4180   1.0000            0.6664 &   4.7968 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  29.3347 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.1269   0.4183   1.0000   0.0873   0.0964 &   4.8932 r
  data arrival time                                                                        4.8932

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0419     3.1851
  data required time                                                                       3.1851
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1851
  data arrival time                                                                       -4.8932
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7080


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.4111   1.0000            0.7418 &   4.1301 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   6.2964 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.4111   1.0000   0.0000   0.0003 &   4.1304 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.4180   1.0000            0.6664 &   4.7968 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  29.3347 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.1269   0.4183   1.0000   0.0873   0.0963 &   4.8932 r
  data arrival time                                                                        4.8932

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0419     3.1851
  data required time                                                                       3.1851
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1851
  data arrival time                                                                       -4.8932
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7080


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0943     1.0943
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFASX1_HVT)
                                                     0.0950                     0.0000     1.0943 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/QN (DFFASX1_HVT)
                                                     0.4762   1.0000            1.2410 &   2.3353 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   3.1191 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5219/A (NBUFFX2_HVT)
                                            0.0601   0.4762   1.0000   0.0420   0.0420 &   2.3773 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5219/Y (NBUFFX2_HVT)
                                                     0.3879   1.0000            0.6811 &   3.0583 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_51 (net)
                               1  13.4479 
  I_SDRAM_TOP/I_SDRAM_IF/U15565/A4 (AO22X1_RVT)
                                            0.1472   0.3880   1.0000   0.1059   0.1071 &   3.1654 r
  I_SDRAM_TOP/I_SDRAM_IF/U15565/Y (AO22X1_RVT)       0.1008   1.0000            0.3737 &   3.5392 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   1.1706 
  U659/A (NBUFFX4_RVT)                      0.0000   0.1008   1.0000   0.0000   0.0000 &   3.5392 r
  U659/Y (NBUFFX4_RVT)                               0.1242   1.0000            0.1894 &   3.7286 r
  sd_DQ_out[15] (net)          1  11.7782 
  sd_DQ_out[15] (out)                       0.0000   0.1243   1.0000   0.0000   0.0003 &   3.7289 r
  data arrival time                                                                        3.7289

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.7289
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7063


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.4165   1.0000            0.7451 &   4.1332 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   6.4549 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1339   0.4165   1.0000   0.0952   0.0955 &   4.2287 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2992   1.0000            0.5999 &   4.8286 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  38.3042 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[9] (SRAM2RW128x16)
                                            0.1154   0.3001   1.0000   0.0755   0.0894 &   4.9180 r
  data arrival time                                                                        4.9180

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0135     3.2135
  data required time                                                                       3.2135
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2135
  data arrival time                                                                       -4.9180
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7045


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.4165   1.0000            0.7451 &   4.1332 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   6.4549 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1339   0.4165   1.0000   0.0952   0.0955 &   4.2287 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2992   1.0000            0.5999 &   4.8286 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  38.3042 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[9] (SRAM2RW128x16)
                                            0.1154   0.3001   1.0000   0.0755   0.0894 &   4.9180 r
  data arrival time                                                                        4.9180

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0135     3.2135
  data required time                                                                       3.2135
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2135
  data arrival time                                                                       -4.9180
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7045


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.4165   1.0000            0.7451 &   4.1332 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   6.4549 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1339   0.4165   1.0000   0.0952   0.0955 &   4.2287 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2992   1.0000            0.5999 &   4.8286 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  38.3042 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[9] (SRAM2RW128x16)
                                            0.1152   0.3001   1.0000   0.0753   0.0875 &   4.9161 r
  data arrival time                                                                        4.9161

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0135     3.2135
  data required time                                                                       3.2135
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2135
  data arrival time                                                                       -4.9161
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7026


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.4165   1.0000            0.7451 &   4.1332 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   6.4549 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1339   0.4165   1.0000   0.0952   0.0955 &   4.2287 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2992   1.0000            0.5999 &   4.8286 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  38.3042 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[9] (SRAM2RW128x16)
                                            0.1151   0.3001   1.0000   0.0753   0.0874 &   4.9160 r
  data arrival time                                                                        4.9160

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0135     3.2135
  data required time                                                                       3.2135
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2135
  data arrival time                                                                       -4.9160
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7025


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0926     1.0926
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0926 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/QN (DFFASX1_HVT)
                                                     0.5076   1.0000            1.2864 &   2.3790 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   4.3022 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4962/A (NBUFFX2_HVT)
                                            0.1398   0.5076   1.0000   0.0964   0.0965 &   2.4754 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4962/Y (NBUFFX2_HVT)
                                                     0.3322   1.0000            0.6768 &   3.1523 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_20 (net)
                               1  10.6175 
  I_SDRAM_TOP/I_SDRAM_IF/U15556/A4 (AO22X1_RVT)
                                            0.0503   0.3322   1.0000   0.0358   0.0366 &   3.1889 r
  I_SDRAM_TOP/I_SDRAM_IF/U15556/Y (AO22X1_RVT)       0.0969   1.0000            0.3444 &   3.5333 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1   1.0416 
  U674/A (NBUFFX4_RVT)                      0.0000   0.0969   1.0000   0.0000   0.0000 &   3.5333 r
  U674/Y (NBUFFX4_RVT)                               0.1194   1.0000            0.1841 &   3.7174 r
  sd_DQ_out[24] (net)          1  10.9848 
  sd_DQ_out[24] (out)                       0.0000   0.1194   1.0000   0.0000   0.0002 &   3.7175 r
  data arrival time                                                                        3.7175

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.7175
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6949


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3908   1.0000            0.7301 &   4.1181 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.7491 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0701   0.3908   1.0000   0.0493   0.0495 &   4.1677 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.4240   1.0000            0.6534 &   4.8211 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  29.9074 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[12] (SRAM2RW128x16)
                                            0.0589   0.4244   1.0000   0.0415   0.0515 &   4.8726 r
  data arrival time                                                                        4.8726

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0433     3.1837
  data required time                                                                       3.1837
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1837
  data arrival time                                                                       -4.8726
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6889


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3908   1.0000            0.7301 &   4.1181 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.7491 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0701   0.3908   1.0000   0.0493   0.0495 &   4.1677 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.4240   1.0000            0.6534 &   4.8211 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  29.9074 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[12] (SRAM2RW128x16)
                                            0.0589   0.4244   1.0000   0.0415   0.0515 &   4.8726 r
  data arrival time                                                                        4.8726

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0433     3.1837
  data required time                                                                       3.1837
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1837
  data arrival time                                                                       -4.8726
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6889


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3908   1.0000            0.7301 &   4.1181 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.7491 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0701   0.3908   1.0000   0.0493   0.0495 &   4.1677 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.4240   1.0000            0.6534 &   4.8211 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  29.9074 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[12] (SRAM2RW128x16)
                                            0.0589   0.4244   1.0000   0.0415   0.0514 &   4.8726 r
  data arrival time                                                                        4.8726

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0433     3.1837
  data required time                                                                       3.1837
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1837
  data arrival time                                                                       -4.8726
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6889


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3908   1.0000            0.7301 &   4.1181 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.7491 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0701   0.3908   1.0000   0.0493   0.0495 &   4.1677 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.4240   1.0000            0.6534 &   4.8211 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  29.9074 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[12] (SRAM2RW128x16)
                                            0.0589   0.4244   1.0000   0.0415   0.0514 &   4.8726 r
  data arrival time                                                                        4.8726

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0433     3.1837
  data required time                                                                       3.1837
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1837
  data arrival time                                                                       -4.8726
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6889


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0940     1.0940
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0940 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/QN (DFFASX1_HVT)
                                                     0.4679   1.0000            1.2272 &   2.3213 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.8020 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5197/A (NBUFFX2_HVT)
                                            0.0603   0.4679   1.0000   0.0421   0.0422 &   2.3634 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5197/Y (NBUFFX2_HVT)
                                                     0.3881   1.0000            0.6749 &   3.0383 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_48 (net)
                               1  13.4601 
  I_SDRAM_TOP/I_SDRAM_IF/U15561/A4 (AO22X1_RVT)
                                            0.1474   0.3881   1.0000   0.1057   0.1069 &   3.1452 r
  I_SDRAM_TOP/I_SDRAM_IF/U15561/Y (AO22X1_RVT)       0.1023   1.0000            0.3739 &   3.5191 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   1.1750 
  U662/A (NBUFFX4_RVT)                      0.0000   0.1023   1.0000   0.0000   0.0000 &   3.5191 r
  U662/Y (NBUFFX4_RVT)                               0.1210   1.0000            0.1885 &   3.7076 r
  sd_DQ_out[19] (net)          1  11.2418 
  sd_DQ_out[19] (out)                       0.0000   0.1210   1.0000   0.0000   0.0002 &   3.7078 r
  data arrival time                                                                        3.7078

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.7078
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6852


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3787   1.0000            0.7232 &   4.1112 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   5.4234 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0239   0.3787   1.0000   0.0165   0.0168 &   4.1280 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4334   1.0000            0.6491 &   4.7771 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  30.8988 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.1040   0.4338   1.0000   0.0749   0.0851 &   4.8622 r
  data arrival time                                                                        4.8622

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0456     3.1814
  data required time                                                                       3.1814
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1814
  data arrival time                                                                       -4.8622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6808


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3787   1.0000            0.7232 &   4.1112 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   5.4234 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0239   0.3787   1.0000   0.0165   0.0168 &   4.1280 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4334   1.0000            0.6491 &   4.7771 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  30.8988 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.1040   0.4338   1.0000   0.0749   0.0851 &   4.8622 r
  data arrival time                                                                        4.8622

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0456     3.1814
  data required time                                                                       3.1814
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1814
  data arrival time                                                                       -4.8622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6808


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3787   1.0000            0.7232 &   4.1112 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   5.4234 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0239   0.3787   1.0000   0.0165   0.0168 &   4.1280 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4334   1.0000            0.6491 &   4.7771 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  30.8988 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.1040   0.4338   1.0000   0.0748   0.0850 &   4.8621 r
  data arrival time                                                                        4.8621

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0456     3.1814
  data required time                                                                       3.1814
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1814
  data arrival time                                                                       -4.8621
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6806


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3787   1.0000            0.7232 &   4.1112 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   5.4234 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0239   0.3787   1.0000   0.0165   0.0168 &   4.1280 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4334   1.0000            0.6491 &   4.7771 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  30.8988 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.1040   0.4338   1.0000   0.0748   0.0850 &   4.8620 r
  data arrival time                                                                        4.8620

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0456     3.1814
  data required time                                                                       3.1814
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1814
  data arrival time                                                                       -4.8620
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6806


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0936     1.0936
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0936 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/QN (DFFASX1_HVT)
                                                     0.5039   1.0000            1.2841 &   2.3777 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   4.1687 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5174/A (NBUFFX2_HVT)
                                            0.0273   0.5039   1.0000   0.0189   0.0190 &   2.3967 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5174/Y (NBUFFX2_HVT)
                                                     0.3850   1.0000            0.7005 &   3.0972 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_44 (net)
                               1  13.2801 
  I_SDRAM_TOP/I_SDRAM_IF/U15571/A4 (AO22X1_RVT)
                                            0.0627   0.3850   1.0000   0.0448   0.0461 &   3.1432 r
  I_SDRAM_TOP/I_SDRAM_IF/U15571/Y (AO22X1_RVT)       0.0956   1.0000            0.3706 &   3.5138 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   1.0801 
  U654/A (NBUFFX4_RVT)                      0.0000   0.0956   1.0000   0.0000   0.0000 &   3.5138 r
  U654/Y (NBUFFX4_RVT)                               0.1211   1.0000            0.1843 &   3.6981 r
  sd_DQ_out[9] (net)           1  11.2713 
  sd_DQ_out[9] (out)                        0.0000   0.1211   1.0000   0.0000   0.0002 &   3.6983 r
  data arrival time                                                                        3.6983

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6983
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6757


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0936     1.0936
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0936 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/QN (DFFASX1_HVT)
                                                     0.4858   1.0000            1.2569 &   2.3505 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   3.4862 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5261/A (NBUFFX2_HVT)
                                            0.1186   0.4858   1.0000   0.0805   0.0805 &   2.4311 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5261/Y (NBUFFX2_HVT)
                                                     0.4069   1.0000            0.6966 &   3.1276 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_56 (net)
                               1  14.3015 
  I_SDRAM_TOP/I_SDRAM_IF/U15575/A4 (AO22X1_RVT)
                                            0.0000   0.4076   1.0000   0.0000   0.0021 &   3.1297 r
  I_SDRAM_TOP/I_SDRAM_IF/U15575/Y (AO22X1_RVT)       0.0939   1.0000            0.3797 &   3.5094 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1   0.9865 
  U657/A (NBUFFX4_RVT)                      0.0000   0.0939   1.0000   0.0000   0.0000 &   3.5094 r
  U657/Y (NBUFFX4_RVT)                               0.1212   1.0000            0.1833 &   3.6926 r
  sd_DQ_out[5] (net)           1  11.2851 
  sd_DQ_out[5] (out)                        0.0000   0.1212   1.0000   0.0000   0.0002 &   3.6928 r
  data arrival time                                                                        3.6928

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6928
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6702


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0936     1.0936
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0936 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/QN (DFFASX1_HVT)
                                                     0.5097   1.0000            1.2901 &   2.3837 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   4.3754 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5134/A (NBUFFX2_HVT)
                                            0.0000   0.5097   1.0000   0.0000   0.0001 &   2.3838 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5134/Y (NBUFFX2_HVT)
                                                     0.4013   1.0000            0.7130 &   3.0968 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_41 (net)
                               1  14.1000 
  I_SDRAM_TOP/I_SDRAM_IF/U15579/A4 (AO22X1_RVT)
                                            0.0188   0.4013   1.0000   0.0130   0.0143 &   3.1111 r
  I_SDRAM_TOP/I_SDRAM_IF/U15579/Y (AO22X1_RVT)       0.0999   1.0000            0.3821 &   3.4933 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1   1.2731 
  U661/A (NBUFFX4_RVT)                      0.0000   0.0999   1.0000   0.0000   0.0000 &   3.4933 r
  U661/Y (NBUFFX4_RVT)                               0.1213   1.0000            0.1871 &   3.6804 r
  sd_DQ_out[1] (net)           1  11.2946 
  sd_DQ_out[1] (out)                        0.0000   0.1213   1.0000   0.0000   0.0002 &   3.6806 r
  data arrival time                                                                        3.6806

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6806
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6580


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0930     1.0930
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFASX1_HVT)
                                                     0.0950                     0.0000     1.0930 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/QN (DFFASX1_HVT)
                                                     0.4546   1.0000            1.2053 &   2.2983 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   2.2952 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_5195/A (NBUFFX2_HVT)
                                            0.1160   0.4546   1.0000   0.0790   0.0791 &   2.3774 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_5195/Y (NBUFFX2_HVT)
                                                     0.3858   1.0000            0.6625 &   3.0399 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_48 (net)
                               1  13.2695 
  I_SDRAM_TOP/I_SDRAM_IF/U15549/A4 (AO22X1_RVT)
                                            0.0000   0.3865   1.0000   0.0000   0.0020 &   3.0419 r
  I_SDRAM_TOP/I_SDRAM_IF/U15549/Y (AO22X1_RVT)       0.1275   1.0000            0.3943 &   3.4361 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   2.3587 
  U598/A (NBUFFX4_RVT)                      0.0418   0.1275   1.0000   0.0302   0.0302 &   3.4663 r
  U598/Y (NBUFFX4_RVT)                               0.1327   1.0000            0.2115 &   3.6778 r
  sd_DQ_out[31] (net)          1  13.1506 
  sd_DQ_out[31] (out)                       0.0000   0.1327   1.0000   0.0000   0.0005 &   3.6783 r
  data arrival time                                                                        3.6783

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6783
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6557


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.4223   1.0000            0.7481 &   4.1362 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   6.5988 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0456   0.4223   1.0000   0.0316   0.0319 &   4.1681 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2960   1.0000            0.6027 &   4.7708 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  37.5577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[5] (SRAM2RW128x16)
                                            0.1084   0.2968   1.0000   0.0751   0.0883 &   4.8591 r
  data arrival time                                                                        4.8591

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0127     3.2143
  data required time                                                                       3.2143
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2143
  data arrival time                                                                       -4.8591
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6449


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.4223   1.0000            0.7481 &   4.1362 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   6.5988 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0456   0.4223   1.0000   0.0316   0.0319 &   4.1681 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2960   1.0000            0.6027 &   4.7708 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  37.5577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[5] (SRAM2RW128x16)
                                            0.1084   0.2968   1.0000   0.0750   0.0883 &   4.8591 r
  data arrival time                                                                        4.8591

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0127     3.2143
  data required time                                                                       3.2143
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2143
  data arrival time                                                                       -4.8591
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6448


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.4223   1.0000            0.7481 &   4.1362 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   6.5988 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0456   0.4223   1.0000   0.0316   0.0319 &   4.1681 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2960   1.0000            0.6027 &   4.7708 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  37.5577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[5] (SRAM2RW128x16)
                                            0.1081   0.2968   1.0000   0.0749   0.0865 &   4.8573 r
  data arrival time                                                                        4.8573

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0127     3.2143
  data required time                                                                       3.2143
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2143
  data arrival time                                                                       -4.8573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6430


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.4223   1.0000            0.7481 &   4.1362 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   6.5988 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0456   0.4223   1.0000   0.0316   0.0319 &   4.1681 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2960   1.0000            0.6027 &   4.7708 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  37.5577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[5] (SRAM2RW128x16)
                                            0.1081   0.2968   1.0000   0.0748   0.0865 &   4.8573 r
  data arrival time                                                                        4.8573

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0127     3.2143
  data required time                                                                       3.2143
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2143
  data arrival time                                                                       -4.8573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6430


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0866     1.0866
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFASX1_HVT)
                                                     0.0842                     0.0000     1.0866 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/QN (DFFASX1_HVT)
                                                     0.4618   1.0000            1.2094 &   2.2959 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   2.5706 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5218/A (NBUFFX2_HVT)
                                            0.0553   0.4618   1.0000   0.0384   0.0384 &   2.3343 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5218/Y (NBUFFX2_HVT)
                                                     0.3898   1.0000            0.6711 &   3.0054 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_51 (net)
                               1  13.5546 
  I_SDRAM_TOP/I_SDRAM_IF/U15562/A4 (AO22X1_RVT)
                                            0.1402   0.3898   1.0000   0.1013   0.1026 &   3.1081 r
  I_SDRAM_TOP/I_SDRAM_IF/U15562/Y (AO22X1_RVT)       0.0940   1.0000            0.3698 &   3.4779 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1   0.9285 
  U680/A (NBUFFX4_RVT)                      0.0000   0.0940   1.0000   0.0000   0.0000 &   3.4779 r
  U680/Y (NBUFFX4_RVT)                               0.1212   1.0000            0.1833 &   3.6612 r
  sd_DQ_out[18] (net)          1  11.2785 
  sd_DQ_out[18] (out)                       0.0000   0.1212   1.0000   0.0000   0.0002 &   3.6614 r
  data arrival time                                                                        3.6614

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6614
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6388


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4258   1.0000            0.7502 &   4.1385 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.6935 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.0775   0.4259   1.0000   0.0544   0.0547 &   4.1932 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2880   1.0000            0.6015 &   4.7948 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  35.8259 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0707   0.2888   1.0000   0.0460   0.0582 &   4.8529 r
  data arrival time                                                                        4.8529

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0108     3.2162
  data required time                                                                       3.2162
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2162
  data arrival time                                                                       -4.8529
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6367


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4258   1.0000            0.7502 &   4.1385 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.6935 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.0775   0.4259   1.0000   0.0544   0.0547 &   4.1932 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2880   1.0000            0.6015 &   4.7948 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  35.8259 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0707   0.2888   1.0000   0.0460   0.0581 &   4.8529 r
  data arrival time                                                                        4.8529

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0108     3.2162
  data required time                                                                       3.2162
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2162
  data arrival time                                                                       -4.8529
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6367


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4258   1.0000            0.7502 &   4.1385 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.6935 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.0775   0.4259   1.0000   0.0544   0.0547 &   4.1932 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2880   1.0000            0.6015 &   4.7948 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  35.8259 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0707   0.2888   1.0000   0.0460   0.0581 &   4.8528 r
  data arrival time                                                                        4.8528

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0108     3.2162
  data required time                                                                       3.2162
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2162
  data arrival time                                                                       -4.8528
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6366


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4258   1.0000            0.7502 &   4.1385 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.6935 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.0775   0.4259   1.0000   0.0544   0.0547 &   4.1932 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2880   1.0000            0.6015 &   4.7948 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  35.8259 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0707   0.2888   1.0000   0.0460   0.0581 &   4.8528 r
  data arrival time                                                                        4.8528

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0108     3.2162
  data required time                                                                       3.2162
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2162
  data arrival time                                                                       -4.8528
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6366


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0865     1.0865
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFASX1_HVT)
                                                     0.0841                     0.0000     1.0865 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/QN (DFFASX1_HVT)
                                                     0.4694   1.0000            1.2220 &   2.3085 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   2.8624 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5245/A (NBUFFX2_HVT)
                                            0.1423   0.4694   1.0000   0.1007   0.1007 &   2.4092 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5245/Y (NBUFFX2_HVT)
                                                     0.3860   1.0000            0.6749 &   3.0842 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_54 (net)
                               1  13.3563 
  I_SDRAM_TOP/I_SDRAM_IF/U15570/A4 (AO22X1_RVT)
                                            0.0189   0.3860   1.0000   0.0131   0.0144 &   3.0986 r
  I_SDRAM_TOP/I_SDRAM_IF/U15570/Y (AO22X1_RVT)       0.0996   1.0000            0.3735 &   3.4720 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   1.2072 
  U669/A (NBUFFX4_RVT)                      0.0000   0.0996   1.0000   0.0000   0.0000 &   3.4720 r
  U669/Y (NBUFFX4_RVT)                               0.1199   1.0000            0.1861 &   3.6581 r
  sd_DQ_out[10] (net)          1  11.0587 
  sd_DQ_out[10] (out)                       0.0000   0.1199   1.0000   0.0000   0.0002 &   3.6583 r
  data arrival time                                                                        3.6583

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6583
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6357


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0920     1.0920
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0920 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/QN (DFFASX1_HVT)
                                                     0.4815   1.0000            1.2483 &   2.3402 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               2   3.3234 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5235/A (NBUFFX2_HVT)
                                            0.1027   0.4815   1.0000   0.0721   0.0722 &   2.4124 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5235/Y (NBUFFX2_HVT)
                                                     0.3717   1.0000            0.6769 &   3.0893 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_53 (net)
                               1  12.6292 
  I_SDRAM_TOP/I_SDRAM_IF/U15554/A4 (AO22X1_RVT)
                                            0.0000   0.3717   1.0000   0.0000   0.0012 &   3.0905 r
  I_SDRAM_TOP/I_SDRAM_IF/U15554/Y (AO22X1_RVT)       0.1057   1.0000            0.3706 &   3.4611 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1   1.4203 
  U673/A (NBUFFX4_RVT)                      0.0078   0.1057   1.0000   0.0054   0.0054 &   3.4665 r
  U673/Y (NBUFFX4_RVT)                               0.1207   1.0000            0.1905 &   3.6570 r
  sd_DQ_out[26] (net)          1  11.1882 
  sd_DQ_out[26] (out)                       0.0000   0.1207   1.0000   0.0000   0.0002 &   3.6572 r
  data arrival time                                                                        3.6572

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6572
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6346


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0866     1.0866
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFASX1_HVT)
                                                     0.0842                     0.0000     1.0866 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/QN (DFFASX1_HVT)
                                                     0.4551   1.0000            1.1984 &   2.2850 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   2.3176 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4960/A (NBUFFX2_HVT)
                                            0.1237   0.4551   1.0000   0.0834   0.0834 &   2.3684 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4960/Y (NBUFFX2_HVT)
                                                     0.3998   1.0000            0.6699 &   3.0382 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_19 (net)
                               1  13.9671 
  I_SDRAM_TOP/I_SDRAM_IF/U15566/A4 (AO22X1_RVT)
                                            0.0883   0.4005   1.0000   0.0593   0.0613 &   3.0995 r
  I_SDRAM_TOP/I_SDRAM_IF/U15566/Y (AO22X1_RVT)       0.0954   1.0000            0.3732 &   3.4727 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   0.8482 
  U682/A (NBUFFX4_RVT)                      0.0000   0.0954   1.0000   0.0000   0.0000 &   3.4727 r
  U682/Y (NBUFFX4_RVT)                               0.1203   1.0000            0.1836 &   3.6564 r
  sd_DQ_out[14] (net)          1  11.1268 
  sd_DQ_out[14] (out)                       0.0000   0.1203   1.0000   0.0000   0.0002 &   3.6566 r
  data arrival time                                                                        3.6566

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6566
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6340


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0866     1.0866
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFASX1_HVT)
                                                     0.0842                     0.0000     1.0866 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/QN (DFFASX1_HVT)
                                                     0.4696   1.0000            1.2224 &   2.3090 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   2.8712 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5132/A (NBUFFX2_HVT)
                                            0.1071   0.4696   1.0000   0.0772   0.0773 &   2.3862 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5132/Y (NBUFFX2_HVT)
                                                     0.4187   1.0000            0.6902 &   3.0764 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_40 (net)
                               1  14.8968 
  I_SDRAM_TOP/I_SDRAM_IF/U15558/A4 (AO22X1_RVT)
                                            0.0000   0.4195   1.0000   0.0000   0.0022 &   3.0786 r
  I_SDRAM_TOP/I_SDRAM_IF/U15558/Y (AO22X1_RVT)       0.0983   1.0000            0.3876 &   3.4662 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1   1.0988 
  U678/A (NBUFFX4_RVT)                      0.0000   0.0983   1.0000   0.0000   0.0000 &   3.4662 r
  U678/Y (NBUFFX4_RVT)                               0.1201   1.0000            0.1854 &   3.6517 r
  sd_DQ_out[22] (net)          1  11.1030 
  sd_DQ_out[22] (out)                       0.0000   0.1201   1.0000   0.0000   0.0002 &   3.6518 r
  data arrival time                                                                        3.6518

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6518
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6292


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0926     1.0926
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0926 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/QN (DFFASX1_HVT)
                                                     0.4998   1.0000            1.2782 &   2.3708 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   4.0206 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5178/A (NBUFFX2_HVT)
                                            0.1117   0.4998   1.0000   0.0777   0.0777 &   2.4486 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5178/Y (NBUFFX2_HVT)
                                                     0.3288   1.0000            0.6692 &   3.1178 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_46 (net)
                               1  10.4539 
  I_SDRAM_TOP/I_SDRAM_IF/U15576/A4 (AO22X1_RVT)
                                            0.0103   0.3288   1.0000   0.0071   0.0080 &   3.1257 r
  I_SDRAM_TOP/I_SDRAM_IF/U15576/Y (AO22X1_RVT)       0.0947   1.0000            0.3425 &   3.4682 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1   1.0264 
  U681/A (NBUFFX4_RVT)                      0.0000   0.0947   1.0000   0.0000   0.0000 &   3.4682 r
  U681/Y (NBUFFX4_RVT)                               0.1190   1.0000            0.1824 &   3.6507 r
  sd_DQ_out[4] (net)           1  10.9210 
  sd_DQ_out[4] (out)                        0.0000   0.1190   1.0000   0.0000   0.0002 &   3.6508 r
  data arrival time                                                                        3.6508

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6508
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6282


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3861   1.0000            0.7275 &   4.1158 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.6239 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0539   0.3861   1.0000   0.0371   0.0373 &   4.1531 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6420 &   4.7951 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  28.2480 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0133   0.4077   1.0000   0.0092   0.0181 &   4.8131 r
  data arrival time                                                                        4.8131

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0393     3.1877
  data required time                                                                       3.1877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1877
  data arrival time                                                                       -4.8131
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6255


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3861   1.0000            0.7275 &   4.1158 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.6239 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0539   0.3861   1.0000   0.0371   0.0373 &   4.1531 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6420 &   4.7951 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  28.2480 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0133   0.4077   1.0000   0.0092   0.0180 &   4.8131 r
  data arrival time                                                                        4.8131

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0393     3.1877
  data required time                                                                       3.1877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1877
  data arrival time                                                                       -4.8131
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6254


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3861   1.0000            0.7275 &   4.1158 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.6239 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0539   0.3861   1.0000   0.0371   0.0373 &   4.1531 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6420 &   4.7951 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  28.2480 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[6] (SRAM2RW128x16)
                                            0.0133   0.4077   1.0000   0.0092   0.0180 &   4.8131 r
  data arrival time                                                                        4.8131

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0393     3.1877
  data required time                                                                       3.1877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1877
  data arrival time                                                                       -4.8131
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6254


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3861   1.0000            0.7275 &   4.1158 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.6239 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0539   0.3861   1.0000   0.0371   0.0373 &   4.1531 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6420 &   4.7951 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  28.2480 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0133   0.4077   1.0000   0.0092   0.0180 &   4.8131 r
  data arrival time                                                                        4.8131

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0393     3.1877
  data required time                                                                       3.1877
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1877
  data arrival time                                                                       -4.8131
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6254


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.4109   1.0000            0.7417 &   4.1297 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   6.2920 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0520   0.4109   1.0000   0.0363   0.0366 &   4.1663 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2933   1.0000            0.5925 &   4.7588 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  36.9522 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[8] (SRAM2RW128x16)
                                            0.0737   0.2942   1.0000   0.0509   0.0646 &   4.8234 r
  data arrival time                                                                        4.8234

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0121     3.2149
  data required time                                                                       3.2149
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2149
  data arrival time                                                                       -4.8234
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6085


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.4109   1.0000            0.7417 &   4.1297 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   6.2920 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0520   0.4109   1.0000   0.0363   0.0366 &   4.1663 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2933   1.0000            0.5925 &   4.7588 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  36.9522 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[8] (SRAM2RW128x16)
                                            0.0737   0.2942   1.0000   0.0509   0.0646 &   4.8234 r
  data arrival time                                                                        4.8234

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0121     3.2149
  data required time                                                                       3.2149
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2149
  data arrival time                                                                       -4.8234
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6085


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.4109   1.0000            0.7417 &   4.1297 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   6.2920 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0520   0.4109   1.0000   0.0363   0.0366 &   4.1663 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2933   1.0000            0.5925 &   4.7588 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  36.9522 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[8] (SRAM2RW128x16)
                                            0.0734   0.2943   1.0000   0.0508   0.0628 &   4.8215 r
  data arrival time                                                                        4.8215

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0121     3.2149
  data required time                                                                       3.2149
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2149
  data arrival time                                                                       -4.8215
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6066


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.4109   1.0000            0.7417 &   4.1297 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   6.2920 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0520   0.4109   1.0000   0.0363   0.0366 &   4.1663 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2933   1.0000            0.5925 &   4.7588 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  36.9522 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[8] (SRAM2RW128x16)
                                            0.0734   0.2943   1.0000   0.0508   0.0627 &   4.8215 r
  data arrival time                                                                        4.8215

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0121     3.2149
  data required time                                                                       3.2149
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2149
  data arrival time                                                                       -4.8215
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6066


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.4096   1.0000            0.7410 &   4.1293 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   6.2611 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.4096   1.0000   0.0000   0.0003 &   4.1296 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2999   1.0000            0.5949 &   4.7245 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  38.4598 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.1137   0.3008   1.0000   0.0798   0.0932 &   4.8177 r
  data arrival time                                                                        4.8177

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0137     3.2133
  data required time                                                                       3.2133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2133
  data arrival time                                                                       -4.8177
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6044


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.4096   1.0000            0.7410 &   4.1293 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   6.2611 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.4096   1.0000   0.0000   0.0003 &   4.1296 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2999   1.0000            0.5949 &   4.7245 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  38.4598 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.1137   0.3008   1.0000   0.0798   0.0932 &   4.8177 r
  data arrival time                                                                        4.8177

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0137     3.2133
  data required time                                                                       3.2133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2133
  data arrival time                                                                       -4.8177
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6044


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.4096   1.0000            0.7410 &   4.1293 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   6.2611 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.4096   1.0000   0.0000   0.0003 &   4.1296 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2999   1.0000            0.5949 &   4.7245 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  38.4598 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.1137   0.3008   1.0000   0.0798   0.0931 &   4.8176 r
  data arrival time                                                                        4.8176

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0137     3.2133
  data required time                                                                       3.2133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2133
  data arrival time                                                                       -4.8176
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6043


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.4096   1.0000            0.7410 &   4.1293 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   6.2611 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.4096   1.0000   0.0000   0.0003 &   4.1296 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2999   1.0000            0.5949 &   4.7245 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  38.4598 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.1137   0.3008   1.0000   0.0798   0.0931 &   4.8176 r
  data arrival time                                                                        4.8176

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0137     3.2133
  data required time                                                                       3.2133
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2133
  data arrival time                                                                       -4.8176
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6043


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3733   1.0000            0.7201 &   4.1084 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   5.2779 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0439   0.3733   1.0000   0.0304   0.0306 &   4.1391 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.3089   1.0000            0.5721 &   4.7112 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  40.6014 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.1261   0.3098   1.0000   0.0878   0.1023 &   4.8135 r
  data arrival time                                                                        4.8135

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0158     3.2112
  data required time                                                                       3.2112
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2112
  data arrival time                                                                       -4.8135
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6023


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3733   1.0000            0.7201 &   4.1084 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   5.2779 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0439   0.3733   1.0000   0.0304   0.0306 &   4.1391 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.3089   1.0000            0.5721 &   4.7112 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  40.6014 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.1261   0.3098   1.0000   0.0878   0.1022 &   4.8134 r
  data arrival time                                                                        4.8134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0158     3.2112
  data required time                                                                       3.2112
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2112
  data arrival time                                                                       -4.8134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6023


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3733   1.0000            0.7201 &   4.1084 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   5.2779 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0439   0.3733   1.0000   0.0304   0.0306 &   4.1391 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.3089   1.0000            0.5721 &   4.7112 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  40.6014 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.1258   0.3098   1.0000   0.0875   0.1004 &   4.8116 r
  data arrival time                                                                        4.8116

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0158     3.2112
  data required time                                                                       3.2112
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2112
  data arrival time                                                                       -4.8116
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6004


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0134   0.3697   1.0000   0.0093   0.0095 &   3.3883 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3733   1.0000            0.7201 &   4.1084 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   5.2779 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0439   0.3733   1.0000   0.0304   0.0306 &   4.1391 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.3089   1.0000            0.5721 &   4.7112 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  40.6014 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.1258   0.3098   1.0000   0.0875   0.1004 &   4.8116 r
  data arrival time                                                                        4.8116

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0158     3.2112
  data required time                                                                       3.2112
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2112
  data arrival time                                                                       -4.8116
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6004


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0865     1.0865
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFASX1_HVT)
                                                     0.0841                     0.0000     1.0865 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/QN (DFFASX1_HVT)
                                                     0.4523   1.0000            1.1937 &   2.2802 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   2.2100 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5196/A (NBUFFX2_HVT)
                                            0.0779   0.4523   1.0000   0.0547   0.0547 &   2.3350 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5196/Y (NBUFFX2_HVT)
                                                     0.4235   1.0000            0.6795 &   3.0145 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_48 (net)
                               1  15.1450 
  I_SDRAM_TOP/I_SDRAM_IF/U15574/A4 (AO22X1_RVT)
                                            0.0353   0.4243   1.0000   0.0245   0.0267 &   3.0412 r
  I_SDRAM_TOP/I_SDRAM_IF/U15574/Y (AO22X1_RVT)       0.0957   1.0000            0.3882 &   3.4294 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1   1.0064 
  U670/A (NBUFFX4_RVT)                      0.0000   0.0957   1.0000   0.0000   0.0000 &   3.4294 r
  U670/Y (NBUFFX4_RVT)                               0.1213   1.0000            0.1845 &   3.6138 r
  sd_DQ_out[6] (net)           1  11.2958 
  sd_DQ_out[6] (out)                        0.0000   0.1213   1.0000   0.0000   0.0002 &   3.6140 r
  data arrival time                                                                        3.6140

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6140
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5914


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0941     1.0941
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0941 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/QN (DFFASX1_HVT)
                                                     0.4768   1.0000            1.2420 &   2.3361 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   3.1424 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5177/A (NBUFFX2_HVT)
                                            0.0581   0.4768   1.0000   0.0404   0.0404 &   2.3765 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5177/Y (NBUFFX2_HVT)
                                                     0.3675   1.0000            0.6713 &   3.0477 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_45 (net)
                               1  12.4213 
  I_SDRAM_TOP/I_SDRAM_IF/U15577/A4 (AO22X1_RVT)
                                            0.0326   0.3675   1.0000   0.0226   0.0237 &   3.0715 r
  I_SDRAM_TOP/I_SDRAM_IF/U15577/Y (AO22X1_RVT)       0.0959   1.0000            0.3579 &   3.4294 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   0.8738 
  U668/A (NBUFFX4_RVT)                      0.0000   0.0959   1.0000   0.0000   0.0000 &   3.4294 r
  U668/Y (NBUFFX4_RVT)                               0.1202   1.0000            0.1839 &   3.6133 r
  sd_DQ_out[3] (net)           1  11.1117 
  sd_DQ_out[3] (out)                        0.0000   0.1202   1.0000   0.0000   0.0002 &   3.6135 r
  data arrival time                                                                        3.6135

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6135
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5909


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.4107   1.0000            0.7415 &   4.1295 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   6.2861 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0612   0.4107   1.0000   0.0423   0.0426 &   4.1721 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2729   1.0000            0.5833 &   4.7554 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  32.6982 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[15] (SRAM2RW128x16)
                                            0.0573   0.2735   1.0000   0.0375   0.0489 &   4.8043 r
  data arrival time                                                                        4.8043

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0071     3.2199
  data required time                                                                       3.2199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2199
  data arrival time                                                                       -4.8043
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5845


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.4107   1.0000            0.7415 &   4.1295 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   6.2861 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0612   0.4107   1.0000   0.0423   0.0426 &   4.1721 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2729   1.0000            0.5833 &   4.7554 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  32.6982 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[15] (SRAM2RW128x16)
                                            0.0573   0.2735   1.0000   0.0375   0.0489 &   4.8043 r
  data arrival time                                                                        4.8043

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0071     3.2199
  data required time                                                                       3.2199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2199
  data arrival time                                                                       -4.8043
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5844


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.4107   1.0000            0.7415 &   4.1295 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   6.2861 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0612   0.4107   1.0000   0.0423   0.0426 &   4.1721 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2729   1.0000            0.5833 &   4.7554 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  32.6982 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[15] (SRAM2RW128x16)
                                            0.0572   0.2735   1.0000   0.0374   0.0477 &   4.8031 r
  data arrival time                                                                        4.8031

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0071     3.2199
  data required time                                                                       3.2199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2199
  data arrival time                                                                       -4.8031
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5833


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.4107   1.0000            0.7415 &   4.1295 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   6.2861 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0612   0.4107   1.0000   0.0423   0.0426 &   4.1721 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2729   1.0000            0.5833 &   4.7554 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  32.6982 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[15] (SRAM2RW128x16)
                                            0.0572   0.2735   1.0000   0.0374   0.0474 &   4.8028 r
  data arrival time                                                                        4.8028

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0071     3.2199
  data required time                                                                       3.2199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2199
  data arrival time                                                                       -4.8028
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5829


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0939     1.0939
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0939 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/QN (DFFASX1_HVT)
                                                     0.4774   1.0000            1.2430 &   2.3370 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   3.1662 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4967/A (NBUFFX2_HVT)
                                            0.0000   0.4774   1.0000   0.0000   0.0000 &   2.3370 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4967/Y (NBUFFX2_HVT)
                                                     0.3771   1.0000            0.6765 &   3.0135 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_20 (net)
                               1  12.9014 
  I_SDRAM_TOP/I_SDRAM_IF/U15567/A4 (AO22X1_RVT)
                                            0.0493   0.3771   1.0000   0.0335   0.0347 &   3.0482 r
  I_SDRAM_TOP/I_SDRAM_IF/U15567/Y (AO22X1_RVT)       0.0948   1.0000            0.3671 &   3.4153 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1   1.0970 
  U656/A (NBUFFX4_RVT)                      0.0000   0.0948   1.0000   0.0000   0.0000 &   3.4153 r
  U656/Y (NBUFFX4_RVT)                               0.1225   1.0000            0.1846 &   3.5999 r
  sd_DQ_out[13] (net)          1  11.4937 
  sd_DQ_out[13] (out)                       0.0000   0.1225   1.0000   0.0000   0.0002 &   3.6001 r
  data arrival time                                                                        3.6001

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.6001
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5775


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0940     1.0940
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0940 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/QN (DFFASX1_HVT)
                                                     0.4739   1.0000            1.2372 &   2.3312 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   3.0321 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5234/A (NBUFFX2_HVT)
                                            0.0445   0.4739   1.0000   0.0308   0.0308 &   2.3620 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5234/Y (NBUFFX2_HVT)
                                                     0.3599   1.0000            0.6653 &   3.0273 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_52 (net)
                               1  12.0417 
  I_SDRAM_TOP/I_SDRAM_IF/U15573/A4 (AO22X1_RVT)
                                            0.0290   0.3599   1.0000   0.0201   0.0212 &   3.0485 r
  I_SDRAM_TOP/I_SDRAM_IF/U15573/Y (AO22X1_RVT)       0.0995   1.0000            0.3622 &   3.4107 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   1.2794 
  U667/A (NBUFFX4_RVT)                      0.0000   0.0995   1.0000   0.0000   0.0000 &   3.4107 r
  U667/Y (NBUFFX4_RVT)                               0.1213   1.0000            0.1869 &   3.5976 r
  sd_DQ_out[7] (net)           1  11.2851 
  sd_DQ_out[7] (out)                        0.0000   0.1213   1.0000   0.0000   0.0002 &   3.5978 r
  data arrival time                                                                        3.5978

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.5978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5752


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0920     1.0920
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFASX1_HVT)
                                                     0.0929                     0.0000     1.0920 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/QN (DFFASX1_HVT)
                                                     0.4849   1.0000            1.2539 &   2.3459 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   3.4535 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_4943/A (NBUFFX4_HVT)
                                            0.0290   0.4849   1.0000   0.0201   0.0201 &   2.3660 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_4943/Y (NBUFFX4_HVT)
                                                     0.3110   1.0000            0.6700 &   3.0360 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_17 (net)
                               1  18.3727 
  I_SDRAM_TOP/I_SDRAM_IF/U15550/A4 (AO22X1_RVT)
                                            0.0578   0.3118   1.0000   0.0358   0.0382 &   3.0742 r
  I_SDRAM_TOP/I_SDRAM_IF/U15550/Y (AO22X1_RVT)       0.0938   1.0000            0.3333 &   3.4075 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1   0.9779 
  U601/A (NBUFFX4_RVT)                      0.0000   0.0938   1.0000   0.0000   0.0000 &   3.4075 r
  U601/Y (NBUFFX4_RVT)                               0.1213   1.0000            0.1832 &   3.5908 r
  sd_DQ_out[30] (net)          1  11.2959 
  sd_DQ_out[30] (out)                       0.0000   0.1213   1.0000   0.0000   0.0002 &   3.5910 r
  data arrival time                                                                        3.5910

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.5910
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5684


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3956   1.0000            0.7329 &   4.1210 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.8820 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0232   0.3956   1.0000   0.0161   0.0163 &   4.1373 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2843   1.0000            0.5762 &   4.7136 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  34.9795 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[10] (SRAM2RW128x16)
                                            0.0765   0.2851   1.0000   0.0538   0.0671 &   4.7806 r
  data arrival time                                                                        4.7806

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0099     3.2171
  data required time                                                                       3.2171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2171
  data arrival time                                                                       -4.7806
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5636


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3956   1.0000            0.7329 &   4.1210 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.8820 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0232   0.3956   1.0000   0.0161   0.0163 &   4.1373 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2843   1.0000            0.5762 &   4.7136 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  34.9795 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (SRAM2RW128x16)
                                            0.0765   0.2851   1.0000   0.0538   0.0670 &   4.7806 r
  data arrival time                                                                        4.7806

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0099     3.2171
  data required time                                                                       3.2171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2171
  data arrival time                                                                       -4.7806
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5635


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3956   1.0000            0.7329 &   4.1210 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.8820 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0232   0.3956   1.0000   0.0161   0.0163 &   4.1373 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2843   1.0000            0.5762 &   4.7136 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  34.9795 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[10] (SRAM2RW128x16)
                                            0.0762   0.2851   1.0000   0.0537   0.0652 &   4.7787 r
  data arrival time                                                                        4.7787

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0099     3.2171
  data required time                                                                       3.2171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2171
  data arrival time                                                                       -4.7787
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5617


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3881 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3956   1.0000            0.7329 &   4.1210 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.8820 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0232   0.3956   1.0000   0.0161   0.0163 &   4.1373 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2843   1.0000            0.5762 &   4.7136 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  34.9795 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[10] (SRAM2RW128x16)
                                            0.0762   0.2851   1.0000   0.0537   0.0651 &   4.7786 r
  data arrival time                                                                        4.7786

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0099     3.2171
  data required time                                                                       3.2171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2171
  data arrival time                                                                       -4.7786
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5615


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3918   1.0000            0.7307 &   4.1187 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.7775 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0505   0.3918   1.0000   0.0353   0.0356 &   4.1543 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2695   1.0000            0.5670 &   4.7213 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  31.9523 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[13] (SRAM2RW128x16)
                                            0.0570   0.2701   1.0000   0.0400   0.0508 &   4.7722 r
  data arrival time                                                                        4.7722

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0063     3.2207
  data required time                                                                       3.2207
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2207
  data arrival time                                                                       -4.7722
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5515


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3918   1.0000            0.7307 &   4.1187 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.7775 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0505   0.3918   1.0000   0.0353   0.0356 &   4.1543 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2695   1.0000            0.5670 &   4.7213 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  31.9523 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[13] (SRAM2RW128x16)
                                            0.0570   0.2702   1.0000   0.0400   0.0508 &   4.7721 r
  data arrival time                                                                        4.7721

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0063     3.2207
  data required time                                                                       3.2207
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2207
  data arrival time                                                                       -4.7721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5515


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3918   1.0000            0.7307 &   4.1187 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.7775 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0505   0.3918   1.0000   0.0353   0.0356 &   4.1543 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2695   1.0000            0.5670 &   4.7213 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  31.9523 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[13] (SRAM2RW128x16)
                                            0.0569   0.2702   1.0000   0.0400   0.0505 &   4.7718 r
  data arrival time                                                                        4.7718

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0063     3.2207
  data required time                                                                       3.2207
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2207
  data arrival time                                                                       -4.7718
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5512


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3813   1.0000            1.5226 &   2.4865 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.6752 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3808   1.0000   0.0000   0.0005 &   2.4870 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2192   1.0000            0.5574 &   3.0443 f
  I_RISC_CORE/n1839 (net)      6   5.6089 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2192   1.0000   0.0000   0.0002 &   3.0446 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3699   1.0000            0.3342 &   3.3788 r
  I_RISC_CORE/n1625 (net)     17  14.5300 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0134   0.3696   1.0000   0.0093   0.0093 &   3.3880 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3918   1.0000            0.7307 &   4.1187 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.7775 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0505   0.3918   1.0000   0.0353   0.0356 &   4.1543 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2695   1.0000            0.5670 &   4.7213 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  31.9523 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (SRAM2RW128x16)
                                            0.0569   0.2702   1.0000   0.0400   0.0505 &   4.7718 r
  data arrival time                                                                        4.7718

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0063     3.2207
  data required time                                                                       3.2207
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2207
  data arrival time                                                                       -4.7718
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5511


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0865     1.0865
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFASX1_HVT)
                                                     0.0841                     0.0000     1.0865 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/QN (DFFASX1_HVT)
                                                     0.4559   1.0000            1.1997 &   2.2862 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               2   2.3473 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5173/A (NBUFFX2_HVT)
                                            0.0351   0.4559   1.0000   0.0238   0.0238 &   2.3100 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5173/Y (NBUFFX2_HVT)
                                                     0.3898   1.0000            0.6667 &   2.9767 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_43 (net)
                               1  13.5562 
  I_SDRAM_TOP/I_SDRAM_IF/U15578/A4 (AO22X1_RVT)
                                            0.0553   0.3898   1.0000   0.0391   0.0404 &   3.0171 r
  I_SDRAM_TOP/I_SDRAM_IF/U15578/Y (AO22X1_RVT)       0.0946   1.0000            0.3707 &   3.3878 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1   0.9709 
  U675/A (NBUFFX4_RVT)                      0.0000   0.0946   1.0000   0.0000   0.0000 &   3.3879 r
  U675/Y (NBUFFX4_RVT)                               0.1219   1.0000            0.1841 &   3.5720 r
  sd_DQ_out[2] (net)           1  11.3996 
  sd_DQ_out[2] (out)                        0.0000   0.1219   1.0000   0.0000   0.0002 &   3.5722 r
  data arrival time                                                                        3.5722

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.5722
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5496


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0941     1.0941
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0941 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/QN (DFFASX1_HVT)
                                                     0.4645   1.0000            1.2215 &   2.3156 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   2.6703 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5129/A (NBUFFX2_HVT)
                                            0.0338   0.4645   1.0000   0.0234   0.0234 &   2.3390 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5129/Y (NBUFFX2_HVT)
                                                     0.3561   1.0000            0.6562 &   2.9952 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_40 (net)
                               1  11.8554 
  I_SDRAM_TOP/I_SDRAM_IF/U15553/A4 (AO22X1_RVT)
                                            0.0118   0.3561   1.0000   0.0082   0.0092 &   3.0045 r
  I_SDRAM_TOP/I_SDRAM_IF/U15553/Y (AO22X1_RVT)       0.0987   1.0000            0.3592 &   3.3636 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   1.2154 
  U665/A (NBUFFX4_RVT)                      0.0054   0.0987   1.0000   0.0038   0.0038 &   3.3674 r
  U665/Y (NBUFFX4_RVT)                               0.1205   1.0000            0.1859 &   3.5533 r
  sd_DQ_out[27] (net)          1  11.1578 
  sd_DQ_out[27] (out)                       0.0000   0.1205   1.0000   0.0000   0.0002 &   3.5535 r
  data arrival time                                                                        3.5535

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.5535
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5309


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0939     1.0939
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0939 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/QN (DFFASX1_HVT)
                                                     0.4612   1.0000            1.2162 &   2.3101 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   2.5472 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5254/A (NBUFFX4_HVT)
                                            0.0517   0.4612   1.0000   0.0358   0.0359 &   2.3460 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5254/Y (NBUFFX4_HVT)
                                                     0.3138   1.0000            0.6535 &   2.9994 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_55 (net)
                               1  18.7039 
  I_SDRAM_TOP/I_SDRAM_IF/U15555/A4 (AO22X1_RVT)
                                            0.0332   0.3147   1.0000   0.0223   0.0249 &   3.0243 r
  I_SDRAM_TOP/I_SDRAM_IF/U15555/Y (AO22X1_RVT)       0.0943   1.0000            0.3359 &   3.3602 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   1.0395 
  U655/A (NBUFFX4_RVT)                      0.0000   0.0943   1.0000   0.0000   0.0000 &   3.3603 r
  U655/Y (NBUFFX4_RVT)                               0.1199   1.0000            0.1828 &   3.5430 r
  sd_DQ_out[25] (net)          1  11.0662 
  sd_DQ_out[25] (out)                       0.0000   0.1199   1.0000   0.0000   0.0002 &   3.5432 r
  data arrival time                                                                        3.5432

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.5432
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5206


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0941     1.0941
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0941 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/QN (DFFASX1_HVT)
                                                     0.4497   1.0000            1.1971 &   2.2912 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   2.1068 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5236/A (NBUFFX2_HVT)
                                            0.0350   0.4497   1.0000   0.0243   0.0243 &   2.3155 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5236/Y (NBUFFX2_HVT)
                                                     0.3482   1.0000            0.6412 &   2.9566 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_53 (net)
                               1  11.4720 
  I_SDRAM_TOP/I_SDRAM_IF/U15557/A4 (AO22X1_RVT)
                                            0.0259   0.3482   1.0000   0.0179   0.0189 &   2.9756 r
  I_SDRAM_TOP/I_SDRAM_IF/U15557/Y (AO22X1_RVT)       0.1008   1.0000            0.3536 &   3.3291 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   1.1197 
  U658/A (NBUFFX4_RVT)                      0.0000   0.1008   1.0000   0.0000   0.0000 &   3.3291 r
  U658/Y (NBUFFX4_RVT)                               0.1205   1.0000            0.1873 &   3.5164 r
  sd_DQ_out[23] (net)          1  11.1552 
  sd_DQ_out[23] (out)                       0.0000   0.1205   1.0000   0.0000   0.0002 &   3.5166 r
  data arrival time                                                                        3.5166

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.5166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4940


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0938     1.0938
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0938 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/QN (DFFASX1_HVT)
                                                     0.4407   1.0000            1.1786 &   2.2724 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.7811 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5217/A (NBUFFX2_HVT)
                                            0.0000   0.4407   1.0000   0.0000   0.0000 &   2.2724 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5217/Y (NBUFFX2_HVT)
                                                     0.3829   1.0000            0.6517 &   2.9241 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_51 (net)
                               1  13.2212 
  I_SDRAM_TOP/I_SDRAM_IF/U15559/A4 (AO22X1_RVT)
                                            0.0390   0.3829   1.0000   0.0263   0.0276 &   2.9516 r
  I_SDRAM_TOP/I_SDRAM_IF/U15559/Y (AO22X1_RVT)       0.0994   1.0000            0.3733 &   3.3249 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   1.2770 
  U660/A (NBUFFX4_RVT)                      0.0000   0.0994   1.0000   0.0000   0.0000 &   3.3249 r
  U660/Y (NBUFFX4_RVT)                               0.1218   1.0000            0.1871 &   3.5120 r
  sd_DQ_out[21] (net)          1  11.3745 
  sd_DQ_out[21] (out)                       0.0000   0.1218   1.0000   0.0000   0.0002 &   3.5122 r
  data arrival time                                                                        3.5122

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.5122
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4896


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0940     1.0940
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFASX1_HVT)
                                                     0.0951                     0.0000     1.0940 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/QN (DFFASX1_HVT)
                                                     0.4162   1.0000            1.1239 &   2.2180 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               1   0.9423 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4961/A (NBUFFX4_HVT)
                                            0.0206   0.4162   1.0000   0.0142   0.0142 &   2.2322 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4961/Y (NBUFFX4_HVT)
                                                     0.2800   1.0000            0.6026 &   2.8348 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_19 (net)
                               2  15.3437 
  I_SDRAM_TOP/I_SDRAM_IF/U15551/A4 (AO22X1_RVT)
                                            0.0000   0.2800   1.0000   0.0000   0.0011 &   2.8360 r
  I_SDRAM_TOP/I_SDRAM_IF/U15551/Y (AO22X1_RVT)       0.1039   1.0000            0.3244 &   3.1604 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   1.3290 
  U663/A (NBUFFX4_RVT)                      0.0000   0.1039   1.0000   0.0000   0.0000 &   3.1604 r
  U663/Y (NBUFFX4_RVT)                               0.1210   1.0000            0.1895 &   3.3499 r
  sd_DQ_out[29] (net)          1  11.2383 
  sd_DQ_out[29] (out)                       0.0000   0.1210   1.0000   0.0000   0.0002 &   3.3501 r
  data arrival time                                                                        3.3501

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.3501
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3275


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0102     1.0102
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0102 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2005   1.0000            1.2275 &   2.2377 f
  I_RISC_CORE/n1933 (net)      2   1.8011 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0286   0.2005   1.0000   0.0202   0.0202 &   2.2579 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4206   1.0000            0.3483 &   2.6062 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0209 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4206   1.0000   0.0000   0.0000 &   2.6063 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3729   1.0000            0.4592 &   3.0654 f
  I_RISC_CORE/PSW[6] (net)    11  54.6533 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/SI (SDFFARX1_HVT)
                                            0.0000   0.3729   1.0000   0.0000   0.0002 &   3.0657 f
  data arrival time                                                                        3.0657

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9150     3.3150
  clock reconvergence pessimism                                                 0.0901     3.4050
  clock uncertainty                                                            -0.1000     3.3050
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)                  3.3050 r
  library setup time                                          1.0000           -1.4401     1.8649
  data required time                                                                       1.8649
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8649
  data arrival time                                                                       -3.0657
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2008


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0102     1.0102
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0102 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2048   1.0000            1.2322 &   2.2424 f
  I_RISC_CORE/n1934 (net)      2   1.9391 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.2424 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4272   1.0000            0.3545 &   2.5969 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.1066 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4272   1.0000   0.0000   0.0000 &   2.5970 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3704   1.0000            0.4613 &   3.0582 f
  I_RISC_CORE/PSW[5] (net)    12  53.6877 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/SI (SDFFARX1_HVT)
                                            0.0000   0.3704   1.0000   0.0000   0.0001 &   3.0583 f
  data arrival time                                                                        3.0583

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9150     3.3150
  clock reconvergence pessimism                                                 0.0901     3.4050
  clock uncertainty                                                            -0.1000     3.3050
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)                  3.3050 r
  library setup time                                          1.0000           -1.4387     1.8663
  data required time                                                                       1.8663
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8663
  data arrival time                                                                       -3.0583
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1920


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0926     1.0926
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFASX2_HVT)
                                                     0.0929                     0.0000     1.0926 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/QN (DFFASX2_HVT)
                                                     0.5747   1.0000            1.2213 &   2.3139 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2  13.5379 
  I_SDRAM_TOP/I_SDRAM_IF/U15552/A4 (AO22X1_RVT)
                                            0.1634   0.5747   1.0000   0.1178   0.1186 &   2.4325 f
  I_SDRAM_TOP/I_SDRAM_IF/U15552/Y (AO22X1_RVT)       0.1192   1.0000            0.5122 &   2.9447 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1   0.9246 
  U677/A (NBUFFX4_RVT)                      0.0088   0.1192   1.0000   0.0061   0.0061 &   2.9508 f
  U677/Y (NBUFFX4_RVT)                               0.0993   1.0000            0.2188 &   3.1696 f
  sd_DQ_out[28] (net)          1  11.5983 
  sd_DQ_out[28] (out)                       0.0000   0.0993   1.0000   0.0000   0.0003 &   3.1699 f
  data arrival time                                                                        3.1699

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.1699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1473


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2338   1.0000            1.4242 &   2.4672 r
  I_RISC_CORE/n1824 (net)      2   2.2045 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2338   1.0000   0.0000   0.0000 &   2.4672 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3456   1.0000            0.4762 &   2.9434 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.4399 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0945   0.3455   1.0000   0.0672   0.0677 &   3.0111 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4306   1.0000            0.6038 &   3.6149 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6424 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0317   0.4306   1.0000   0.0219   0.0228 &   3.6377 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.4195   1.0000            0.6624 &   4.3002 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  15.0410 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[3] (SRAM2RW128x16)
                                            0.0000   0.4195   1.0000   0.0000   0.0008 &   4.3010 r
  data arrival time                                                                        4.3010

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0421     3.1849
  data required time                                                                       3.1849
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1849
  data arrival time                                                                       -4.3010
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1161


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2338   1.0000            1.4242 &   2.4672 r
  I_RISC_CORE/n1824 (net)      2   2.2045 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2338   1.0000   0.0000   0.0000 &   2.4672 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3456   1.0000            0.4762 &   2.9434 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  11.4399 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0945   0.3455   1.0000   0.0672   0.0677 &   3.0111 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.4306   1.0000            0.6038 &   3.6149 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  15.6424 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0317   0.4306   1.0000   0.0219   0.0228 &   3.6377 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.4195   1.0000            0.6624 &   4.3002 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  15.0410 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[3] (SRAM2RW128x16)
                                            0.0000   0.4195   1.0000   0.0000   0.0008 &   4.3010 r
  data arrival time                                                                        4.3010

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0421     3.1849
  data required time                                                                       3.1849
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1849
  data arrival time                                                                       -4.3010
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1161


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0926     1.0926
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFASX2_HVT)
                                                     0.0929                     0.0000     1.0926 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/QN (DFFASX2_HVT)
                                                     0.5905   1.0000            1.2429 &   2.3355 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2  14.7719 
  I_SDRAM_TOP/I_SDRAM_IF/U15568/A4 (AO22X1_RVT)
                                            0.0813   0.5906   1.0000   0.0572   0.0582 &   2.3938 f
  I_SDRAM_TOP/I_SDRAM_IF/U15568/Y (AO22X1_RVT)       0.1210   1.0000            0.5190 &   2.9128 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1   0.8806 
  U672/A (NBUFFX4_RVT)                      0.0000   0.1210   1.0000   0.0000   0.0000 &   2.9128 f
  U672/Y (NBUFFX4_RVT)                               0.0989   1.0000            0.2197 &   3.1325 f
  sd_DQ_out[12] (net)          1  11.4649 
  sd_DQ_out[12] (out)                       0.0000   0.0989   1.0000   0.0000   0.0002 &   3.1327 f
  data arrival time                                                                        3.1327

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.1327
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1101


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0926     1.0926
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFASX2_HVT)
                                                     0.0929                     0.0000     1.0926 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/QN (DFFASX2_HVT)
                                                     0.5735   1.0000            1.2197 &   2.3123 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2  13.4471 
  I_SDRAM_TOP/I_SDRAM_IF/U15560/A4 (AO22X1_RVT)
                                            0.1282   0.5735   1.0000   0.0876   0.0884 &   2.4007 f
  I_SDRAM_TOP/I_SDRAM_IF/U15560/Y (AO22X1_RVT)       0.1173   1.0000            0.5073 &   2.9080 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1   0.7756 
  U676/A (NBUFFX4_RVT)                      0.0000   0.1173   1.0000   0.0000   0.0000 &   2.9080 f
  U676/Y (NBUFFX4_RVT)                               0.1004   1.0000            0.2184 &   3.1264 f
  sd_DQ_out[20] (net)          1  11.9440 
  sd_DQ_out[20] (out)                       0.0000   0.1004   1.0000   0.0000   0.0003 &   3.1267 f
  data arrival time                                                                        3.1267

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.1267
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1041


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0102     1.0102
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0102 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3289   1.0000            1.4425 &   2.4527 r
  I_RISC_CORE/n1931 (net)      4   5.1351 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0295   0.3289   1.0000   0.0205   0.0205 &   2.4732 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3373   1.0000            0.5569 &   3.0301 r
  I_RISC_CORE/PSW[8] (net)    10  47.9787 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/SI (SDFFARX1_HVT)
                                            0.0000   0.3373   1.0000   0.0000   0.0000 &   3.0301 r
  data arrival time                                                                        3.0301

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9150     3.3150
  clock reconvergence pessimism                                                 0.0901     3.4050
  clock uncertainty                                                            -0.1000     3.3050
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)                  3.3050 r
  library setup time                                          1.0000           -1.3423     1.9628
  data required time                                                                       1.9628
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9628
  data arrival time                                                                       -3.0301
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0674


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0926     1.0926
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFASX2_HVT)
                                                     0.0929                     0.0000     1.0926 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/QN (DFFASX2_HVT)
                                                     0.5832   1.0000            1.2329 &   2.3255 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2  14.2023 
  I_SDRAM_TOP/I_SDRAM_IF/U15572/A4 (AO22X1_RVT)
                                            0.0000   0.5832   1.0000   0.0000   0.0009 &   2.3265 f
  I_SDRAM_TOP/I_SDRAM_IF/U15572/Y (AO22X1_RVT)       0.1219   1.0000            0.5202 &   2.8466 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1   1.0585 
  U683/A (NBUFFX4_RVT)                      0.0000   0.1219   1.0000   0.0000   0.0000 &   2.8466 f
  U683/Y (NBUFFX4_RVT)                               0.0976   1.0000            0.2192 &   3.0658 f
  sd_DQ_out[8] (net)           1  11.0493 
  sd_DQ_out[8] (out)                        0.0000   0.0976   1.0000   0.0000   0.0002 &   3.0660 f
  data arrival time                                                                        3.0660

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7921     2.8421
  clock reconvergence pessimism                                                 0.0305     2.8726
  clock uncertainty                                                            -0.1000     2.7726
  output external delay                                                        -0.7500     2.0226
  data required time                                                                       2.0226
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0226
  data arrival time                                                                       -3.0660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0434


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFARX1_HVT)
                                                     0.2493   1.0000            1.4363 &   2.4793 r
  I_RISC_CORE/aps_rename_27_ (net)
                               1   2.6899 
  I_RISC_CORE/HFSBUF_385_944/A (NBUFFX8_HVT)
                                            0.0000   0.2493   1.0000   0.0000   0.0000 &   2.4794 r
  I_RISC_CORE/HFSBUF_385_944/Y (NBUFFX8_HVT)         0.3563   1.0000            0.5028 &   2.9822 r
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               7  52.1373 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/SI (SDFFARX2_HVT)
                                            0.0000   0.3564   1.0000   0.0000   0.0008 &   2.9830 r
  data arrival time                                                                        2.9830

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFARX2_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3752     1.9650
  data required time                                                                       1.9650
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9650
  data arrival time                                                                       -2.9830
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0180


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFARX1_HVT)
                                                     0.2406   1.0000            1.4295 &   2.4725 r
  I_RISC_CORE/aps_rename_26_ (net)
                               2   2.4159 
  I_RISC_CORE/ZINV_80_inst_5301/A (INVX0_HVT)
                                            0.0000   0.2406   1.0000   0.0000   0.0000 &   2.4725 r
  I_RISC_CORE/ZINV_80_inst_5301/Y (INVX0_HVT)        0.3306   1.0000            0.3473 &   2.8198 f
  I_RISC_CORE/ZINV_80_61 (net)
                               2   4.6841 
  I_RISC_CORE/ZINV_4_inst_5300/A (INVX0_HVT)
                                            0.0157   0.3306   1.0000   0.0108   0.0109 &   2.8308 f
  I_RISC_CORE/ZINV_4_inst_5300/Y (INVX0_HVT)         0.1770   1.0000            0.3044 &   3.1352 r
  I_RISC_CORE/ZINV_4_61 (net)
                               1   0.9334 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/SI (SDFFARX1_HVT)
                                            0.0000   0.1770   1.0000   0.0000   0.0000 &   3.1352 r
  data arrival time                                                                        3.1352

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.2152     2.1250
  data required time                                                                       2.1250
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1250
  data arrival time                                                                       -3.1352
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0102


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2824   1.0000            1.4623 &   2.5053 r
  I_RISC_CORE/n1923 (net)      2   3.7267 
  I_RISC_CORE/HFSBUF_344_1012/A (NBUFFX8_HVT)
                                            0.0000   0.2824   1.0000   0.0000   0.0000 &   2.5053 r
  I_RISC_CORE/HFSBUF_344_1012/Y (NBUFFX8_HVT)        0.3279   1.0000            0.5113 &   3.0166 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5  45.2258 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/SI (SDFFARX1_HVT)
                                            0.0234   0.3279   1.0000   0.0158   0.0160 &   3.0326 r
  data arrival time                                                                        3.0326

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3001     2.0400
  data required time                                                                       2.0400
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0400
  data arrival time                                                                       -3.0326
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9926


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2860   1.0000            1.4651 &   2.5081 r
  I_RISC_CORE/n1928 (net)      2   3.8398 
  I_RISC_CORE/HFSBUF_546_1069/A (NBUFFX8_HVT)
                                            0.0000   0.2860   1.0000   0.0000   0.0000 &   2.5082 r
  I_RISC_CORE/HFSBUF_546_1069/Y (NBUFFX8_HVT)        0.3155   1.0000            0.5069 &   3.0150 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               7  42.1913 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/SI (SDFFARX1_HVT)
                                            0.0090   0.3155   1.0000   0.0062   0.0064 &   3.0214 r
  data arrival time                                                                        3.0214

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.2930     2.0472
  data required time                                                                       2.0472
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0472
  data arrival time                                                                       -3.0214
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9742


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFARX1_HVT)
                                                     0.2019   1.0000            1.3945 &   2.4375 r
  I_RISC_CORE/n1921 (net)      1   1.2130 
  I_RISC_CORE/ZBUF_65_inst_5297/A (NBUFFX2_HVT)
                                            0.0000   0.2019   1.0000   0.0000   0.0000 &   2.4375 r
  I_RISC_CORE/ZBUF_65_inst_5297/Y (NBUFFX2_HVT)      0.3657   1.0000            0.4625 &   2.9001 r
  I_RISC_CORE/ZBUF_65_61 (net)
                               4  12.4698 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/SI (SDFFARX2_HVT)
                                            0.0493   0.3657   1.0000   0.0326   0.0330 &   2.9331 r
  data arrival time                                                                        2.9331

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFARX2_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3806     1.9595
  data required time                                                                       1.9595
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9595
  data arrival time                                                                       -2.9331
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9735


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2765   1.0000            1.4577 &   2.5007 r
  I_RISC_CORE/n1925 (net)      2   3.5427 
  I_RISC_CORE/HFSBUF_450_1035/A (NBUFFX8_HVT)
                                            0.0000   0.2765   1.0000   0.0000   0.0000 &   2.5007 r
  I_RISC_CORE/HFSBUF_450_1035/Y (NBUFFX8_HVT)        0.3225   1.0000            0.5032 &   3.0040 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               6  43.7893 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/SI (SDFFARX1_HVT)
                                            0.0129   0.3226   1.0000   0.0090   0.0097 &   3.0136 r
  data arrival time                                                                        3.0136

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFARX1_HVT)                         3.3401 r
  library setup time                                          1.0000           -1.2971     2.0431
  data required time                                                                       2.0431
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0431
  data arrival time                                                                       -3.0136
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9706


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2023   1.0000            1.3949 &   2.4380 r
  I_RISC_CORE/n1922 (net)      1   1.2273 
  I_RISC_CORE/gre_a_BUF_359_inst_7510/A (NBUFFX8_HVT)
                                            0.0000   0.2023   1.0000   0.0000   0.0000 &   2.4380 r
  I_RISC_CORE/gre_a_BUF_359_inst_7510/Y (NBUFFX8_HVT)
                                                     0.4036   1.0000            0.4951 &   2.9330 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               8  62.8439 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/SI (SDFFARX1_HVT)
                                            0.0346   0.4036   1.0000   0.0240   0.0240 &   2.9571 r
  data arrival time                                                                        2.9571

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)                         3.3401 r
  library setup time                                          1.0000           -1.3440     1.9961
  data required time                                                                       1.9961
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9961
  data arrival time                                                                       -2.9571
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9609


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFARX1_HVT)
                                                     0.2088   1.0000            1.4012 &   2.4442 r
  I_RISC_CORE/aps_rename_24_ (net)
                               1   1.4275 
  I_RISC_CORE/gre_a_BUF_318_inst_7538/A (NBUFFX8_HVT)
                                            0.0000   0.2088   1.0000   0.0000   0.0000 &   2.4442 r
  I_RISC_CORE/gre_a_BUF_318_inst_7538/Y (NBUFFX8_HVT)
                                                     0.3591   1.0000            0.4733 &   2.9175 r
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               7  52.7170 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/SI (SDFFARX2_HVT)
                                            0.0000   0.3592   1.0000   0.0000   0.0007 &   2.9182 r
  data arrival time                                                                        2.9182

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFARX2_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3768     1.9633
  data required time                                                                       1.9633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9633
  data arrival time                                                                       -2.9182
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9549


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0102     1.0102
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0102 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2401   1.0000            1.3783 &   2.3885 r
  I_RISC_CORE/n1930 (net)      2   2.3968 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2401   1.0000   0.0000   0.0000 &   2.3885 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3540   1.0000            0.4962 &   2.8847 r
  I_RISC_CORE/PSW[9] (net)    11  51.4437 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/SI (SDFFARX1_HVT)
                                            0.0212   0.3541   1.0000   0.0147   0.0149 &   2.8996 r
  data arrival time                                                                        2.8996

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9150     3.3150
  clock reconvergence pessimism                                                 0.0901     3.4050
  clock uncertainty                                                            -0.1000     3.3050
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)                  3.3050 r
  library setup time                                          1.0000           -1.3519     1.9531
  data required time                                                                       1.9531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9531
  data arrival time                                                                       -2.8996
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9465


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/Q (SDFFARX1_HVT)
                                                     0.2357   1.0000            1.4256 &   2.4687 r
  I_RISC_CORE/n1920 (net)      2   2.2634 
  I_RISC_CORE/HFSBUF_496_952/A (NBUFFX8_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000 &   2.4687 r
  I_RISC_CORE/HFSBUF_496_952/Y (NBUFFX8_HVT)         0.3523   1.0000            0.4894 &   2.9581 r
  I_RISC_CORE/Xecutng_Instrn[14] (net)
                               6  51.0375 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/SI (SDFFARX1_HVT)
                                            0.0117   0.3526   1.0000   0.0081   0.0106 &   2.9686 r
  data arrival time                                                                        2.9686

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3145     2.0257
  data required time                                                                       2.0257
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0257
  data arrival time                                                                       -2.9686
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9430


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0102     1.0102
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0102 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2575   1.0000            1.3920 &   2.4022 r
  I_RISC_CORE/n1564 (net)      2   2.9419 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0513   0.2575   1.0000   0.0369   0.0369 &   2.4391 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2889   1.0000            0.4880 &   2.9271 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  16.5386 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/SI (SDFFARX1_HVT)
                                            0.0085   0.2887   1.0000   0.0059   0.0058 &   2.9329 r
  data arrival time                                                                        2.9329

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9150     3.3150
  clock reconvergence pessimism                                                 0.0901     3.4050
  clock uncertainty                                                            -0.1000     3.3050
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)                  3.3050 r
  library setup time                                          1.0000           -1.3143     1.9907
  data required time                                                                       1.9907
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9907
  data arrival time                                                                       -2.9329
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9422


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0102     1.0102
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0102 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2275   1.0000            1.3683 &   2.3785 r
  I_RISC_CORE/n1929 (net)      1   2.0030 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0203   0.2275   1.0000   0.0141   0.0141 &   2.3926 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3442   1.0000            0.4822 &   2.8748 r
  I_RISC_CORE/PSW[10] (net)   10  49.3757 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/SI (SDFFARX1_HVT)
                                            0.0288   0.3443   1.0000   0.0194   0.0203 &   2.8951 r
  data arrival time                                                                        2.8951

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9150     3.3150
  clock reconvergence pessimism                                                 0.0901     3.4050
  clock uncertainty                                                            -0.1000     3.3050
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)                  3.3050 r
  library setup time                                          1.0000           -1.3463     1.9587
  data required time                                                                       1.9587
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9587
  data arrival time                                                                       -2.8951
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9363


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0102     1.0102
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0102 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1946   1.0000            1.3371 &   2.3473 r
  I_RISC_CORE/n1565 (net)      1   0.9913 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1946   1.0000   0.0000   0.0000 &   2.3474 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2336   1.0000            0.2626 &   2.6099 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0850 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2336   1.0000   0.0000   0.0000 &   2.6099 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2950   1.0000            0.3083 &   2.9182 r
  I_RISC_CORE/PSW[3] (net)    14  24.0583 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/SI (SDFFARX1_HVT)
                                            0.0000   0.2958   1.0000   0.0000   0.0005 &   2.9187 r
  data arrival time                                                                        2.9187

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9150     3.3150
  clock reconvergence pessimism                                                 0.0901     3.4050
  clock uncertainty                                                            -0.1000     3.3050
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)                  3.3050 r
  library setup time                                          1.0000           -1.3184     1.9867
  data required time                                                                       1.9867
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9867
  data arrival time                                                                       -2.9187
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9321


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/Q (SDFFARX1_HVT)
                                                     0.2508   1.0000            1.4375 &   2.4805 r
  I_RISC_CORE/n1917 (net)      2   2.7371 
  I_RISC_CORE/HFSBUF_762_1047/A (NBUFFX8_HVT)
                                            0.0000   0.2508   1.0000   0.0000   0.0000 &   2.4805 r
  I_RISC_CORE/HFSBUF_762_1047/Y (NBUFFX8_HVT)        0.3246   1.0000            0.4928 &   2.9733 r
  I_RISC_CORE/Xecutng_Instrn[26] (net)
                              10  45.6893 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/SI (SDFFARX1_HVT)
                                            0.0000   0.3246   1.0000   0.0000   0.0005 &   2.9738 r
  data arrival time                                                                        2.9738

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.2982     2.0419
  data required time                                                                       2.0419
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0419
  data arrival time                                                                       -2.9738
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9319


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5867/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0446     1.0446
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0446 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1869   1.0000            1.3137 &   2.3583 r
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7665 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1869   1.0000   0.0000   0.0000 &   2.3583 r
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2842   1.0000            0.4106 &   2.7689 r
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   8.4389 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/SI (SDFFARX2_HVT)
                                            0.0160   0.2842   1.0000   0.0111   0.0118 &   2.7807 r
  data arrival time                                                                        2.7807

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8620     3.2620
  clock reconvergence pessimism                                                 0.0734     3.3355
  clock uncertainty                                                            -0.1000     3.2355
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)                          3.2355 r
  library setup time                                          1.0000           -1.3789     1.8566
  data required time                                                                       1.8566
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8566
  data arrival time                                                                       -2.7807
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9241


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/Q (SDFFARX1_HVT)
                                                     0.2110   1.0000            1.4033 &   2.4464 r
  I_RISC_CORE/n1919 (net)      1   1.4965 
  I_RISC_CORE/gre_a_BUF_245_inst_7540/A (NBUFFX8_HVT)
                                            0.0000   0.2110   1.0000   0.0000   0.0000 &   2.4464 r
  I_RISC_CORE/gre_a_BUF_245_inst_7540/Y (NBUFFX8_HVT)
                                                     0.3568   1.0000            0.4738 &   2.9202 r
  I_RISC_CORE/Xecutng_Instrn[15] (net)
                               6  52.1998 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/SI (SDFFARX1_HVT)
                                            0.0117   0.3571   1.0000   0.0081   0.0102 &   2.9304 r
  data arrival time                                                                        2.9304

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3171     2.0231
  data required time                                                                       2.0231
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0231
  data arrival time                                                                       -2.9304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9073


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/Q (SDFFARX1_HVT)
                                                     0.2619   1.0000            1.4462 &   2.4892 r
  I_RISC_CORE/n1915 (net)      3   3.0847 
  I_RISC_CORE/HFSBUF_65_1071/A (NBUFFX8_HVT)
                                            0.0000   0.2619   1.0000   0.0000   0.0000 &   2.4893 r
  I_RISC_CORE/HFSBUF_65_1071/Y (NBUFFX8_HVT)         0.2716   1.0000            0.4699 &   2.9592 r
  I_RISC_CORE/Xecutng_Instrn[28] (net)
                               2  32.8920 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/SI (SDFFARX1_HVT)
                                            0.0000   0.2718   1.0000   0.0000   0.0021 &   2.9613 r
  data arrival time                                                                        2.9613

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.2676     2.0725
  data required time                                                                       2.0725
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0725
  data arrival time                                                                       -2.9613
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8887


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFARX2_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFARX2_HVT)
                                                     0.4348   1.0000            1.7917 &   2.8347 r
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4  14.8246 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/SI (SDFFARX1_HVT)
                                            0.0277   0.4348   1.0000   0.0192   0.0193 &   2.8540 r
  data arrival time                                                                        2.8540

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3621     1.9780
  data required time                                                                       1.9780
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9780
  data arrival time                                                                       -2.8540
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8760


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2375   1.0000            1.4270 &   2.4701 r
  I_RISC_CORE/n1916 (net)      2   2.3189 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2375   1.0000   0.0000   0.0000 &   2.4701 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2630   1.0000            0.4531 &   2.9232 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  32.4556 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/SI (SDFFARX1_HVT)
                                            0.0099   0.2630   1.0000   0.0068   0.0073 &   2.9305 r
  data arrival time                                                                        2.9305

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.2625     2.0776
  data required time                                                                       2.0776
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0776
  data arrival time                                                                       -2.9305
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8528


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5862/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.4022   1.0000            1.7074 &   2.6713 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  12.7502 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.4020   1.0000   0.0000   0.0005 &   2.6718 r
  data arrival time                                                                        2.6718

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8620     3.2620
  clock reconvergence pessimism                                                 0.0864     3.3485
  clock uncertainty                                                            -0.1000     3.2485
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)                         3.2485 r
  library setup time                                          1.0000           -1.3832     1.8653
  data required time                                                                       1.8653
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8653
  data arrival time                                                                       -2.6718
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8065


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFARX2_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFARX2_HVT)
                                                     0.3794   1.0000            1.7523 &   2.7953 r
  I_RISC_CORE/aps_rename_25_ (net)
                               4  11.3181 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/SI (SDFFARX1_HVT)
                                            0.0000   0.3794   1.0000   0.0000   0.0003 &   2.7957 r
  data arrival time                                                                        2.7957

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3300     2.0102
  data required time                                                                       2.0101
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0101
  data arrival time                                                                       -2.7957
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7855


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0102     1.0102
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1059                     0.0000     1.0102 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2038   1.0000            1.3458 &   2.3560 r
  I_RISC_CORE/n1932 (net)      1   1.2716 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2038   1.0000   0.0000   0.0000 &   2.3560 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3487   1.0000            0.4685 &   2.8245 r
  I_RISC_CORE/PSW[7] (net)    12  50.8194 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.3488   1.0000   0.0000   0.0021 &   2.8265 r
  data arrival time                                                                        2.8265

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9416     3.3416
  clock reconvergence pessimism                                                 0.0623     3.4039
  clock uncertainty                                                            -0.1000     3.3039
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.3039 r
  library setup time                                          1.0000           -1.2605     2.0434
  data required time                                                                       2.0434
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0434
  data arrival time                                                                       -2.8265
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7832


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0446     1.0446
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0851                     0.0000     1.0446 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3602   1.0000            1.6718 &   2.7164 r
  I_RISC_CORE/I_STACK_TOP_TOS_0_ (net)
                              10  10.0612 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.3602   1.0000   0.0000   0.0008 &   2.7172 r
  data arrival time                                                                        2.7172

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9487     3.3487
  clock reconvergence pessimism                                                 0.0920     3.4407
  clock uncertainty                                                            -0.1000     3.3407
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)                 3.3407 r
  library setup time                                          1.0000           -1.3653     1.9754
  data required time                                                                       1.9754
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9754
  data arrival time                                                                       -2.7172
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7418


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/Q (SDFFARX1_HVT)
                                                     0.4067   1.0000            1.5420 &   2.5851 r
  I_RISC_CORE/n1914 (net)      4   7.4851 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/SI (SDFFARX1_HVT)
                                            0.0792   0.4067   1.0000   0.0569   0.0569 &   2.6420 r
  data arrival time                                                                        2.6420

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3458     1.9943
  data required time                                                                       1.9943
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9943
  data arrival time                                                                       -2.6420
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6477


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9639     0.9639
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                                     0.0933                     0.0000     0.9639 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/Q (SDFFARX1_HVT)
                                                     0.1821   1.0000            1.3143 &   2.2782 r
  I_RISC_CORE/UseData_Imm_Or_RegB (net)
                               1   0.6233 
  I_RISC_CORE/gre_a_BUF_84_inst_7516/A (NBUFFX2_HVT)
                                            0.0000   0.1821   1.0000   0.0000   0.0000 &   2.2782 r
  I_RISC_CORE/gre_a_BUF_84_inst_7516/Y (NBUFFX2_HVT)
                                                     0.3058   1.0000            0.4177 &   2.6959 r
  I_RISC_CORE/gre_a_BUF_84_31 (net)
                               3   9.5134 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.3058   1.0000   0.0000   0.0003 &   2.6962 r
  data arrival time                                                                        2.6962

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0623     3.3854
  clock uncertainty                                                            -0.1000     3.2854
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)                                   3.2854 r
  library setup time                                          1.0000           -1.2171     2.0683
  data required time                                                                       2.0683
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0683
  data arrival time                                                                       -2.6962
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6279


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0446     1.0446
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0446 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3657   1.0000            1.4506 &   2.4952 r
  I_RISC_CORE/I_STACK_TOP_TOS_1_ (net)
                               7   6.2410 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/SI (SDFFARX2_HVT)
                                            0.0349   0.3657   1.0000   0.0242   0.0245 &   2.5197 r
  data arrival time                                                                        2.5197

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9487     3.3487
  clock reconvergence pessimism                                                 0.0920     3.4407
  clock uncertainty                                                            -0.1000     3.3407
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)                    3.3407 r
  library setup time                                          1.0000           -1.4335     1.9071
  data required time                                                                       1.9071
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9071
  data arrival time                                                                       -2.5197
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6125


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9789     0.9789
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9789 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/Q (SDFFARX1_HVT)
                                                     0.3325   1.0000            1.4354 &   2.4144 r
  I_RISC_CORE/n1946 (net)      3   5.2420 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/SI (SDFFARX2_HVT)
                                            0.0845   0.3325   1.0000   0.0609   0.0609 &   2.4753 r
  data arrival time                                                                        2.4753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8849     3.2849
  clock reconvergence pessimism                                                 0.0881     3.3730
  clock uncertainty                                                            -0.1000     3.2730
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)          3.2730 r
  library setup time                                          1.0000           -1.4090     1.8640
  data required time                                                                       1.8640
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8640
  data arrival time                                                                       -2.4753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6113


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3629   1.0000            1.5144 &   2.5574 r
  I_RISC_CORE/n1924 (net)      3   6.1642 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/SI (SDFFARX1_HVT)
                                            0.0563   0.3629   1.0000   0.0391   0.0392 &   2.5966 r
  data arrival time                                                                        2.5966

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFARX1_HVT)                         3.3401 r
  library setup time                                          1.0000           -1.3204     2.0197
  data required time                                                                       2.0197
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0197
  data arrival time                                                                       -2.5966
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5769


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0446     1.0446
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0446 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3868   1.0000            1.4640 &   2.5085 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_0_ (net)
                               8   6.8790 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/SI (SDFFARX1_HVT)
                                            0.0300   0.3868   1.0000   0.0207   0.0211 &   2.5296 r
  data arrival time                                                                        2.5296

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9487     3.3487
  clock reconvergence pessimism                                                 0.0920     3.4407
  clock uncertainty                                                            -0.1000     3.3407
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)                    3.3407 r
  library setup time                                          1.0000           -1.3803     1.9603
  data required time                                                                       1.9603
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9603
  data arrival time                                                                       -2.5296
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5693


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0205     1.0205
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0205 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/Q (SDFFX2_HVT)
                                                     0.1888   1.0000            1.2972 &   2.3177 f
  I_RISC_CORE/Oprnd_B[11] (net)
                               1   1.6054 
  I_RISC_CORE/ropt_mt_inst_8266/A (NBUFFX8_HVT)
                                            0.0000   0.1888   1.0000   0.0000   0.0000 &   2.3177 f
  I_RISC_CORE/ropt_mt_inst_8266/Y (NBUFFX8_HVT)      0.1785   1.0000            0.3702 &   2.6879 f
  I_RISC_CORE/ropt_net_1767 (net)
                              12  14.7787 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/SI (SDFFX2_HVT)
                                            0.0000   0.1785   1.0000   0.0000   0.0001 &   2.6880 f
  data arrival time                                                                        2.6880

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9293     3.3293
  clock reconvergence pessimism                                                 0.0883     3.4176
  clock uncertainty                                                            -0.1000     3.3176
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/CLK (SDFFX2_HVT)                                 3.3176 r
  library setup time                                          1.0000           -1.1897     2.1278
  data required time                                                                       2.1278
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1278
  data arrival time                                                                       -2.6880
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5602


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2296   1.0000            1.4208 &   2.4639 r
  I_RISC_CORE/n1817 (net)      2   2.0710 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2296   1.0000   0.0000   0.0000 &   2.4639 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4325   1.0000            0.5399 &   3.0038 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  31.3781 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0701   0.4325   1.0000   0.0479   0.0486 &   3.0524 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3458   1.0000            0.6303 &   3.6827 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  48.0580 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[5] (SRAM2RW128x16)
                                            0.0668   0.3480   1.0000   0.0470   0.0725 &   3.7552 r
  data arrival time                                                                        3.7552

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0250     3.2020
  data required time                                                                       3.2020
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2020
  data arrival time                                                                       -3.7552
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5532


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2296   1.0000            1.4208 &   2.4639 r
  I_RISC_CORE/n1817 (net)      2   2.0710 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2296   1.0000   0.0000   0.0000 &   2.4639 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4325   1.0000            0.5399 &   3.0038 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  31.3781 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0701   0.4325   1.0000   0.0479   0.0486 &   3.0524 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3458   1.0000            0.6303 &   3.6827 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  48.0580 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[5] (SRAM2RW128x16)
                                            0.0668   0.3482   1.0000   0.0470   0.0718 &   3.7545 r
  data arrival time                                                                        3.7545

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0251     3.2019
  data required time                                                                       3.2019
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2019
  data arrival time                                                                       -3.7545
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5526


  Startpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9789     0.9789
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX2_HVT)
                                                     0.0930                     0.0000     0.9789 r
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/Q (SDFFX2_HVT)
                                                     0.3076   1.0000            1.3819 &   2.3608 f
  I_RISC_CORE/EndOfInstrn (net)
                               2   9.3394 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/SI (SDFFARX1_HVT)
                                            0.0728   0.3076   1.0000   0.0524   0.0524 &   2.4132 f
  data arrival time                                                                        2.4132

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8849     3.2849
  clock reconvergence pessimism                                                 0.0881     3.3730
  clock uncertainty                                                            -0.1000     3.2730
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)                    3.2730 r
  library setup time                                          1.0000           -1.4105     1.8625
  data required time                                                                       1.8625
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8625
  data arrival time                                                                       -2.4132
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5507


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2296   1.0000            1.4208 &   2.4639 r
  I_RISC_CORE/n1817 (net)      2   2.0710 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2296   1.0000   0.0000   0.0000 &   2.4639 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4325   1.0000            0.5399 &   3.0038 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  31.3781 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0701   0.4325   1.0000   0.0479   0.0486 &   3.0524 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3458   1.0000            0.6303 &   3.6827 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  48.0580 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[5] (SRAM2RW128x16)
                                            0.0659   0.3480   1.0000   0.0464   0.0628 &   3.7455 r
  data arrival time                                                                        3.7455

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0250     3.2020
  data required time                                                                       3.2020
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2020
  data arrival time                                                                       -3.7455
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5435


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9789     0.9789
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9789 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3743   1.0000            1.4618 &   2.4407 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.5024 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/SI (SDFFARX1_HVT)
                                            0.0000   0.3743   1.0000   0.0000   0.0003 &   2.4410 r
  data arrival time                                                                        2.4410

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8849     3.2849
  clock reconvergence pessimism                                                 0.0881     3.3730
  clock uncertainty                                                            -0.1000     3.2730
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)          3.2730 r
  library setup time                                          1.0000           -1.3687     1.9043
  data required time                                                                       1.9043
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9043
  data arrival time                                                                       -2.4410
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5367


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2296   1.0000            1.4208 &   2.4639 r
  I_RISC_CORE/n1817 (net)      2   2.0710 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2296   1.0000   0.0000   0.0000 &   2.4639 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4325   1.0000            0.5399 &   3.0038 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  31.3781 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0701   0.4325   1.0000   0.0479   0.0486 &   3.0524 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3458   1.0000            0.6303 &   3.6827 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  48.0580 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[5] (SRAM2RW128x16)
                                            0.0652   0.3474   1.0000   0.0459   0.0555 &   3.7382 r
  data arrival time                                                                        3.7382

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0249     3.2021
  data required time                                                                       3.2021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2021
  data arrival time                                                                       -3.7382
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5361


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_488_5614/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9789     0.9789
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0930                     0.0000     0.9789 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3757   1.0000            1.4627 &   2.4416 r
  I_RISC_CORE/Current_State[0] (net)
                               6   6.5439 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/SI (SDFFARX1_HVT)
                                            0.0234   0.3757   1.0000   0.0162   0.0166 &   2.4582 r
  data arrival time                                                                        2.4582

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9150     3.3150
  clock reconvergence pessimism                                                 0.0718     3.3867
  clock uncertainty                                                            -0.1000     3.2867
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)                  3.2867 r
  library setup time                                          1.0000           -1.3643     1.9224
  data required time                                                                       1.9224
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9224
  data arrival time                                                                       -2.4582
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5358


  Startpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0390     1.0390
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)
                                                     0.0774                     0.0000     1.0390 r
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/Q (SDFFARX1_HVT)
                                                     0.2191   1.0000            1.2241 &   2.2631 f
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro (net)
                               2   2.3843 
  I_RISC_CORE/R_30/SI (SDFFASX1_HVT)        0.0222   0.2191   1.0000   0.0154   0.0154 &   2.2785 f
  data arrival time                                                                        2.2785

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9429     3.3429
  clock reconvergence pessimism                                                 0.0922     3.4351
  clock uncertainty                                                            -0.1000     3.3351
  I_RISC_CORE/R_30/CLK (SDFFASX1_HVT)                                                      3.3351 r
  library setup time                                          1.0000           -1.5861     1.7490
  data required time                                                                       1.7490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7490
  data arrival time                                                                       -2.2785
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5295


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3550   1.0000            1.5094 &   2.5525 r
  I_RISC_CORE/n800 (net)       4   5.9257 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/SI (SDFFARX1_HVT)
                                            0.0000   0.3550   1.0000   0.0000   0.0000 &   2.5525 r
  data arrival time                                                                        2.5525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.3158     2.0243
  data required time                                                                       2.0243
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0243
  data arrival time                                                                       -2.5525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5282


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/Q (SDFFX1_HVT)
                                                     0.1687   1.0000            1.1540 &   2.1689 f
  I_RISC_CORE/Op_Result[0] (net)
                               1   1.3011 
  I_RISC_CORE/ropt_mt_inst_8267/A (NBUFFX2_HVT)
                                            0.0000   0.1687   1.0000   0.0000   0.0000 &   2.1689 f
  I_RISC_CORE/ropt_mt_inst_8267/Y (NBUFFX2_HVT)      0.2538   1.0000            0.4077 &   2.5766 f
  I_RISC_CORE/ropt_net_1768 (net)
                               2   7.7305 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/SI (SDFFX1_HVT)
                                            0.0280   0.2538   1.0000   0.0194   0.0197 &   2.5963 f
  data arrival time                                                                        2.5963

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0623     3.3869
  clock uncertainty                                                            -0.1000     3.2869
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX1_HVT)                                 3.2869 r
  library setup time                                          1.0000           -1.2141     2.0728
  data required time                                                                       2.0728
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0728
  data arrival time                                                                       -2.5963
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5235


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9789     0.9789
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0930                     0.0000     0.9789 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2096   1.0000            1.5264 &   2.5053 r
  I_RISC_CORE/n1947 (net)      1   0.5899 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.2096   1.0000   0.0000   0.0000 &   2.5053 r
  data arrival time                                                                        2.5053

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8849     3.2849
  clock reconvergence pessimism                                                 0.0881     3.3730
  clock uncertainty                                                            -0.1000     3.2730
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)          3.2730 r
  library setup time                                          1.0000           -1.2751     1.9979
  data required time                                                                       1.9979
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9979
  data arrival time                                                                       -2.5053
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5074


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFARX1_HVT)
                                                     0.3108   1.0000            1.4815 &   2.5245 r
  I_RISC_CORE/n1926 (net)      3   4.5918 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/SI (SDFFARX1_HVT)
                                            0.0000   0.3108   1.0000   0.0000   0.0000 &   2.5246 r
  data arrival time                                                                        2.5246

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.2902     2.0500
  data required time                                                                       2.0500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0500
  data arrival time                                                                       -2.5246
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4746


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0207     1.0207
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/CLK (SDFFX2_HVT)
                                                     0.1474                     0.0000     1.0207 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/Q (SDFFX2_HVT)
                                                     0.3622   1.0000            1.4592 &   2.4800 f
  I_RISC_CORE/Oprnd_B[6] (net)
                              12  12.6131 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/SI (SDFFX2_HVT)
                                            0.0000   0.3622   1.0000   0.0000   0.0013 &   2.4813 f
  data arrival time                                                                        2.4813

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9295     3.3295
  clock reconvergence pessimism                                                 0.0883     3.4177
  clock uncertainty                                                            -0.1000     3.3177
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/CLK (SDFFX2_HVT)                                  3.3177 r
  library setup time                                          1.0000           -1.2942     2.0235
  data required time                                                                       2.0235
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0235
  data arrival time                                                                       -2.4813
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4578


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2280   1.0000            1.4196 &   2.4626 r
  I_RISC_CORE/n1815 (net)      2   2.0218 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0263   0.2280   1.0000   0.0182   0.0182 &   2.4808 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3880   1.0000            0.4936 &   2.9744 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  13.5711 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0587   0.3880   1.0000   0.0409   0.0413 &   3.0157 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3440   1.0000            0.5964 &   3.6121 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  47.9239 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[2] (SRAM2RW128x16)
                                            0.0199   0.3461   1.0000   0.0138   0.0390 &   3.6511 r
  data arrival time                                                                        3.6511

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0246     3.2025
  data required time                                                                       3.2025
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2025
  data arrival time                                                                       -3.6511
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4487


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2280   1.0000            1.4196 &   2.4626 r
  I_RISC_CORE/n1815 (net)      2   2.0218 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0263   0.2280   1.0000   0.0182   0.0182 &   2.4808 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3880   1.0000            0.4936 &   2.9744 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  13.5711 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0587   0.3880   1.0000   0.0409   0.0413 &   3.0157 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3440   1.0000            0.5964 &   3.6121 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  47.9239 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[2] (SRAM2RW128x16)
                                            0.0199   0.3463   1.0000   0.0138   0.0383 &   3.6505 r
  data arrival time                                                                        3.6505

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0246     3.2024
  data required time                                                                       3.2024
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2024
  data arrival time                                                                       -3.6505
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4481


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0205     1.0205
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0205 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/Q (SDFFX2_HVT)
                                                     0.3473   1.0000            1.4492 &   2.4697 f
  I_RISC_CORE/Oprnd_B[12] (net)
                               8  11.7334 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/SI (SDFFX1_HVT)
                                            0.0452   0.3474   1.0000   0.0307   0.0320 &   2.5017 f
  data arrival time                                                                        2.5017

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9293     3.3293
  clock reconvergence pessimism                                                 0.0883     3.4176
  clock uncertainty                                                            -0.1000     3.3176
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK (SDFFX1_HVT)                                 3.3176 r
  library setup time                                          1.0000           -1.2630     2.0545
  data required time                                                                       2.0545
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0545
  data arrival time                                                                       -2.5017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4472


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2333   1.0000            1.4238 &   2.4668 r
  I_RISC_CORE/n1820 (net)      2   2.1897 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0249   0.2333   1.0000   0.0172   0.0172 &   2.4841 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3822   1.0000            0.5177 &   3.0018 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  26.2991 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0231   0.3822   1.0000   0.0160   0.0175 &   3.0193 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3387   1.0000            0.5934 &   3.6127 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  47.0907 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[4] (SRAM2RW128x16)
                                            0.0283   0.3399   1.0000   0.0196   0.0384 &   3.6511 r
  data arrival time                                                                        3.6511

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0231     3.2040
  data required time                                                                       3.2040
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2040
  data arrival time                                                                       -3.6511
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4471


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2333   1.0000            1.4238 &   2.4668 r
  I_RISC_CORE/n1820 (net)      2   2.1897 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0249   0.2333   1.0000   0.0172   0.0172 &   2.4841 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3822   1.0000            0.5177 &   3.0018 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  26.2991 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0231   0.3822   1.0000   0.0160   0.0175 &   3.0193 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3387   1.0000            0.5934 &   3.6127 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  47.0907 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[4] (SRAM2RW128x16)
                                            0.0283   0.3399   1.0000   0.0196   0.0375 &   3.6502 r
  data arrival time                                                                        3.6502

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0231     3.2039
  data required time                                                                       3.2039
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2039
  data arrival time                                                                       -3.6502
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4463


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_29
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[5] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0828     1.0828
  I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK (SDFFASX1_HVT)     0.1097                     0.0000     1.0828 r
  I_SDRAM_TOP/I_SDRAM_IF/R_29/Q (SDFFASX1_HVT)       0.1764   1.0000            1.3523 &   2.4351 f
  I_SDRAM_TOP/I_SDRAM_IF/n94 (net)
                               1   0.7749 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_6003/A (NBUFFX2_HVT)
                                            0.0000   0.1764   1.0000   0.0000   0.0000 &   2.4351 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_6003/Y (NBUFFX2_HVT)
                                                     0.2816   1.0000            0.4294 &   2.8645 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_7 (net)
                               2   9.1958 
  I_SDRAM_TOP/I_SDRAM_IF/U456/A0 (HADDX1_HVT)
                                            0.0210   0.2816   1.0000   0.0146   0.0148 &   2.8793 f
  I_SDRAM_TOP/I_SDRAM_IF/U456/SO (HADDX1_HVT)        0.3096   1.0000            0.9239 &   3.8033 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[5] (net)
                               1   3.0376 
  HFSBUF_4_123/A (NBUFFX4_HVT)              0.0300   0.3096   1.0000   0.0208   0.0208 &   3.8241 f
  HFSBUF_4_123/Y (NBUFFX4_HVT)                       0.2941   1.0000            0.5482 &   4.3723 f
  sd_A[5] (net)                1  18.5844 
  sd_A[5] (out)                             0.0156   0.2946   1.0000   0.0108   0.0132 &   4.3855 f
  data arrival time                                                                        4.3855

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.3855
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4420


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2280   1.0000            1.4196 &   2.4626 r
  I_RISC_CORE/n1815 (net)      2   2.0218 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0263   0.2280   1.0000   0.0182   0.0182 &   2.4808 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3880   1.0000            0.4936 &   2.9744 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  13.5711 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0587   0.3880   1.0000   0.0409   0.0413 &   3.0157 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3440   1.0000            0.5964 &   3.6121 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  47.9239 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[2] (SRAM2RW128x16)
                                            0.0197   0.3461   1.0000   0.0136   0.0290 &   3.6412 r
  data arrival time                                                                        3.6412

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0245     3.2025
  data required time                                                                       3.2025
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2025
  data arrival time                                                                       -3.6412
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4387


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2679   1.0000            1.4509 &   2.4940 r
  I_RISC_CORE/n1688 (net)      2   3.2729 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/SI (SDFFARX1_HVT)
                                            0.0274   0.2679   1.0000   0.0190   0.0190 &   2.5130 r
  data arrival time                                                                        2.5130

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFARX1_HVT)                         3.3401 r
  library setup time                                          1.0000           -1.2654     2.0748
  data required time                                                                       2.0748
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0748
  data arrival time                                                                       -2.5130
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4382


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2333   1.0000            1.4238 &   2.4668 r
  I_RISC_CORE/n1820 (net)      2   2.1897 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0249   0.2333   1.0000   0.0172   0.0172 &   2.4841 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3822   1.0000            0.5177 &   3.0018 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  26.2991 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0231   0.3822   1.0000   0.0160   0.0175 &   3.0193 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3387   1.0000            0.5934 &   3.6127 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  47.0907 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[4] (SRAM2RW128x16)
                                            0.0279   0.3395   1.0000   0.0193   0.0292 &   3.6420 r
  data arrival time                                                                        3.6420

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0230     3.2040
  data required time                                                                       3.2040
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2040
  data arrival time                                                                       -3.6420
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4379


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2333   1.0000            1.4238 &   2.4668 r
  I_RISC_CORE/n1820 (net)      2   2.1897 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0249   0.2333   1.0000   0.0172   0.0172 &   2.4841 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3822   1.0000            0.5177 &   3.0018 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  26.2991 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0231   0.3822   1.0000   0.0160   0.0175 &   3.0193 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3387   1.0000            0.5934 &   3.6127 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  47.0907 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[4] (SRAM2RW128x16)
                                            0.0279   0.3396   1.0000   0.0193   0.0284 &   3.6411 r
  data arrival time                                                                        3.6411

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0230     3.2040
  data required time                                                                       3.2040
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2040
  data arrival time                                                                       -3.6411
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4371


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/CLK (SDFFX2_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/Q (SDFFX2_HVT)
                                                     0.3624   1.0000            1.4561 &   2.4727 f
  I_RISC_CORE/Oprnd_A[8] (net)
                              11  12.6232 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/SI (SDFFX1_HVT)
                                            0.0000   0.3624   1.0000   0.0000   0.0013 &   2.4740 f
  data arrival time                                                                        2.4740

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/CLK (SDFFX1_HVT)                                  3.3136 r
  library setup time                                          1.0000           -1.2747     2.0389
  data required time                                                                       2.0389
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0389
  data arrival time                                                                       -2.4740
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4350


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2280   1.0000            1.4196 &   2.4626 r
  I_RISC_CORE/n1815 (net)      2   2.0218 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0263   0.2280   1.0000   0.0182   0.0182 &   2.4808 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3880   1.0000            0.4936 &   2.9744 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  13.5711 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0587   0.3880   1.0000   0.0409   0.0413 &   3.0157 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3440   1.0000            0.5964 &   3.6121 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  47.9239 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[2] (SRAM2RW128x16)
                                            0.0195   0.3454   1.0000   0.0135   0.0220 &   3.6341 r
  data arrival time                                                                        3.6341

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8647     3.2647
  clock reconvergence pessimism                                                 0.0623     3.3270
  clock uncertainty                                                            -0.1000     3.2270
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.2270 r
  library setup time                                          1.0000           -0.0244     3.2026
  data required time                                                                       3.2026
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2026
  data arrival time                                                                       -3.6341
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4315


  Startpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0390     1.0390
  I_RISC_CORE/R_30/CLK (SDFFASX1_HVT)                0.0774                     0.0000     1.0390 r
  I_RISC_CORE/R_30/Q (SDFFASX1_HVT)                  0.2013   1.0000            1.3623 &   2.4013 f
  I_RISC_CORE/n57 (net)        2   1.6685 
  I_RISC_CORE/R_32/SI (SDFFARX1_HVT)        0.0000   0.2013   1.0000   0.0000   0.0000 &   2.4013 f
  data arrival time                                                                        2.4013

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9429     3.3429
  clock reconvergence pessimism                                                 0.0922     3.4351
  clock uncertainty                                                            -0.1000     3.3351
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                                                      3.3351 r
  library setup time                                          1.0000           -1.3627     1.9724
  data required time                                                                       1.9724
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9724
  data arrival time                                                                       -2.4013
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4289


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0205     1.0205
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0205 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/Q (SDFFX2_HVT)
                                                     0.3331   1.0000            1.4395 &   2.4600 f
  I_RISC_CORE/n397 (net)       6  10.8871 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/SI (SDFFX1_HVT)
                                            0.0201   0.3331   1.0000   0.0139   0.0152 &   2.4753 f
  data arrival time                                                                        2.4753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9293     3.3293
  clock reconvergence pessimism                                                 0.0883     3.4176
  clock uncertainty                                                            -0.1000     3.3176
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX1_HVT)                                  3.3176 r
  library setup time                                          1.0000           -1.2551     2.0625
  data required time                                                                       2.0625
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0625
  data arrival time                                                                       -2.4753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4128


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFARX1_HVT)
                                                     0.2601   1.0000            1.4448 &   2.4879 r
  I_RISC_CORE/n1816 (net)      2   3.0293 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/SI (SDFFARX1_HVT)
                                            0.0000   0.2601   1.0000   0.0000   0.0000 &   2.4879 r
  data arrival time                                                                        2.4879

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFARX1_HVT)                         3.3401 r
  library setup time                                          1.0000           -1.2608     2.0793
  data required time                                                                       2.0793
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0793
  data arrival time                                                                       -2.4879
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4086


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK (SDFFX2_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/Q (SDFFX2_HVT)
                                                     0.3062   1.0000            1.4182 &   2.4348 f
  I_RISC_CORE/Oprnd_A[15] (net)
                               4   9.3059 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/SI (SDFFX2_HVT)
                                            0.0000   0.3062   1.0000   0.0000   0.0002 &   2.4350 f
  data arrival time                                                                        2.4350

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9294     3.3294
  clock reconvergence pessimism                                                 0.0623     3.3917
  clock uncertainty                                                            -0.1000     3.2917
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)                                  3.2917 r
  library setup time                                          1.0000           -1.2628     2.0289
  data required time                                                                       2.0289
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0289
  data arrival time                                                                       -2.4350
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4061


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0205     1.0205
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0205 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/Q (SDFFX2_HVT)
                                                     0.2936   1.0000            1.4129 &   2.4334 f
  I_RISC_CORE/Oprnd_B[14] (net)
                               5   8.5546 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/SI (SDFFX2_HVT)
                                            0.0507   0.2936   1.0000   0.0341   0.0342 &   2.4676 f
  data arrival time                                                                        2.4676

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9293     3.3293
  clock reconvergence pessimism                                                 0.0883     3.4176
  clock uncertainty                                                            -0.1000     3.3176
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)                                 3.3176 r
  library setup time                                          1.0000           -1.2557     2.0618
  data required time                                                                       2.0618
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0618
  data arrival time                                                                       -2.4676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4058


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0446     1.0446
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0851                     0.0000     1.0446 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2561   1.0000            1.3756 &   2.4202 r
  I_RISC_CORE/n1558 (net)      3   2.8948 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/SI (SDFFARX1_HVT)
                                            0.0288   0.2561   1.0000   0.0200   0.0200 &   2.4402 r
  data arrival time                                                                        2.4402

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9487     3.3487
  clock reconvergence pessimism                                                 0.0920     3.4407
  clock uncertainty                                                            -0.1000     3.3407
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)                 3.3407 r
  library setup time                                          1.0000           -1.3063     2.0344
  data required time                                                                       2.0344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0344
  data arrival time                                                                       -2.4402
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4058


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFARX1_HVT)
                                                     0.2579   1.0000            1.4431 &   2.4861 r
  I_RISC_CORE/n1918 (net)      2   2.9591 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.2579   1.0000   0.0000   0.0000 &   2.4861 r
  data arrival time                                                                        2.4861

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/CLK (SDFFARX1_HVT)                         3.3401 r
  library setup time                                          1.0000           -1.2596     2.0806
  data required time                                                                       2.0806
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0806
  data arrival time                                                                       -2.4861
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4055


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2333   1.0000            1.4238 &   2.4668 r
  I_RISC_CORE/n1820 (net)      2   2.1897 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/SI (SDFFARX1_HVT)
                                            0.0249   0.2333   1.0000   0.0172   0.0172 &   2.4841 r
  data arrival time                                                                        2.4841

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.2460     2.0941
  data required time                                                                       2.0941
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0941
  data arrival time                                                                       -2.4841
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3900


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0205     1.0205
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0205 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/Q (SDFFX2_HVT)
                                                     0.2776   1.0000            1.3999 &   2.4204 f
  I_RISC_CORE/Oprnd_B[10] (net)
                               4   7.5487 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/SI (SDFFX2_HVT)
                                            0.0617   0.2776   1.0000   0.0400   0.0402 &   2.4606 f
  data arrival time                                                                        2.4606

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9293     3.3293
  clock reconvergence pessimism                                                 0.0883     3.4176
  clock uncertainty                                                            -0.1000     3.3176
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)                                 3.3176 r
  library setup time                                          1.0000           -1.2468     2.0708
  data required time                                                                       2.0708
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0708
  data arrival time                                                                       -2.4606
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3898


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2280   1.0000            1.4196 &   2.4626 r
  I_RISC_CORE/n1815 (net)      2   2.0218 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (SDFFARX1_HVT)
                                            0.0263   0.2280   1.0000   0.0182   0.0182 &   2.4808 r
  data arrival time                                                                        2.4808

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.2431     2.0970
  data required time                                                                       2.0970
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0970
  data arrival time                                                                       -2.4808
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3838


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2338   1.0000            1.4242 &   2.4672 r
  I_RISC_CORE/n1824 (net)      2   2.2045 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/SI (SDFFARX1_HVT)
                                            0.0000   0.2338   1.0000   0.0000   0.0000 &   2.4672 r
  data arrival time                                                                        2.4672

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFARX1_HVT)                         3.3401 r
  library setup time                                          1.0000           -1.2463     2.0938
  data required time                                                                       2.0938
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0938
  data arrival time                                                                       -2.4672
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3734


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/Q (SDFFARX1_HVT)
                                                     0.2258   1.0000            1.4176 &   2.4606 r
  I_RISC_CORE/aps_rename_19_ (net)
                               2   1.9532 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/SI (SDFFARX1_HVT)
                                            0.0000   0.2258   1.0000   0.0000   0.0000 &   2.4606 r
  data arrival time                                                                        2.4606

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFARX1_HVT)                         3.3401 r
  library setup time                                          1.0000           -1.2419     2.0982
  data required time                                                                       2.0982
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0982
  data arrival time                                                                       -2.4606
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3624


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2296   1.0000            1.4208 &   2.4639 r
  I_RISC_CORE/n1817 (net)      2   2.0710 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0000   0.2296   1.0000   0.0000   0.0000 &   2.4639 r
  data arrival time                                                                        2.4639

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9377     3.3377
  clock reconvergence pessimism                                                 0.0623     3.3999
  clock uncertainty                                                            -0.1000     3.2999
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.2999 r
  library setup time                                          1.0000           -1.1954     2.1046
  data required time                                                                       2.1046
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1046
  data arrival time                                                                       -2.4639
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3593


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/Q (SDFFX2_HVT)
                                                     0.2743   1.0000            1.3934 &   2.4100 f
  I_RISC_CORE/Oprnd_A[13] (net)
                               3   7.3260 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/SI (SDFFX2_HVT)
                                            0.0000   0.2743   1.0000   0.0000   0.0002 &   2.4102 f
  data arrival time                                                                        2.4102

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)                                 3.3136 r
  library setup time                                          1.0000           -1.2485     2.0652
  data required time                                                                       2.0652
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0652
  data arrival time                                                                       -2.4102
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3450


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0207     1.0207
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/CLK (SDFFX2_HVT)
                                                     0.1473                     0.0000     1.0207 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/Q (SDFFX2_HVT)
                                                     0.2895   1.0000            1.4101 &   2.4308 f
  I_RISC_CORE/Oprnd_B[7] (net)
                               9   8.3101 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.2896   1.0000   0.0000   0.0005 &   2.4313 f
  data arrival time                                                                        2.4313

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9295     3.3295
  clock reconvergence pessimism                                                 0.0883     3.4177
  clock uncertainty                                                            -0.1000     3.3177
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX1_HVT)                                  3.3177 r
  library setup time                                          1.0000           -1.2308     2.0869
  data required time                                                                       2.0869
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0869
  data arrival time                                                                       -2.4313
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3444


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0343     1.0343
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                                     0.1097                     0.0000     1.0343 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.2535   1.0000            1.2005 &   2.2348 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   3.9353 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/SI (SDFFARX1_HVT)
                                            0.0189   0.2535   1.0000   0.0131   0.0131 &   2.2479 f
  data arrival time                                                                        2.2479

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9487     3.3487
  clock reconvergence pessimism                                                 0.0623     3.4109
  clock uncertainty                                                            -0.1000     3.3109
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)                    3.3109 r
  library setup time                                          1.0000           -1.3867     1.9243
  data required time                                                                       1.9243
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9243
  data arrival time                                                                       -2.2479
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3237


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2679   1.0000            1.4509 &   2.4940 r
  I_RISC_CORE/n1688 (net)      2   3.2729 
  I_RISC_CORE/U1367/A (NBUFFX16_HVT)        0.0274   0.2679   1.0000   0.0190   0.0190 &   2.5130 r
  I_RISC_CORE/U1367/Y (NBUFFX16_HVT)                 0.2888   1.0000            0.4991 &   3.0121 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               9  67.7816 
  I_RISC_CORE/ZBUF_590_inst_4926/A (NBUFFX8_HVT)
                                            0.0106   0.2887   1.0000   0.0074   0.0149 &   3.0269 r
  I_RISC_CORE/ZBUF_590_inst_4926/Y (NBUFFX8_HVT)     0.2775   1.0000            0.4926 &   3.5195 r
  I_RISC_CORE/ZBUF_590_15 (net)
                               2  33.9885 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[2] (SRAM2RW128x16)
                                            0.0130   0.2783   1.0000   0.0090   0.0214 &   3.5410 r
  data arrival time                                                                        3.5410

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8690     3.2690
  clock reconvergence pessimism                                                 0.0623     3.3313
  clock uncertainty                                                            -0.1000     3.2313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE2 (SRAM2RW128x16)                                3.2313 r
  library setup time                                          1.0000           -0.0058     3.2255
  data required time                                                                       3.2255
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2255
  data arrival time                                                                       -3.5410
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3155


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2679   1.0000            1.4509 &   2.4940 r
  I_RISC_CORE/n1688 (net)      2   3.2729 
  I_RISC_CORE/U1367/A (NBUFFX16_HVT)        0.0274   0.2679   1.0000   0.0190   0.0190 &   2.5130 r
  I_RISC_CORE/U1367/Y (NBUFFX16_HVT)                 0.2888   1.0000            0.4991 &   3.0121 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               9  67.7816 
  I_RISC_CORE/ZBUF_590_inst_4926/A (NBUFFX8_HVT)
                                            0.0106   0.2887   1.0000   0.0074   0.0149 &   3.0269 r
  I_RISC_CORE/ZBUF_590_inst_4926/Y (NBUFFX8_HVT)     0.2775   1.0000            0.4926 &   3.5195 r
  I_RISC_CORE/ZBUF_590_15 (net)
                               2  33.9885 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[2] (SRAM2RW128x16)
                                            0.0130   0.2783   1.0000   0.0090   0.0223 &   3.5418 r
  data arrival time                                                                        3.5418

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8700     3.2700
  clock reconvergence pessimism                                                 0.0623     3.3322
  clock uncertainty                                                            -0.1000     3.2322
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE2 (SRAM2RW128x16)                                3.2322 r
  library setup time                                          1.0000           -0.0058     3.2264
  data required time                                                                       3.2264
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2264
  data arrival time                                                                       -3.5418
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3154


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0390     1.0390
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                0.0774                     0.0000     1.0390 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.2425   1.0000            1.3592 &   2.3982 r
  I_RISC_CORE/n53 (net)        2   2.4702 
  I_RISC_CORE/R_33/SI (SDFFX1_HVT)          0.0222   0.2425   1.0000   0.0154   0.0154 &   2.4136 r
  data arrival time                                                                        2.4136

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0623     3.3854
  clock uncertainty                                                            -0.1000     3.2854
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)                                                        3.2854 r
  library setup time                                          1.0000           -1.1808     2.1046
  data required time                                                                       2.1046
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1046
  data arrival time                                                                       -2.4136
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3090


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/Q (SDFFX2_HVT)
                                                     0.1776   1.0000            1.2767 &   2.2933 f
  I_RISC_CORE/Oprnd_A[7] (net)
                               1   0.9550 
  I_RISC_CORE/ropt_mt_inst_8523/A (NBUFFX2_LVT)
                                            0.0000   0.1776   1.0000   0.0000   0.0000 &   2.2933 f
  I_RISC_CORE/ropt_mt_inst_8523/Y (NBUFFX2_LVT)      0.0908   1.0000            0.1977 &   2.4910 f
  I_RISC_CORE/ropt_net_1936 (net)
                               9  15.0712 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/SI (SDFFX1_HVT)
                                            0.0000   0.0909   1.0000   0.0000   0.0012 &   2.4922 f
  data arrival time                                                                        2.4922

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX1_HVT)                                  3.3136 r
  library setup time                                          1.0000           -1.1233     2.1904
  data required time                                                                       2.1904
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1904
  data arrival time                                                                       -2.4922
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3019


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0208     1.0208
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_HVT)
                                                     0.1474                     0.0000     1.0208 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_HVT)
                                                     0.2357   1.0000            1.3581 &   2.3789 f
  I_RISC_CORE/n320 (net)       5   4.6994 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/SI (SDFFX2_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000 &   2.3789 f
  data arrival time                                                                        2.3790

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9295     3.3295
  clock reconvergence pessimism                                                 0.0883     3.4178
  clock uncertainty                                                            -0.1000     3.3178
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/CLK (SDFFX2_HVT)                                  3.3178 r
  library setup time                                          1.0000           -1.2229     2.0949
  data required time                                                                       2.0949
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0949
  data arrival time                                                                       -2.3790
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2841


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0325     1.0325
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                                     0.1076                     0.0000     1.0325 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.2740   1.0000            1.2113 &   2.2438 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   4.4945 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/SI (SDFFX2_HVT)
                                            0.0000   0.2740   1.0000   0.0000   0.0001 &   2.2439 f
  data arrival time                                                                        2.2439

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8849     3.2849
  clock reconvergence pessimism                                                 0.0623     3.3472
  clock uncertainty                                                            -0.1000     3.2472
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX2_HVT)                                   3.2472 r
  library setup time                                          1.0000           -1.2847     1.9624
  data required time                                                                       1.9624
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9624
  data arrival time                                                                       -2.2439
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2814


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/CLK (SDFFX1_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/Q (SDFFX1_HVT)
                                                     0.3291   1.0000            1.2690 &   2.2856 f
  I_RISC_CORE/Oprnd_A[9] (net)
                               4   5.9748 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/SI (SDFFX2_HVT)
                                            0.0407   0.3291   1.0000   0.0264   0.0264 &   2.3120 f
  data arrival time                                                                        2.3120

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)                                  3.3136 r
  library setup time                                          1.0000           -1.2792     2.0345
  data required time                                                                       2.0345
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0345
  data arrival time                                                                       -2.3120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2775


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX1_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/Q (SDFFX1_HVT)
                                                     0.3469   1.0000            1.2793 &   2.2959 f
  I_RISC_CORE/Oprnd_A[14] (net)
                               2   6.4540 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/SI (SDFFX1_HVT)
                                            0.0234   0.3469   1.0000   0.0162   0.0164 &   2.3123 f
  data arrival time                                                                        2.3123

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX1_HVT)                                 3.3136 r
  library setup time                                          1.0000           -1.2661     2.0476
  data required time                                                                       2.0476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0476
  data arrival time                                                                       -2.3123
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2647


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/Q (SDFFARX1_HVT)
                                                     0.2184   1.0000            1.2942 &   2.3372 f
  I_RISC_CORE/n1828 (net)      1   2.3628 
  I_RISC_CORE/U1313/A (NBUFFX16_HVT)        0.0000   0.2184   1.0000   0.0000   0.0000 &   2.3373 f
  I_RISC_CORE/U1313/Y (NBUFFX16_HVT)                 0.3191   1.0000            0.4758 &   2.8131 f
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8  78.9621 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/SI (SDFFX2_RVT)
                                            0.0174   0.3222   1.0000   0.0120   0.0307 &   2.8438 f
  data arrival time                                                                        2.8438

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0623     3.3869
  clock uncertainty                                                            -0.1000     3.2869
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX2_RVT)                                  3.2869 r
  library setup time                                          1.0000           -0.6948     2.5922
  data required time                                                                       2.5922
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.5922
  data arrival time                                                                       -2.8438
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2517


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[28] (out)                        0.0000   0.1405   1.0000   0.0000   0.0077 &   4.1915 f
  data arrival time                                                                        4.1915

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1915
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2479


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[24] (out)                        0.0000   0.1405   1.0000   0.0000   0.0077 &   4.1915 f
  data arrival time                                                                        4.1915

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1915
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2479


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[21] (out)                        0.0000   0.1405   1.0000   0.0000   0.0077 &   4.1914 f
  data arrival time                                                                        4.1914

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1914
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2479


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[23] (out)                        0.0000   0.1405   1.0000   0.0000   0.0077 &   4.1914 f
  data arrival time                                                                        4.1914

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1914
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2479


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[30] (out)                        0.0000   0.1410   1.0000   0.0000   0.0077 &   4.1914 f
  data arrival time                                                                        4.1914

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1914
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2479


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[26] (out)                        0.0000   0.1410   1.0000   0.0000   0.0076 &   4.1914 f
  data arrival time                                                                        4.1914

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1914
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2478


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[17] (out)                        0.0000   0.1408   1.0000   0.0000   0.0074 &   4.1912 f
  data arrival time                                                                        4.1912

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1912
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2476


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[11] (out)                        0.0000   0.1407   1.0000   0.0000   0.0074 &   4.1912 f
  data arrival time                                                                        4.1912

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1912
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2476


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[19] (out)                        0.0000   0.1408   1.0000   0.0000   0.0074 &   4.1912 f
  data arrival time                                                                        4.1912

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1912
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2476


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[13] (out)                        0.0000   0.1406   1.0000   0.0000   0.0074 &   4.1912 f
  data arrival time                                                                        4.1912

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1912
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2476


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[15] (out)                        0.0000   0.1406   1.0000   0.0000   0.0073 &   4.1910 f
  data arrival time                                                                        4.1910

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1910
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2475


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[9] (out)                         0.0000   0.1409   1.0000   0.0000   0.0069 &   4.1906 f
  data arrival time                                                                        4.1906

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1906
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2471


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[5] (out)                         0.0000   0.1410   1.0000   0.0000   0.0068 &   4.1905 f
  data arrival time                                                                        4.1905

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1905
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2470


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[7] (out)                         0.0000   0.1410   1.0000   0.0000   0.0067 &   4.1905 f
  data arrival time                                                                        4.1905

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1905
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2469


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[0] (out)                         0.0000   0.1405   1.0000   0.0000   0.0064 &   4.1902 f
  data arrival time                                                                        4.1902

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1902
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2466


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2537   1.0000            0.3974 &   3.4826 f
  copt_gre_net_1534 (net)      1   1.1722 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0356   0.2537   1.0000   0.0252   0.0252 &   3.5077 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1695   1.0000            0.4185 &   3.9263 f
  ropt_net_1871 (net)          1   2.7849 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1695   1.0000   0.0000   0.0000 &   3.9263 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1397   1.0000            0.2574 &   4.1837 f
  sd_DQ_en[0] (net)           16 163.9023 
  sd_DQ_en[3] (out)                         0.0000   0.1405   1.0000   0.0000   0.0064 &   4.1902 f
  data arrival time                                                                        4.1902

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1902
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2466


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX1_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/Q (SDFFX1_HVT)
                                                     0.3051   1.0000            1.2551 &   2.2716 f
  I_RISC_CORE/Oprnd_A[10] (net)
                               3   5.3265 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/SI (SDFFX2_HVT)
                                            0.0198   0.3051   1.0000   0.0137   0.0138 &   2.2855 f
  data arrival time                                                                        2.2855

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)                                 3.3136 r
  library setup time                                          1.0000           -1.2657     2.0480
  data required time                                                                       2.0480
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0480
  data arrival time                                                                       -2.2855
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2375


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.1123                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.2942   1.0000            1.2264 &   2.2621 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   5.0380 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0632   0.2942   1.0000   0.0412   0.0413 &   2.3034 f
  data arrival time                                                                        2.3034

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9378     3.3378
  clock reconvergence pessimism                                                 0.0950     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.3328 r
  library setup time                                          1.0000           -1.2623     2.0705
  data required time                                                                       2.0705
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0705
  data arrival time                                                                       -2.3034
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2330


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                                     0.1186                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.2250   1.0000            1.1851 &   2.2245 f
  I_RISC_CORE/Stack_Mem[8] (net)
                               2   3.0661 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/SI (SDFFARX1_HVT)
                                            0.0000   0.2250   1.0000   0.0000   0.0000 &   2.2245 f
  data arrival time                                                                        2.2245

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0623     3.4101
  clock uncertainty                                                            -0.1000     3.3101
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFARX1_HVT)                         3.3101 r
  library setup time                                          1.0000           -1.3049     2.0052
  data required time                                                                       2.0052
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0052
  data arrival time                                                                       -2.2245
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2193


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/Q (SDFFX2_HVT)
                                                     0.1992   1.0000            1.3093 &   2.3258 f
  I_RISC_CORE/Oprnd_A[11] (net)
                               2   2.2461 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/SI (SDFFX2_HVT)
                                            0.0000   0.1992   1.0000   0.0000   0.0000 &   2.3258 f
  data arrival time                                                                        2.3258

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/CLK (SDFFX2_HVT)                                  3.3136 r
  library setup time                                          1.0000           -1.2052     2.1084
  data required time                                                                       2.1084
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1084
  data arrival time                                                                       -2.3258
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2174


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0387     1.0387
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                                     0.1170                     0.0000     1.0387 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.2786   1.0000            1.2207 &   2.2595 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__2_ (net)
                               2   4.6160 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0199   0.2786   1.0000   0.0138   0.0139 &   2.2733 f
  data arrival time                                                                        2.2733

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9402     3.3402
  clock reconvergence pessimism                                                 0.0740     3.4143
  clock uncertainty                                                            -0.1000     3.3143
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.3143 r
  library setup time                                          1.0000           -1.2512     2.0631
  data required time                                                                       2.0631
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0631
  data arrival time                                                                       -2.2733
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2103


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_13
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_BWS[1] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0851     1.0851
  I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK (SDFFASX1_HVT)     0.1151                     0.0000     1.0851 r
  I_SDRAM_TOP/I_SDRAM_IF/R_13/Q (SDFFASX1_HVT)       0.2253   1.0000            1.4131 &   2.4982 f
  I_SDRAM_TOP/I_SDRAM_IF/n126 (net)
                               2   2.4713 
  I_SDRAM_TOP/I_SDRAM_IF/U459/A0 (HADDX1_HVT)
                                            0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4982 f
  I_SDRAM_TOP/I_SDRAM_IF/U459/SO (HADDX1_HVT)        0.3920   1.0000            0.9469 &   3.4451 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_BWS[1] (net)
                               1   5.6387 
  HFSBUF_4_126/A (NBUFFX4_HVT)              0.0347   0.3920   1.0000   0.0241   0.0243 &   3.4695 f
  HFSBUF_4_126/Y (NBUFFX4_HVT)                       0.3707   1.0000            0.6543 &   4.1238 f
  sd_BWS[1] (net)              1  26.1968 
  sd_BWS[1] (out)                           0.0230   0.3709   1.0000   0.0159   0.0226 &   4.1463 f
  data arrival time                                                                        4.1463

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.1463
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2028


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFARX1_RVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/Q (SDFFARX1_RVT)
                                                     0.1348   1.0000            0.6921 &   1.7352 r
  I_RISC_CORE/aps_rename_17_ (net)
                               2   2.9728 
  I_RISC_CORE/copt_gre_mt_inst_7053/A (NBUFFX8_HVT)
                                            0.0000   0.1348   1.0000   0.0000   0.0000 &   1.7352 r
  I_RISC_CORE/copt_gre_mt_inst_7053/Y (NBUFFX8_HVT)
                                                     0.1527   1.0000            0.3042 &   2.0394 r
  I_RISC_CORE/copt_gre_net_1515 (net)
                               3   7.1238 
  I_RISC_CORE/ZBUF_112_inst_6859/A (NBUFFX2_HVT)
                                            0.0047   0.1527   1.0000   0.0033   0.0034 &   2.0428 r
  I_RISC_CORE/ZBUF_112_inst_6859/Y (NBUFFX2_HVT)     0.1408   1.0000            0.3000 &   2.3428 r
  I_RISC_CORE/ZBUF_112_27 (net)
                               1   1.1521 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/SI (SDFFARX1_HVT)
                                            0.0000   0.1408   1.0000   0.0000   0.0000 &   2.3428 r
  data arrival time                                                                        2.3428

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFARX1_HVT)                        3.3401 r
  library setup time                                          1.0000           -1.1954     2.1448
  data required time                                                                       2.1448
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1448
  data arrival time                                                                       -2.3428
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1980


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                                     0.1174                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.2704   1.0000            1.2163 &   2.2557 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   4.3950 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0000   0.2704   1.0000   0.0000   0.0001 &   2.2558 f
  data arrival time                                                                        2.2558

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9378     3.3378
  clock reconvergence pessimism                                                 0.0740     3.4118
  clock uncertainty                                                            -0.1000     3.3118
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.3118 r
  library setup time                                          1.0000           -1.2487     2.0631
  data required time                                                                       2.0631
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0631
  data arrival time                                                                       -2.2558
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1927


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.2650   1.0000            1.2091 &   2.2449 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   4.2524 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0335   0.2650   1.0000   0.0234   0.0235 &   2.2683 f
  data arrival time                                                                        2.2683

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9377     3.3377
  clock reconvergence pessimism                                                 0.0951     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.3328 r
  library setup time                                          1.0000           -1.2461     2.0867
  data required time                                                                       2.0867
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0867
  data arrival time                                                                       -2.2683
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1816


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0381     1.0381
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                                     0.1155                     0.0000     1.0381 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.2570   1.0000            1.2071 &   2.2453 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   4.0353 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0443   0.2570   1.0000   0.0308   0.0309 &   2.2761 f
  data arrival time                                                                        2.2761

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9402     3.3402
  clock reconvergence pessimism                                                 0.0949     3.4352
  clock uncertainty                                                            -0.1000     3.3352
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.3352 r
  library setup time                                          1.0000           -1.2390     2.0962
  data required time                                                                       2.0962
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0962
  data arrival time                                                                       -2.2761
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1800


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2155   1.0000            1.2917 &   2.3347 f
  I_RISC_CORE/n1927 (net)      1   2.2710 
  I_RISC_CORE/gre_a_BUF_1353_inst_7507/A (NBUFFX16_HVT)
                                            0.0000   0.2155   1.0000   0.0000   0.0000 &   2.3348 f
  I_RISC_CORE/gre_a_BUF_1353_inst_7507/Y (NBUFFX16_HVT)
                                                     0.3014   1.0000            0.4563 &   2.7910 f
  I_RISC_CORE/gre_a_BUF_1353_30 (net)
                               8  64.1772 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/SI (SDFFARX2_RVT)
                                            0.0418   0.3015   1.0000   0.0295   0.0300 &   2.8210 f
  data arrival time                                                                        2.8210

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9478     3.3478
  clock reconvergence pessimism                                                 0.0923     3.4401
  clock uncertainty                                                            -0.1000     3.3401
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFARX2_RVT)                        3.3401 r
  library setup time                                          1.0000           -0.6987     2.6414
  data required time                                                                       2.6414
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6414
  data arrival time                                                                       -2.8210
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1796


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0381     1.0381
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                                     0.1155                     0.0000     1.0381 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.2448   1.0000            1.1980 &   2.2362 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   3.6694 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0467   0.2448   1.0000   0.0335   0.0336 &   2.2697 f
  data arrival time                                                                        2.2697

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9402     3.3402
  clock reconvergence pessimism                                                 0.0949     3.4352
  clock uncertainty                                                            -0.1000     3.3352
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.3352 r
  library setup time                                          1.0000           -1.2321     2.1031
  data required time                                                                       2.1031
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1031
  data arrival time                                                                       -2.2697
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1666


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.2421   1.0000            1.1933 &   2.2291 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   3.5885 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0490   0.2421   1.0000   0.0344   0.0345 &   2.2636 f
  data arrival time                                                                        2.2636

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9377     3.3377
  clock reconvergence pessimism                                                 0.0951     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.3328 r
  library setup time                                          1.0000           -1.2331     2.0997
  data required time                                                                       2.0997
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0997
  data arrival time                                                                       -2.2636
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1639


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.2476   1.0000            1.1975 &   2.2332 f
  I_RISC_CORE/n2 (net)         2   3.7541 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/SI (SDFFX1_HVT)
                                            0.0398   0.2476   1.0000   0.0267   0.0268 &   2.2600 f
  data arrival time                                                                        2.2600

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9377     3.3377
  clock reconvergence pessimism                                                 0.0951     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.3328 r
  library setup time                                          1.0000           -1.2362     2.0966
  data required time                                                                       2.0966
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0966
  data arrival time                                                                       -2.2600
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1634


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.2203   1.0000            1.1766 &   2.2123 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__1_ (net)
                               2   2.9235 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0392   0.2203   1.0000   0.0274   0.0274 &   2.2398 f
  data arrival time                                                                        2.2398

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9346     3.3346
  clock reconvergence pessimism                                                 0.0740     3.4086
  clock uncertainty                                                            -0.1000     3.3086
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.3086 r
  library setup time                                          1.0000           -1.2239     2.0848
  data required time                                                                       2.0848
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0848
  data arrival time                                                                       -2.2398
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1550


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[22] (out)                        0.0000   0.1373   1.0000   0.0000   0.0044 &   4.0961 f
  data arrival time                                                                        4.0961

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1525


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[27] (out)                        0.0000   0.1374   1.0000   0.0000   0.0044 &   4.0961 f
  data arrival time                                                                        4.0961

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1525


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[29] (out)                        0.0000   0.1374   1.0000   0.0000   0.0044 &   4.0961 f
  data arrival time                                                                        4.0961

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1525


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[1] (out)                         0.0000   0.1374   1.0000   0.0000   0.0044 &   4.0960 f
  data arrival time                                                                        4.0960

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1525


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[25] (out)                        0.0000   0.1373   1.0000   0.0000   0.0044 &   4.0960 f
  data arrival time                                                                        4.0960

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1525


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[31] (out)                        0.0000   0.1374   1.0000   0.0000   0.0044 &   4.0960 f
  data arrival time                                                                        4.0960

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1525


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                                     0.1186                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.2360   1.0000            1.1935 &   2.2329 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   3.4004 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0432   0.2360   1.0000   0.0310   0.0311 &   2.2640 f
  data arrival time                                                                        2.2640

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9418     3.3418
  clock reconvergence pessimism                                                 0.0947     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2249     2.1115
  data required time                                                                       2.1115
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1115
  data arrival time                                                                       -2.2640
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1525


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[16] (out)                        0.0000   0.1372   1.0000   0.0000   0.0042 &   4.0959 f
  data arrival time                                                                        4.0959

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0959
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1523


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[18] (out)                        0.0000   0.1372   1.0000   0.0000   0.0042 &   4.0959 f
  data arrival time                                                                        4.0959

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0959
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1523


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[20] (out)                        0.0000   0.1371   1.0000   0.0000   0.0041 &   4.0958 f
  data arrival time                                                                        4.0958

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0958
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1522


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[8] (out)                         0.0000   0.1373   1.0000   0.0000   0.0041 &   4.0958 f
  data arrival time                                                                        4.0958

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0958
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1522


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[6] (out)                         0.0000   0.1372   1.0000   0.0000   0.0041 &   4.0958 f
  data arrival time                                                                        4.0958

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0958
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1522


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[4] (out)                         0.0000   0.1372   1.0000   0.0000   0.0041 &   4.0958 f
  data arrival time                                                                        4.0958

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0958
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1522


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[2] (out)                         0.0000   0.1372   1.0000   0.0000   0.0041 &   4.0958 f
  data arrival time                                                                        4.0958

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0958
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1522


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[10] (out)                        0.0000   0.1374   1.0000   0.0000   0.0038 &   4.0954 f
  data arrival time                                                                        4.0954

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1519


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[12] (out)                        0.0000   0.1374   1.0000   0.0000   0.0038 &   4.0954 f
  data arrival time                                                                        4.0954

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1519


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0824     1.0824
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1097                     0.0000     1.0824 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3311   1.0000            0.9234 &   2.0058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.6747 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0716   0.3311   1.0000   0.0502   0.0502 &   2.0561 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3754   1.0000            0.4290 &   2.4851 f
  HFSNET_167 (net)             1   5.1612 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0000   0.3754   1.0000   0.0000   0.0002 &   2.4853 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.5249   1.0000            0.5253 &   3.0106 r
  ZINV_301_20 (net)            2   6.2025 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1037   0.5249   1.0000   0.0744   0.0746 &   3.0852 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2305   1.0000            0.3521 &   3.4373 f
  copt_gre_net_1536 (net)      1   0.5886 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2305   1.0000   0.0000   0.0000 &   3.4373 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1654   1.0000            0.3968 &   3.8341 f
  ropt_net_1872 (net)          1   2.5582 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1654   1.0000   0.0000   0.0000 &   3.8341 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1368   1.0000            0.2575 &   4.0917 f
  sd_DQ_en[1] (net)           16 162.2674 
  sd_DQ_en[14] (out)                        0.0000   0.1375   1.0000   0.0000   0.0037 &   4.0954 f
  data arrival time                                                                        4.0954

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1518


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX1_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/Q (SDFFX1_HVT)
                                                     0.2605   1.0000            1.2293 &   2.2458 f
  I_RISC_CORE/Oprnd_A[6] (net)
                               3   4.1255 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.2605   1.0000   0.0000   0.0000 &   2.2459 f
  data arrival time                                                                        2.2459

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX1_HVT)                                  3.3136 r
  library setup time                                          1.0000           -1.2179     2.0958
  data required time                                                                       2.0958
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0958
  data arrival time                                                                       -2.2459
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1501


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0207     1.0207
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX1_HVT)
                                                     0.1473                     0.0000     1.0207 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/Q (SDFFX1_HVT)
                                                     0.2595   1.0000            1.2320 &   2.2526 f
  I_RISC_CORE/Oprnd_B[5] (net)
                               4   4.0999 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/SI (SDFFX1_HVT)
                                            0.0000   0.2595   1.0000   0.0000   0.0000 &   2.2527 f
  data arrival time                                                                        2.2527

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9293     3.3293
  clock reconvergence pessimism                                                 0.0883     3.4176
  clock uncertainty                                                            -0.1000     3.3176
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/CLK (SDFFX1_HVT)                                  3.3176 r
  library setup time                                          1.0000           -1.2140     2.1035
  data required time                                                                       2.1035
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1035
  data arrival time                                                                       -2.2527
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1492


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0343     1.0343
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                                     0.1097                     0.0000     1.0343 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.2391   1.0000            1.1895 &   2.2238 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   3.4979 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0339   0.2391   1.0000   0.0234   0.0235 &   2.2473 f
  data arrival time                                                                        2.2473

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9362     3.3362
  clock reconvergence pessimism                                                 0.0951     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.3313 r
  library setup time                                          1.0000           -1.2329     2.0984
  data required time                                                                       2.0984
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0984
  data arrival time                                                                       -2.2473
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1489


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0343     1.0343
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                                     0.1097                     0.0000     1.0343 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.2242   1.0000            1.1781 &   2.2123 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   3.0429 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0570   0.2242   1.0000   0.0410   0.0411 &   2.2534 f
  data arrival time                                                                        2.2534

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9362     3.3362
  clock reconvergence pessimism                                                 0.0951     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.3313 r
  library setup time                                          1.0000           -1.2245     2.1068
  data required time                                                                       2.1068
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1068
  data arrival time                                                                       -2.2534
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1467


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX1_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/Q (SDFFX1_HVT)
                                                     0.2253   1.0000            1.2032 &   2.2198 f
  I_RISC_CORE/Oprnd_A[4] (net)
                               3   3.0735 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/SI (SDFFX2_HVT)
                                            0.0270   0.2253   1.0000   0.0187   0.0187 &   2.2385 f
  data arrival time                                                                        2.2385

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/CLK (SDFFX2_HVT)                                  3.3136 r
  library setup time                                          1.0000           -1.2204     2.0933
  data required time                                                                       2.0933
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0933
  data arrival time                                                                       -2.2385
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1452


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0379     1.0379
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                                     0.1151                     0.0000     1.0379 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.2203   1.0000            1.1791 &   2.2170 f
  I_RISC_CORE/Stack_Mem[11] (net)
                               2   2.9261 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0194   0.2203   1.0000   0.0135   0.0135 &   2.2304 f
  data arrival time                                                                        2.2304

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9362     3.3362
  clock reconvergence pessimism                                                 0.0740     3.4103
  clock uncertainty                                                            -0.1000     3.3103
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.3103 r
  library setup time                                          1.0000           -1.2224     2.0879
  data required time                                                                       2.0879
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0879
  data arrival time                                                                       -2.2304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1426


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.2350   1.0000            1.1879 &   2.2236 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   3.3709 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0316   0.2350   1.0000   0.0216   0.0216 &   2.2452 f
  data arrival time                                                                        2.2452

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9377     3.3377
  clock reconvergence pessimism                                                 0.0951     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.3328 r
  library setup time                                          1.0000           -1.2291     2.1037
  data required time                                                                       2.1037
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1037
  data arrival time                                                                       -2.2452
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1415


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_21
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[8] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0843     1.0843
  I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK (SDFFASX1_HVT)     0.1151                     0.0000     1.0843 r
  I_SDRAM_TOP/I_SDRAM_IF/R_21/Q (SDFFASX1_HVT)       0.2225   1.0000            1.4106 &   2.4949 f
  I_SDRAM_TOP/I_SDRAM_IF/n110 (net)
                               2   2.3775 
  I_SDRAM_TOP/I_SDRAM_IF/U454/A0 (HADDX1_HVT)
                                            0.0000   0.2225   1.0000   0.0000   0.0000 &   2.4949 f
  I_SDRAM_TOP/I_SDRAM_IF/U454/SO (HADDX1_HVT)        0.3505   1.0000            0.9140 &   3.4090 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[8] (net)
                               1   4.3732 
  HFSBUF_4_121/A (NBUFFX4_HVT)              0.0297   0.3505   1.0000   0.0206   0.0207 &   3.4297 f
  HFSBUF_4_121/Y (NBUFFX4_HVT)                       0.3531   1.0000            0.6119 &   4.0417 f
  sd_A[8] (net)                1  24.4887 
  sd_A[8] (out)                             0.0523   0.3533   1.0000   0.0360   0.0414 &   4.0831 f
  data arrival time                                                                        4.0831

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0831
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1395


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                                     0.1174                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.2177   1.0000            1.1787 &   2.2181 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   2.8455 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0239   0.2177   1.0000   0.0165   0.0166 &   2.2347 f
  data arrival time                                                                        2.2347

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9401     3.3401
  clock reconvergence pessimism                                                 0.0740     3.4141
  clock uncertainty                                                            -0.1000     3.3141
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.3141 r
  library setup time                                          1.0000           -1.2170     2.0972
  data required time                                                                       2.0972
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0972
  data arrival time                                                                       -2.2347
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1375


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                                     0.1123                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.2291   1.0000            1.1837 &   2.2194 f
  I_RISC_CORE/Return_Addr[0] (net)
                               2   3.1916 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/SI (SDFFX1_HVT)
                                            0.0303   0.2291   1.0000   0.0212   0.0213 &   2.2407 f
  data arrival time                                                                        2.2407

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9378     3.3378
  clock reconvergence pessimism                                                 0.0950     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.3328 r
  library setup time                                          1.0000           -1.2254     2.1074
  data required time                                                                       2.1074
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1074
  data arrival time                                                                       -2.2407
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1333


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0379     1.0379
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                                     0.1151                     0.0000     1.0379 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.2302   1.0000            1.1866 &   2.2245 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   3.2247 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0281   0.2302   1.0000   0.0189   0.0190 &   2.2434 f
  data arrival time                                                                        2.2434

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9401     3.3401
  clock reconvergence pessimism                                                 0.0948     3.4349
  clock uncertainty                                                            -0.1000     3.3349
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.3349 r
  library setup time                                          1.0000           -1.2240     2.1109
  data required time                                                                       2.1109
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1109
  data arrival time                                                                       -2.2434
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1325


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX1_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/Q (SDFFX1_HVT)
                                                     0.2464   1.0000            1.2194 &   2.2359 f
  I_RISC_CORE/Oprnd_A[12] (net)
                               2   3.7151 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/SI (SDFFX1_HVT)
                                            0.0000   0.2464   1.0000   0.0000   0.0001 &   2.2360 f
  data arrival time                                                                        2.2360

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX1_HVT)                                 3.3136 r
  library setup time                                          1.0000           -1.2098     2.1038
  data required time                                                                       2.1038
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1038
  data arrival time                                                                       -2.2360
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1322


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0381     1.0381
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                                     0.1155                     0.0000     1.0381 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.2278   1.0000            1.1850 &   2.2232 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   3.1537 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0307   0.2278   1.0000   0.0216   0.0216 &   2.2448 f
  data arrival time                                                                        2.2448

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9402     3.3402
  clock reconvergence pessimism                                                 0.0949     3.4352
  clock uncertainty                                                            -0.1000     3.3352
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.3352 r
  library setup time                                          1.0000           -1.2225     2.1127
  data required time                                                                       2.1127
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1127
  data arrival time                                                                       -2.2448
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1321


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0325     1.0325
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                                     0.1076                     0.0000     1.0325 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.2218   1.0000            1.1747 &   2.2073 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   2.9704 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0424   0.2218   1.0000   0.0291   0.0291 &   2.2363 f
  data arrival time                                                                        2.2364

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9346     3.3346
  clock reconvergence pessimism                                                 0.0950     3.4296
  clock uncertainty                                                            -0.1000     3.3296
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.3296 r
  library setup time                                          1.0000           -1.2247     2.1048
  data required time                                                                       2.1048
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1048
  data arrival time                                                                       -2.2364
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1315


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                                     0.1174                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.2292   1.0000            1.1875 &   2.2269 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   3.1935 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0273   0.2292   1.0000   0.0190   0.0190 &   2.2459 f
  data arrival time                                                                        2.2459

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9416     3.3416
  clock reconvergence pessimism                                                 0.0948     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2218     2.1146
  data required time                                                                       2.1146
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1146
  data arrival time                                                                       -2.2459
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1313


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                                     0.1186                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.2298   1.0000            1.1888 &   2.2282 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   3.2118 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0235   0.2298   1.0000   0.0163   0.0163 &   2.2445 f
  data arrival time                                                                        2.2445

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9418     3.3418
  clock reconvergence pessimism                                                 0.0947     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2214     2.1151
  data required time                                                                       2.1151
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1151
  data arrival time                                                                       -2.2445
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1294


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0165     1.0165
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX1_HVT)
                                                     0.1430                     0.0000     1.0165 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX1_HVT)
                                                     0.2295   1.0000            1.2065 &   2.2230 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               3   3.2020 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/SI (SDFFX1_HVT)
                                            0.0276   0.2295   1.0000   0.0192   0.0192 &   2.2422 f
  data arrival time                                                                        2.2422

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9247     3.3247
  clock reconvergence pessimism                                                 0.0890     3.4136
  clock uncertainty                                                            -0.1000     3.3136
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX1_HVT)                                  3.3136 r
  library setup time                                          1.0000           -1.2000     2.1136
  data required time                                                                       2.1136
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1136
  data arrival time                                                                       -2.2422
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1285


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                                     0.1186                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.2360   1.0000            1.1936 &   2.2330 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   3.4028 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0000   0.2360   1.0000   0.0000   0.0001 &   2.2330 f
  data arrival time                                                                        2.2330

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9418     3.3418
  clock reconvergence pessimism                                                 0.0947     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2249     2.1115
  data required time                                                                       2.1115
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1115
  data arrival time                                                                       -2.2330
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1215


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                                     0.1186                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.2219   1.0000            1.1827 &   2.2221 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   2.9730 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0269   0.2219   1.0000   0.0187   0.0187 &   2.2409 f
  data arrival time                                                                        2.2409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9418     3.3418
  clock reconvergence pessimism                                                 0.0947     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2169     2.1195
  data required time                                                                       2.1195
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1195
  data arrival time                                                                       -2.2409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1213


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/Q (SDFFX1_HVT)
                                                     0.2239   1.0000            1.2016 &   2.2165 f
  I_RISC_CORE/Op_Result[3] (net)
                               2   3.0306 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/SI (SDFFX1_HVT)
                                            0.0273   0.2239   1.0000   0.0184   0.0184 &   2.2349 f
  data arrival time                                                                        2.2349

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/CLK (SDFFX1_HVT)                                   3.3120 r
  library setup time                                          1.0000           -1.1973     2.1147
  data required time                                                                       2.1147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1147
  data arrival time                                                                       -2.2349
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1202


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0381     1.0381
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                                     0.1155                     0.0000     1.0381 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.2083   1.0000            1.1701 &   2.2082 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   2.5611 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0221   0.2083   1.0000   0.0153   0.0153 &   2.2236 f
  data arrival time                                                                        2.2236

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9416     3.3416
  clock reconvergence pessimism                                                 0.0740     3.4156
  clock uncertainty                                                            -0.1000     3.3156
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.3156 r
  library setup time                                          1.0000           -1.2100     2.1056
  data required time                                                                       2.1056
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1056
  data arrival time                                                                       -2.2236
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1179


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0379     1.0379
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                                     0.1151                     0.0000     1.0379 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.2202   1.0000            1.1790 &   2.2169 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   2.9229 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0230   0.2202   1.0000   0.0160   0.0160 &   2.2329 f
  data arrival time                                                                        2.2329

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9401     3.3401
  clock reconvergence pessimism                                                 0.0948     3.4349
  clock uncertainty                                                            -0.1000     3.3349
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.3349 r
  library setup time                                          1.0000           -1.2184     2.1165
  data required time                                                                       2.1165
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1165
  data arrival time                                                                       -2.2329
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1164


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0381     1.0381
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                                     0.1155                     0.0000     1.0381 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.2131   1.0000            1.1738 &   2.2119 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   2.7064 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0322   0.2131   1.0000   0.0229   0.0229 &   2.2348 f
  data arrival time                                                                        2.2348

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9402     3.3402
  clock reconvergence pessimism                                                 0.0949     3.4352
  clock uncertainty                                                            -0.1000     3.3352
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.3352 r
  library setup time                                          1.0000           -1.2141     2.1210
  data required time                                                                       2.1210
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1210
  data arrival time                                                                       -2.2348
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1138


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                                     0.1186                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.2195   1.0000            1.1809 &   2.2203 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   2.8987 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0208   0.2195   1.0000   0.0144   0.0144 &   2.2347 f
  data arrival time                                                                        2.2347

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9418     3.3418
  clock reconvergence pessimism                                                 0.0947     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2155     2.1209
  data required time                                                                       2.1209
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1209
  data arrival time                                                                       -2.2347
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1138


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0343     1.0343
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                                     0.1097                     0.0000     1.0343 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.2284   1.0000            1.1813 &   2.2156 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   3.1716 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.2284   1.0000   0.0000   0.0000 &   2.2156 f
  data arrival time                                                                        2.2156

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9362     3.3362
  clock reconvergence pessimism                                                 0.0951     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.3313 r
  library setup time                                          1.0000           -1.2269     2.1044
  data required time                                                                       2.1044
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1044
  data arrival time                                                                       -2.2156
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1112


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.2033   1.0000            1.1858 &   2.2007 f
  I_RISC_CORE/Op_Result[1] (net)
                               2   2.4062 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/SI (SDFFX1_HVT)
                                            0.0538   0.2033   1.0000   0.0366   0.0366 &   2.2374 f
  data arrival time                                                                        2.2374

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)                                   3.3120 r
  library setup time                                          1.0000           -1.1853     2.1267
  data required time                                                                       2.1267
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1267
  data arrival time                                                                       -2.2374
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1107


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                                     0.1186                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.2279   1.0000            1.1873 &   2.2267 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   3.1551 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0000   0.2279   1.0000   0.0000   0.0000 &   2.2268 f
  data arrival time                                                                        2.2268

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9418     3.3418
  clock reconvergence pessimism                                                 0.0947     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2203     2.1161
  data required time                                                                       2.1161
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1161
  data arrival time                                                                       -2.2268
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1106


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0343     1.0343
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                                     0.1097                     0.0000     1.0343 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.2277   1.0000            1.1808 &   2.2151 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   3.1507 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2277   1.0000   0.0000   0.0000 &   2.2151 f
  data arrival time                                                                        2.2151

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9362     3.3362
  clock reconvergence pessimism                                                 0.0951     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.3313 r
  library setup time                                          1.0000           -1.2265     2.1048
  data required time                                                                       2.1048
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1048
  data arrival time                                                                       -2.2151
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1103


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.1123                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.2081   1.0000            1.1677 &   2.2034 f
  I_RISC_CORE/Return_Addr[6] (net)
                               2   2.5542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0378   0.2081   1.0000   0.0256   0.0256 &   2.2290 f
  data arrival time                                                                        2.2290

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9378     3.3378
  clock reconvergence pessimism                                                 0.0950     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.3328 r
  library setup time                                          1.0000           -1.2136     2.1192
  data required time                                                                       2.1192
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1192
  data arrival time                                                                       -2.2290
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1098


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                                     0.1174                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.2083   1.0000            1.1715 &   2.2109 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   2.5607 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0344   0.2083   1.0000   0.0246   0.0246 &   2.2356 f
  data arrival time                                                                        2.2356

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9416     3.3416
  clock reconvergence pessimism                                                 0.0948     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2100     2.1264
  data required time                                                                       2.1264
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1264
  data arrival time                                                                       -2.2356
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1091


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0379     1.0379
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                                     0.1151                     0.0000     1.0379 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.2145   1.0000            1.1746 &   2.2125 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   2.7494 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0221   0.2145   1.0000   0.0153   0.0153 &   2.2278 f
  data arrival time                                                                        2.2278

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9401     3.3401
  clock reconvergence pessimism                                                 0.0948     3.4349
  clock uncertainty                                                            -0.1000     3.3349
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.3349 r
  library setup time                                          1.0000           -1.2152     2.1198
  data required time                                                                       2.1198
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1198
  data arrival time                                                                       -2.2278
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1081


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0387     1.0387
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                                     0.1170                     0.0000     1.0387 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.2124   1.0000            1.1744 &   2.2131 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   2.6854 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0255   0.2124   1.0000   0.0177   0.0177 &   2.2308 f
  data arrival time                                                                        2.2308

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9410     3.3410
  clock reconvergence pessimism                                                 0.0948     3.4358
  clock uncertainty                                                            -0.1000     3.3358
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.3358 r
  library setup time                                          1.0000           -1.2126     2.1231
  data required time                                                                       2.1231
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1231
  data arrival time                                                                       -2.2308
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1076


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.2171   1.0000            1.1742 &   2.2099 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   2.8264 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0157   0.2171   1.0000   0.0109   0.0109 &   2.2208 f
  data arrival time                                                                        2.2208

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9377     3.3377
  clock reconvergence pessimism                                                 0.0951     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.3328 r
  library setup time                                          1.0000           -1.2190     2.1138
  data required time                                                                       2.1138
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1138
  data arrival time                                                                       -2.2208
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1070


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0205     1.0205
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/CLK (SDFFX1_HVT)
                                                     0.1473                     0.0000     1.0205 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/Q (SDFFX1_HVT)
                                                     0.2100   1.0000            1.1947 &   2.2152 f
  I_RISC_CORE/Oprnd_B[8] (net)
                               3   2.6095 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/SI (SDFFX2_HVT)
                                            0.0000   0.2100   1.0000   0.0000   0.0000 &   2.2153 f
  data arrival time                                                                        2.2153

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9293     3.3293
  clock reconvergence pessimism                                                 0.0883     3.4176
  clock uncertainty                                                            -0.1000     3.3176
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)                                 3.3176 r
  library setup time                                          1.0000           -1.2080     2.1095
  data required time                                                                       2.1095
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1095
  data arrival time                                                                       -2.2153
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1057


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0379     1.0379
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                                     0.1151                     0.0000     1.0379 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.2128   1.0000            1.1733 &   2.2112 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   2.6963 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0195   0.2128   1.0000   0.0135   0.0135 &   2.2247 f
  data arrival time                                                                        2.2247

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9401     3.3401
  clock reconvergence pessimism                                                 0.0948     3.4349
  clock uncertainty                                                            -0.1000     3.3349
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.3349 r
  library setup time                                          1.0000           -1.2142     2.1207
  data required time                                                                       2.1207
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1207
  data arrival time                                                                       -2.2247
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1040


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0205     1.0205
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX1_HVT)
                                                     0.1473                     0.0000     1.0205 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/Q (SDFFX1_HVT)
                                                     0.2074   1.0000            1.1927 &   2.2132 f
  I_RISC_CORE/Oprnd_B[9] (net)
                               3   2.5315 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/SI (SDFFX2_HVT)
                                            0.0000   0.2074   1.0000   0.0000   0.0000 &   2.2133 f
  data arrival time                                                                        2.2133

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9293     3.3293
  clock reconvergence pessimism                                                 0.0883     3.4176
  clock uncertainty                                                            -0.1000     3.3176
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)                                 3.3176 r
  library setup time                                          1.0000           -1.2065     2.1111
  data required time                                                                       2.1111
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1111
  data arrival time                                                                       -2.2133
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1022


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0381     1.0381
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                                     0.1155                     0.0000     1.0381 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.2211   1.0000            1.1799 &   2.2180 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   2.9495 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.2211   1.0000   0.0000   0.0000 &   2.2181 f
  data arrival time                                                                        2.2181

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9402     3.3402
  clock reconvergence pessimism                                                 0.0949     3.4352
  clock uncertainty                                                            -0.1000     3.3352
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.3352 r
  library setup time                                          1.0000           -1.2187     2.1165
  data required time                                                                       2.1165
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1165
  data arrival time                                                                       -2.2181
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1016


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                                     0.1186                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.2209   1.0000            1.1820 &   2.2214 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   2.9426 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2209   1.0000   0.0000   0.0000 &   2.2214 f
  data arrival time                                                                        2.2214

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9418     3.3418
  clock reconvergence pessimism                                                 0.0947     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2163     2.1201
  data required time                                                                       2.1201
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1201
  data arrival time                                                                       -2.2214
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1013


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                                     0.1123                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.2102   1.0000            1.1692 &   2.2050 f
  I_RISC_CORE/Return_Addr[4] (net)
                               2   2.6173 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/SI (SDFFX1_HVT)
                                            0.0204   0.2102   1.0000   0.0141   0.0141 &   2.2191 f
  data arrival time                                                                        2.2191

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9378     3.3378
  clock reconvergence pessimism                                                 0.0950     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.3328 r
  library setup time                                          1.0000           -1.2148     2.1180
  data required time                                                                       2.1180
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1180
  data arrival time                                                                       -2.2191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1011


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0387     1.0387
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                                     0.1170                     0.0000     1.0387 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.2063   1.0000            1.1697 &   2.2084 f
  I_RISC_CORE/Stack_Mem[17] (net)
                               2   2.4985 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0264   0.2063   1.0000   0.0185   0.0185 &   2.2269 f
  data arrival time                                                                        2.2269

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9410     3.3410
  clock reconvergence pessimism                                                 0.0948     3.4358
  clock uncertainty                                                            -0.1000     3.3358
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.3358 r
  library setup time                                          1.0000           -1.2091     2.1266
  data required time                                                                       2.1266
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1266
  data arrival time                                                                       -2.2269
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1002


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                                     0.1186                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.2148   1.0000            1.1773 &   2.2167 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   2.7581 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0099   0.2148   1.0000   0.0069   0.0069 &   2.2236 f
  data arrival time                                                                        2.2236

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9418     3.3418
  clock reconvergence pessimism                                                 0.0947     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2129     2.1236
  data required time                                                                       2.1236
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1236
  data arrival time                                                                       -2.2236
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1000


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_17
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_RW (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0850     1.0850
  I_SDRAM_TOP/I_SDRAM_IF/R_17/CLK (SDFFASX1_HVT)     0.1152                     0.0000     1.0850 r
  I_SDRAM_TOP/I_SDRAM_IF/R_17/Q (SDFFASX1_HVT)       0.2208   1.0000            1.4092 &   2.4942 f
  I_SDRAM_TOP/I_SDRAM_IF/n118 (net)
                               2   2.3198 
  I_SDRAM_TOP/I_SDRAM_IF/U458/A0 (HADDX1_HVT)
                                            0.0338   0.2208   1.0000   0.0234   0.0235 &   2.5176 f
  I_SDRAM_TOP/I_SDRAM_IF/U458/SO (HADDX1_HVT)        0.3502   1.0000            0.9124 &   3.4300 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_RW (net)
                               1   4.3648 
  HFSBUF_4_125/A (NBUFFX4_HVT)              0.0289   0.3502   1.0000   0.0200   0.0201 &   3.4502 f
  HFSBUF_4_125/Y (NBUFFX4_HVT)                       0.3110   1.0000            0.5896 &   4.0398 f
  sd_RW (net)                  1  20.2279 
  sd_RW (out)                               0.0000   0.3118   1.0000   0.0000   0.0035 &   4.0433 f
  data arrival time                                                                        4.0433

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0433
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0997


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.2098   1.0000            1.1686 &   2.2043 f
  I_RISC_CORE/Stack_Mem[20] (net)
                               2   2.6047 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0187   0.2098   1.0000   0.0130   0.0130 &   2.2173 f
  data arrival time                                                                        2.2173

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9377     3.3377
  clock reconvergence pessimism                                                 0.0951     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.3328 r
  library setup time                                          1.0000           -1.2149     2.1179
  data required time                                                                       2.1179
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1179
  data arrival time                                                                       -2.2173
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0994


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0343     1.0343
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                                     0.1097                     0.0000     1.0343 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.2075   1.0000            1.1653 &   2.1996 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   2.5364 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0223   0.2075   1.0000   0.0154   0.0154 &   2.2150 f
  data arrival time                                                                        2.2150

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9362     3.3362
  clock reconvergence pessimism                                                 0.0951     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.3313 r
  library setup time                                          1.0000           -1.2152     2.1161
  data required time                                                                       2.1161
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1161
  data arrival time                                                                       -2.2150
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0989


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.1123                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1952   1.0000            1.1578 &   2.1935 f
  I_RISC_CORE/Return_Addr[2] (net)
                               2   2.1637 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0208   0.1952   1.0000   0.0144   0.0144 &   2.2080 f
  data arrival time                                                                        2.2080

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9410     3.3410
  clock reconvergence pessimism                                                 0.0740     3.4150
  clock uncertainty                                                            -0.1000     3.3150
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.3150 r
  library setup time                                          1.0000           -1.2029     2.1122
  data required time                                                                       2.1122
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1122
  data arrival time                                                                       -2.2080
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0958


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0325     1.0325
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                                     0.1076                     0.0000     1.0325 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.2069   1.0000            1.1634 &   2.1959 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   2.5178 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0173   0.2069   1.0000   0.0120   0.0120 &   2.2079 f
  data arrival time                                                                        2.2079

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9346     3.3346
  clock reconvergence pessimism                                                 0.0950     3.4296
  clock uncertainty                                                            -0.1000     3.3296
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.3296 r
  library setup time                                          1.0000           -1.2164     2.1132
  data required time                                                                       2.1132
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1132
  data arrival time                                                                       -2.2079
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0947


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_23
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[7] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0843     1.0843
  I_SDRAM_TOP/I_SDRAM_IF/R_23/CLK (SDFFASX1_HVT)     0.1151                     0.0000     1.0843 r
  I_SDRAM_TOP/I_SDRAM_IF/R_23/Q (SDFFASX1_HVT)       0.2295   1.0000            1.4168 &   2.5011 f
  I_SDRAM_TOP/I_SDRAM_IF/n106 (net)
                               2   2.6113 
  I_SDRAM_TOP/I_SDRAM_IF/U461/A0 (HADDX1_HVT)
                                            0.0000   0.2295   1.0000   0.0000   0.0000 &   2.5011 f
  I_SDRAM_TOP/I_SDRAM_IF/U461/SO (HADDX1_HVT)        0.3346   1.0000            0.9070 &   3.4081 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[7] (net)
                               1   3.8763 
  HFSBUF_4_128/A (NBUFFX4_HVT)              0.0675   0.3346   1.0000   0.0462   0.0463 &   3.4544 f
  HFSBUF_4_128/Y (NBUFFX4_HVT)                       0.2989   1.0000            0.5709 &   4.0253 f
  sd_A[7] (net)                1  19.0481 
  sd_A[7] (out)                             0.0140   0.2995   1.0000   0.0097   0.0123 &   4.0376 f
  data arrival time                                                                        4.0376

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0376
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0941


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0325     1.0325
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                                     0.1076                     0.0000     1.0325 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.2067   1.0000            1.1632 &   2.1958 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   2.5130 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0150   0.2067   1.0000   0.0104   0.0104 &   2.2062 f
  data arrival time                                                                        2.2062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9346     3.3346
  clock reconvergence pessimism                                                 0.0950     3.4296
  clock uncertainty                                                            -0.1000     3.3296
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.3296 r
  library setup time                                          1.0000           -1.2163     2.1132
  data required time                                                                       2.1132
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1132
  data arrival time                                                                       -2.2062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0929


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0325     1.0325
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                                     0.1076                     0.0000     1.0325 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1976   1.0000            1.1563 &   2.1888 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   2.2365 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0320   0.1976   1.0000   0.0223   0.0223 &   2.2111 f
  data arrival time                                                                        2.2111

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9346     3.3346
  clock reconvergence pessimism                                                 0.0950     3.4296
  clock uncertainty                                                            -0.1000     3.3296
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.3296 r
  library setup time                                          1.0000           -1.2112     2.1183
  data required time                                                                       2.1183
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1183
  data arrival time                                                                       -2.2111
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0927


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                                     0.1174                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.2130   1.0000            1.1751 &   2.2145 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   2.7041 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.2130   1.0000   0.0000   0.0000 &   2.2146 f
  data arrival time                                                                        2.2146

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9416     3.3416
  clock reconvergence pessimism                                                 0.0948     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2127     2.1238
  data required time                                                                       2.1238
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1238
  data arrival time                                                                       -2.2146
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0908


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0379     1.0379
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                                     0.1151                     0.0000     1.0379 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.2024   1.0000            1.1654 &   2.2032 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   2.3816 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0180   0.2024   1.0000   0.0125   0.0125 &   2.2158 f
  data arrival time                                                                        2.2158

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9401     3.3401
  clock reconvergence pessimism                                                 0.0948     3.4349
  clock uncertainty                                                            -0.1000     3.3349
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.3349 r
  library setup time                                          1.0000           -1.2083     2.1266
  data required time                                                                       2.1266
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1266
  data arrival time                                                                       -2.2158
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0892


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0379     1.0379
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                                     0.1151                     0.0000     1.0379 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.1930   1.0000            1.1582 &   2.1961 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   2.0966 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0346   0.1930   1.0000   0.0248   0.0249 &   2.2209 f
  data arrival time                                                                        2.2209

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9401     3.3401
  clock reconvergence pessimism                                                 0.0948     3.4349
  clock uncertainty                                                            -0.1000     3.3349
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.3349 r
  library setup time                                          1.0000           -1.2030     2.1319
  data required time                                                                       2.1319
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1319
  data arrival time                                                                       -2.2209
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0890


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0381     1.0381
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                                     0.1155                     0.0000     1.0381 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1996   1.0000            1.1635 &   2.2016 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   2.2971 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0223   0.1996   1.0000   0.0154   0.0155 &   2.2171 f
  data arrival time                                                                        2.2171

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9402     3.3402
  clock reconvergence pessimism                                                 0.0949     3.4352
  clock uncertainty                                                            -0.1000     3.3352
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.3352 r
  library setup time                                          1.0000           -1.2065     2.1287
  data required time                                                                       2.1287
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1287
  data arrival time                                                                       -2.2171
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0884


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                                     0.1123                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.2106   1.0000            1.1695 &   2.2053 f
  I_RISC_CORE/Return_Addr[1] (net)
                               2   2.6291 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.2106   1.0000   0.0000   0.0000 &   2.2053 f
  data arrival time                                                                        2.2053

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9378     3.3378
  clock reconvergence pessimism                                                 0.0950     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.3328 r
  library setup time                                          1.0000           -1.2150     2.1178
  data required time                                                                       2.1178
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1178
  data arrival time                                                                       -2.2053
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0875


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0343     1.0343
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                                     0.1097                     0.0000     1.0343 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.2101   1.0000            1.1673 &   2.2015 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   2.6137 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0000   0.2101   1.0000   0.0000   0.0000 &   2.2016 f
  data arrival time                                                                        2.2016

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9362     3.3362
  clock reconvergence pessimism                                                 0.0951     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.3313 r
  library setup time                                          1.0000           -1.2166     2.1147
  data required time                                                                       2.1147
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1147
  data arrival time                                                                       -2.2016
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0869


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/Q (SDFFX1_HVT)
                                                     0.2127   1.0000            1.1931 &   2.2080 f
  I_RISC_CORE/Op_Result[6] (net)
                               2   2.6932 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/SI (SDFFX1_HVT)
                                            0.0000   0.2127   1.0000   0.0000   0.0000 &   2.2080 f
  data arrival time                                                                        2.2080

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)                                   3.3120 r
  library setup time                                          1.0000           -1.1908     2.1212
  data required time                                                                       2.1212
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1212
  data arrival time                                                                       -2.2080
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0868


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/Q (SDFFX1_HVT)
                                                     0.1923   1.0000            1.1774 &   2.1923 f
  I_RISC_CORE/Op_Result[7] (net)
                               2   2.0720 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/SI (SDFFX1_HVT)
                                            0.0387   0.1923   1.0000   0.0263   0.0264 &   2.2187 f
  data arrival time                                                                        2.2187

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)                                   3.3120 r
  library setup time                                          1.0000           -1.1789     2.1331
  data required time                                                                       2.1331
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1331
  data arrival time                                                                       -2.2187
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0856


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                                     0.1174                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.2085   1.0000            1.1717 &   2.2111 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   2.5665 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2085   1.0000   0.0000   0.0000 &   2.2111 f
  data arrival time                                                                        2.2111

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9416     3.3416
  clock reconvergence pessimism                                                 0.0948     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2101     2.1263
  data required time                                                                       2.1263
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1263
  data arrival time                                                                       -2.2111
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0848


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                                     0.1174                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.1971   1.0000            1.1629 &   2.2024 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   2.2206 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0203   0.1971   1.0000   0.0136   0.0137 &   2.2160 f
  data arrival time                                                                        2.2160

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9416     3.3416
  clock reconvergence pessimism                                                 0.0948     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.2036     2.1328
  data required time                                                                       2.1328
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1328
  data arrival time                                                                       -2.2160
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0832


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/Q (SDFFX1_HVT)
                                                     0.2097   1.0000            1.1908 &   2.2057 f
  I_RISC_CORE/Op_Result[4] (net)
                               2   2.6019 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/SI (SDFFX1_HVT)
                                            0.0000   0.2097   1.0000   0.0000   0.0000 &   2.2057 f
  data arrival time                                                                        2.2057

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)                                   3.3120 r
  library setup time                                          1.0000           -1.1891     2.1229
  data required time                                                                       2.1229
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1229
  data arrival time                                                                       -2.2057
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0381     1.0381
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                                     0.1155                     0.0000     1.0381 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.2064   1.0000            1.1687 &   2.2068 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   2.5035 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.2064   1.0000   0.0000   0.0000 &   2.2068 f
  data arrival time                                                                        2.2068

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9402     3.3402
  clock reconvergence pessimism                                                 0.0949     3.4352
  clock uncertainty                                                            -0.1000     3.3352
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.3352 r
  library setup time                                          1.0000           -1.2103     2.1248
  data required time                                                                       2.1248
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1248
  data arrival time                                                                       -2.2068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0820


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0387     1.0387
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                                     0.1170                     0.0000     1.0387 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1936   1.0000            1.1600 &   2.1987 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   2.1141 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0240   0.1936   1.0000   0.0167   0.0167 &   2.2154 f
  data arrival time                                                                        2.2154

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9410     3.3410
  clock reconvergence pessimism                                                 0.0948     3.4358
  clock uncertainty                                                            -0.1000     3.3358
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.3358 r
  library setup time                                          1.0000           -1.2019     2.1338
  data required time                                                                       2.1338
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1338
  data arrival time                                                                       -2.2154
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0816


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/Q (SDFFX1_HVT)
                                                     0.1971   1.0000            1.1811 &   2.1960 f
  I_RISC_CORE/Op_Result[13] (net)
                               2   2.2200 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/SI (SDFFX1_HVT)
                                            0.0214   0.1971   1.0000   0.0148   0.0149 &   2.2109 f
  data arrival time                                                                        2.2109

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)                                  3.3120 r
  library setup time                                          1.0000           -1.1818     2.1303
  data required time                                                                       2.1303
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1303
  data arrival time                                                                       -2.2109
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0807


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0387     1.0387
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                                     0.1170                     0.0000     1.0387 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.2052   1.0000            1.1688 &   2.2076 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   2.4659 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2052   1.0000   0.0000   0.0000 &   2.2076 f
  data arrival time                                                                        2.2076

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9410     3.3410
  clock reconvergence pessimism                                                 0.0948     3.4358
  clock uncertainty                                                            -0.1000     3.3358
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.3358 r
  library setup time                                          1.0000           -1.2085     2.1272
  data required time                                                                       2.1272
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1272
  data arrival time                                                                       -2.2076
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0803


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0325     1.0325
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                                     0.1076                     0.0000     1.0325 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.2002   1.0000            1.1582 &   2.1907 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   2.3138 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2002   1.0000   0.0000   0.0000 &   2.1908 f
  data arrival time                                                                        2.1908

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9346     3.3346
  clock reconvergence pessimism                                                 0.0950     3.4296
  clock uncertainty                                                            -0.1000     3.3296
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.3296 r
  library setup time                                          1.0000           -1.2127     2.1169
  data required time                                                                       2.1169
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1169
  data arrival time                                                                       -2.1908
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0739


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0343     1.0343
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                                     0.1097                     0.0000     1.0343 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1916   1.0000            1.1532 &   2.1874 f
  I_RISC_CORE/Stack_Mem[23] (net)
                               2   2.0533 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0165   0.1916   1.0000   0.0114   0.0114 &   2.1989 f
  data arrival time                                                                        2.1989

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9362     3.3362
  clock reconvergence pessimism                                                 0.0951     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.3313 r
  library setup time                                          1.0000           -1.2063     2.1251
  data required time                                                                       2.1251
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1251
  data arrival time                                                                       -2.1989
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0738


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0325     1.0325
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                                     0.1076                     0.0000     1.0325 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1904   1.0000            1.1507 &   2.1832 f
  I_RISC_CORE/Stack_Mem[2] (net)
                               2   2.0155 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0184   0.1904   1.0000   0.0127   0.0127 &   2.1960 f
  data arrival time                                                                        2.1960

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9346     3.3346
  clock reconvergence pessimism                                                 0.0950     3.4296
  clock uncertainty                                                            -0.1000     3.3296
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.3296 r
  library setup time                                          1.0000           -1.2072     2.1224
  data required time                                                                       2.1224
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1224
  data arrival time                                                                       -2.1960
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0736


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0387     1.0387
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                                     0.1170                     0.0000     1.0387 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1892   1.0000            1.1565 &   2.1952 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   1.9800 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0174   0.1892   1.0000   0.0121   0.0121 &   2.2073 f
  data arrival time                                                                        2.2073

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9410     3.3410
  clock reconvergence pessimism                                                 0.0948     3.4358
  clock uncertainty                                                            -0.1000     3.3358
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.3358 r
  library setup time                                          1.0000           -1.1994     2.1363
  data required time                                                                       2.1363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1363
  data arrival time                                                                       -2.2073
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0710


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0379     1.0379
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                                     0.1151                     0.0000     1.0379 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.1945   1.0000            1.1593 &   2.1972 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   2.1410 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1945   1.0000   0.0000   0.0000 &   2.1972 f
  data arrival time                                                                        2.1972

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9401     3.3401
  clock reconvergence pessimism                                                 0.0948     3.4349
  clock uncertainty                                                            -0.1000     3.3349
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.3349 r
  library setup time                                          1.0000           -1.2038     2.1311
  data required time                                                                       2.1311
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1311
  data arrival time                                                                       -2.1972
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0661


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0343     1.0343
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                                     0.1097                     0.0000     1.0343 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1935   1.0000            1.1546 &   2.1889 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   2.1109 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1935   1.0000   0.0000   0.0000 &   2.1889 f
  data arrival time                                                                        2.1889

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9362     3.3362
  clock reconvergence pessimism                                                 0.0951     3.4313
  clock uncertainty                                                            -0.1000     3.3313
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.3313 r
  library setup time                                          1.0000           -1.2073     2.1240
  data required time                                                                       2.1240
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1240
  data arrival time                                                                       -2.1889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0649


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_27
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[6] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0828     1.0828
  I_SDRAM_TOP/I_SDRAM_IF/R_27/CLK (SDFFASX1_HVT)     0.1097                     0.0000     1.0828 r
  I_SDRAM_TOP/I_SDRAM_IF/R_27/Q (SDFFASX1_HVT)       0.2029   1.0000            1.3868 &   2.4696 f
  I_SDRAM_TOP/I_SDRAM_IF/n98 (net)
                               2   1.7077 
  I_SDRAM_TOP/I_SDRAM_IF/U455/A0 (HADDX1_HVT)
                                            0.0000   0.2029   1.0000   0.0000   0.0000 &   2.4696 f
  I_SDRAM_TOP/I_SDRAM_IF/U455/SO (HADDX1_HVT)        0.3288   1.0000            0.8786 &   3.3482 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[6] (net)
                               1   3.6856 
  HFSBUF_4_122/A (NBUFFX4_HVT)              0.0624   0.3288   1.0000   0.0439   0.0440 &   3.3922 f
  HFSBUF_4_122/Y (NBUFFX4_HVT)                       0.3584   1.0000            0.5974 &   3.9896 f
  sd_A[6] (net)                1  25.0782 
  sd_A[6] (out)                             0.0181   0.3586   1.0000   0.0126   0.0180 &   4.0076 f
  data arrival time                                                                        4.0076

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0076
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0640


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_15
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_BWS[0] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0850     1.0850
  I_SDRAM_TOP/I_SDRAM_IF/R_15/CLK (SDFFASX1_HVT)     0.1154                     0.0000     1.0850 r
  I_SDRAM_TOP/I_SDRAM_IF/R_15/Q (SDFFASX1_HVT)       0.2109   1.0000            1.4007 &   2.4858 f
  I_SDRAM_TOP/I_SDRAM_IF/n122 (net)
                               2   1.9927 
  I_SDRAM_TOP/I_SDRAM_IF/U460/A0 (HADDX1_HVT)
                                            0.0000   0.2109   1.0000   0.0000   0.0000 &   2.4858 f
  I_SDRAM_TOP/I_SDRAM_IF/U460/SO (HADDX1_HVT)        0.3534   1.0000            0.9065 &   3.3923 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_BWS[0] (net)
                               1   4.4617 
  HFSBUF_4_127/A (NBUFFX4_HVT)              0.0000   0.3534   1.0000   0.0000   0.0002 &   3.3925 f
  HFSBUF_4_127/Y (NBUFFX4_HVT)                       0.3266   1.0000            0.6006 &   3.9931 f
  sd_BWS[0] (net)              1  21.8477 
  sd_BWS[0] (out)                           0.0144   0.3275   1.0000   0.0099   0.0137 &   4.0068 f
  data arrival time                                                                        4.0068

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -4.0068
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0633


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0387     1.0387
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                                     0.1170                     0.0000     1.0387 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1919   1.0000            1.1587 &   2.1974 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__2_ (net)
                               2   2.0635 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1919   1.0000   0.0000   0.0000 &   2.1974 f
  data arrival time                                                                        2.1974

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9410     3.3410
  clock reconvergence pessimism                                                 0.0948     3.4358
  clock uncertainty                                                            -0.1000     3.3358
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.3358 r
  library setup time                                          1.0000           -1.2010     2.1348
  data required time                                                                       2.1348
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1348
  data arrival time                                                                       -2.1974
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0627


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0381     1.0381
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                                     0.1155                     0.0000     1.0381 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1917   1.0000            1.1574 &   2.1955 f
  I_RISC_CORE/Stack_Mem[14] (net)
                               2   2.0554 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1917   1.0000   0.0000   0.0000 &   2.1955 f
  data arrival time                                                                        2.1955

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9402     3.3402
  clock reconvergence pessimism                                                 0.0949     3.4352
  clock uncertainty                                                            -0.1000     3.3352
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.3352 r
  library setup time                                          1.0000           -1.2020     2.1332
  data required time                                                                       2.1332
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1332
  data arrival time                                                                       -2.1955
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0623


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0325     1.0325
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                                     0.1076                     0.0000     1.0325 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1912   1.0000            1.1513 &   2.1838 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   2.0395 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1912   1.0000   0.0000   0.0000 &   2.1839 f
  data arrival time                                                                        2.1839

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9346     3.3346
  clock reconvergence pessimism                                                 0.0950     3.4296
  clock uncertainty                                                            -0.1000     3.3296
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.3296 r
  library setup time                                          1.0000           -1.2076     2.1220
  data required time                                                                       2.1220
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1220
  data arrival time                                                                       -2.1839
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0619


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                                     0.1123                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/Q (SDFFX1_HVT)
                                                     0.1910   1.0000            1.1546 &   2.1903 f
  I_RISC_CORE/Return_Addr[3] (net)
                               2   2.0347 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0000   0.1910   1.0000   0.0000   0.0000 &   2.1903 f
  data arrival time                                                                        2.1903

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9378     3.3378
  clock reconvergence pessimism                                                 0.0950     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.3328 r
  library setup time                                          1.0000           -1.2040     2.1288
  data required time                                                                       2.1288
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1288
  data arrival time                                                                       -2.1903
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0615


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                                     0.1174                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1894   1.0000            1.1569 &   2.1963 f
  I_RISC_CORE/Stack_Mem[5] (net)
                               2   1.9837 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1894   1.0000   0.0000   0.0000 &   2.1963 f
  data arrival time                                                                        2.1963

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9416     3.3416
  clock reconvergence pessimism                                                 0.0948     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.1992     2.1372
  data required time                                                                       2.1372
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1372
  data arrival time                                                                       -2.1963
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0591


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/Q (SDFFX1_HVT)
                                                     0.1810   1.0000            1.1665 &   2.1814 f
  I_RISC_CORE/Op_Result[8] (net)
                               2   1.7060 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/SI (SDFFX1_HVT)
                                            0.0213   0.1810   1.0000   0.0147   0.0147 &   2.1961 f
  data arrival time                                                                        2.1961

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)                                  3.3120 r
  library setup time                                          1.0000           -1.1724     2.1397
  data required time                                                                       2.1397
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1397
  data arrival time                                                                       -2.1961
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0565


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/Q (SDFFX1_HVT)
                                                     0.1901   1.0000            1.1757 &   2.1906 f
  I_RISC_CORE/Op_Result[9] (net)
                               2   2.0058 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/SI (SDFFX1_HVT)
                                            0.0000   0.1901   1.0000   0.0000   0.0000 &   2.1907 f
  data arrival time                                                                        2.1907

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)                                   3.3120 r
  library setup time                                          1.0000           -1.1777     2.1344
  data required time                                                                       2.1344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1344
  data arrival time                                                                       -2.1907
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0563


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/Q (SDFFX1_HVT)
                                                     0.1866   1.0000            1.1500 &   2.1858 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__3_ (net)
                               2   1.8932 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1866   1.0000   0.0000   0.0000 &   2.1858 f
  data arrival time                                                                        2.1858

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9377     3.3377
  clock reconvergence pessimism                                                 0.0951     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.3328 r
  library setup time                                          1.0000           -1.2018     2.1309
  data required time                                                                       2.1309
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1309
  data arrival time                                                                       -2.1858
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0549


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/Q (SDFFX1_HVT)
                                                     0.1883   1.0000            1.1739 &   2.1889 f
  I_RISC_CORE/Op_Result[12] (net)
                               2   1.9472 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/SI (SDFFX1_HVT)
                                            0.0000   0.1883   1.0000   0.0000   0.0000 &   2.1889 f
  data arrival time                                                                        2.1889

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_HVT)                                  3.3120 r
  library setup time                                          1.0000           -1.1766     2.1354
  data required time                                                                       2.1354
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1354
  data arrival time                                                                       -2.1889
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0535


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_25
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_LD (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0846     1.0846
  I_SDRAM_TOP/I_SDRAM_IF/R_25/CLK (SDFFASX1_HVT)     0.1154                     0.0000     1.0846 r
  I_SDRAM_TOP/I_SDRAM_IF/R_25/Q (SDFFASX1_HVT)       0.1970   1.0000            1.3834 &   2.4680 f
  I_SDRAM_TOP/I_SDRAM_IF/n102 (net)
                               2   1.4924 
  I_SDRAM_TOP/I_SDRAM_IF/U457/A0 (HADDX1_HVT)
                                            0.0000   0.1970   1.0000   0.0000   0.0000 &   2.4680 f
  I_SDRAM_TOP/I_SDRAM_IF/U457/SO (HADDX1_HVT)        0.3250   1.0000            0.8697 &   3.3376 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_LD (net)
                               1   3.5607 
  HFSBUF_4_124/A (NBUFFX4_HVT)              0.0565   0.3250   1.0000   0.0395   0.0396 &   3.3772 f
  HFSBUF_4_124/Y (NBUFFX4_HVT)                       0.3702   1.0000            0.6001 &   3.9773 f
  sd_LD (net)                  1  26.2326 
  sd_LD (out)                               0.0182   0.3704   1.0000   0.0126   0.0192 &   3.9965 f
  data arrival time                                                                        3.9965

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -3.9965
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0529


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                                     0.1123                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.1852   1.0000            1.1489 &   2.1846 f
  I_RISC_CORE/Return_Addr[5] (net)
                               2   1.8456 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.1852   1.0000   0.0000   0.0000 &   2.1846 f
  data arrival time                                                                        2.1846

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9378     3.3378
  clock reconvergence pessimism                                                 0.0950     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.3328 r
  library setup time                                          1.0000           -1.2007     2.1321
  data required time                                                                       2.1321
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1321
  data arrival time                                                                       -2.1846
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0525


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0387     1.0387
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                                     0.1170                     0.0000     1.0387 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1771   1.0000            1.1441 &   2.1829 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   1.5816 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0181   0.1771   1.0000   0.0125   0.0126 &   2.1954 f
  data arrival time                                                                        2.1954

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9410     3.3410
  clock reconvergence pessimism                                                 0.0948     3.4358
  clock uncertainty                                                            -0.1000     3.3358
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.3358 r
  library setup time                                          1.0000           -1.1926     2.1432
  data required time                                                                       2.1432
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1432
  data arrival time                                                                       -2.1954
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0522


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                                     0.1123                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/Q (SDFFX1_HVT)
                                                     0.1843   1.0000            1.1480 &   2.1838 f
  I_RISC_CORE/Return_Addr[7] (net)
                               2   1.8177 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0000   0.1843   1.0000   0.0000   0.0000 &   2.1838 f
  data arrival time                                                                        2.1838

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9378     3.3378
  clock reconvergence pessimism                                                 0.0950     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.3328 r
  library setup time                                          1.0000           -1.2002     2.1326
  data required time                                                                       2.1326
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1326
  data arrival time                                                                       -2.1838
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0512


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/Q (SDFFX1_HVT)
                                                     0.1827   1.0000            1.1682 &   2.1831 f
  I_RISC_CORE/Op_Result[10] (net)
                               2   1.7613 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/SI (SDFFX1_HVT)
                                            0.0093   0.1827   1.0000   0.0064   0.0064 &   2.1896 f
  data arrival time                                                                        2.1896

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/CLK (SDFFX1_HVT)                                  3.3120 r
  library setup time                                          1.0000           -1.1734     2.1387
  data required time                                                                       2.1387
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1387
  data arrival time                                                                       -2.1896
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0509


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3629   1.0000            1.5144 &   2.5574 r
  I_RISC_CORE/n1924 (net)      3   6.1642 
  I_RISC_CORE/HFSBUF_576_1040/A (NBUFFX8_HVT)
                                            0.0563   0.3629   1.0000   0.0391   0.0392 &   2.5966 r
  I_RISC_CORE/HFSBUF_576_1040/Y (NBUFFX8_HVT)        0.3855   1.0000            0.5946 &   3.1912 r
  I_RISC_CORE/HFSNET_73 (net)
                               6  56.6703 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[5] (SRAM2RW128x16)
                                            0.0355   0.3889   1.0000   0.0246   0.0592 &   3.2503 r
  data arrival time                                                                        3.2503

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8700     3.2700
  clock reconvergence pessimism                                                 0.0623     3.3322
  clock uncertainty                                                            -0.1000     3.2322
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE2 (SRAM2RW128x16)                                3.2322 r
  library setup time                                          1.0000           -0.0323     3.1999
  data required time                                                                       3.1999
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1999
  data arrival time                                                                       -3.2503
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0505


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0430     1.0430
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1741                     0.0000     1.0430 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3629   1.0000            1.5144 &   2.5574 r
  I_RISC_CORE/n1924 (net)      3   6.1642 
  I_RISC_CORE/HFSBUF_576_1040/A (NBUFFX8_HVT)
                                            0.0563   0.3629   1.0000   0.0391   0.0392 &   2.5966 r
  I_RISC_CORE/HFSBUF_576_1040/Y (NBUFFX8_HVT)        0.3855   1.0000            0.5946 &   3.1912 r
  I_RISC_CORE/HFSNET_73 (net)
                               6  56.6703 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[5] (SRAM2RW128x16)
                                            0.0355   0.3892   1.0000   0.0246   0.0579 &   3.2491 r
  data arrival time                                                                        3.2491

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8690     3.2690
  clock reconvergence pessimism                                                 0.0623     3.3313
  clock uncertainty                                                            -0.1000     3.2313
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE2 (SRAM2RW128x16)                                3.2313 r
  library setup time                                          1.0000           -0.0324     3.1989
  data required time                                                                       3.1989
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1989
  data arrival time                                                                       -3.2491
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0502


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0379     1.0379
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                                     0.1151                     0.0000     1.0379 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1828   1.0000            1.1486 &   2.1865 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   1.7683 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1828   1.0000   0.0000   0.0000 &   2.1865 f
  data arrival time                                                                        2.1865

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9401     3.3401
  clock reconvergence pessimism                                                 0.0948     3.4349
  clock uncertainty                                                            -0.1000     3.3349
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.3349 r
  library setup time                                          1.0000           -1.1972     2.1377
  data required time                                                                       2.1377
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1377
  data arrival time                                                                       -2.1865
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0488


  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)                  0.1423                     0.0000     1.0149 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1847   1.0000            1.1702 &   2.1852 f
  I_RISC_CORE/n51 (net)        2   1.8278 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/SI (SDFFX1_HVT)
                                            0.0000   0.1847   1.0000   0.0000   0.0000 &   2.1852 f
  data arrival time                                                                        2.1852

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)                                   3.3120 r
  library setup time                                          1.0000           -1.1745     2.1375
  data required time                                                                       2.1375
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1375
  data arrival time                                                                       -2.1852
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0477


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0325     1.0325
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                                     0.1076                     0.0000     1.0325 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.1806   1.0000            1.1409 &   2.1734 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   1.6969 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1806   1.0000   0.0000   0.0000 &   2.1734 f
  data arrival time                                                                        2.1734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9346     3.3346
  clock reconvergence pessimism                                                 0.0950     3.4296
  clock uncertainty                                                            -0.1000     3.3296
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.3296 r
  library setup time                                          1.0000           -1.2017     2.1278
  data required time                                                                       2.1278
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1278
  data arrival time                                                                       -2.1734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0456


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0387     1.0387
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                                     0.1170                     0.0000     1.0387 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.1795   1.0000            1.1465 &   2.1852 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   1.6581 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1795   1.0000   0.0000   0.0000 &   2.1852 f
  data arrival time                                                                        2.1852

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9410     3.3410
  clock reconvergence pessimism                                                 0.0948     3.4358
  clock uncertainty                                                            -0.1000     3.3358
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.3358 r
  library setup time                                          1.0000           -1.1939     2.1419
  data required time                                                                       2.1419
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1419
  data arrival time                                                                       -2.1852
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0434


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/Q (SDFFX1_HVT)
                                                     0.1813   1.0000            1.1668 &   2.1817 f
  I_RISC_CORE/n1829 (net)      2   1.7170 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.1813   1.0000   0.0000   0.0000 &   2.1818 f
  data arrival time                                                                        2.1818

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/CLK (SDFFX1_HVT)                                   3.3120 r
  library setup time                                          1.0000           -1.1726     2.1395
  data required time                                                                       2.1395
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1395
  data arrival time                                                                       -2.1818
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0423


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0394     1.0394
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                                     0.1174                     0.0000     1.0394 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.1774   1.0000            1.1447 &   2.1841 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   1.5914 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1774   1.0000   0.0000   0.0000 &   2.1842 f
  data arrival time                                                                        2.1842

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9416     3.3416
  clock reconvergence pessimism                                                 0.0948     3.4364
  clock uncertainty                                                            -0.1000     3.3364
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.3364 r
  library setup time                                          1.0000           -1.1924     2.1440
  data required time                                                                       2.1440
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1440
  data arrival time                                                                       -2.1842
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0402


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0357     1.0357
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0357 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/Q (SDFFX1_HVT)
                                                     0.1759   1.0000            1.1391 &   2.1748 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__3_ (net)
                               2   1.5400 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1759   1.0000   0.0000   0.0000 &   2.1748 f
  data arrival time                                                                        2.1748

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9377     3.3377
  clock reconvergence pessimism                                                 0.0951     3.4328
  clock uncertainty                                                            -0.1000     3.3328
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.3328 r
  library setup time                                          1.0000           -1.1958     2.1370
  data required time                                                                       2.1370
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1370
  data arrival time                                                                       -2.1748
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0378


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0149     1.0149
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)
                                                     0.1423                     0.0000     1.0149 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/Q (SDFFX1_HVT)
                                                     0.1785   1.0000            1.1639 &   2.1788 f
  I_RISC_CORE/Op_Result[11] (net)
                               2   1.6234 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/SI (SDFFX1_HVT)
                                            0.0000   0.1785   1.0000   0.0000   0.0000 &   2.1789 f
  data arrival time                                                                        2.1789

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9231     3.3231
  clock reconvergence pessimism                                                 0.0889     3.4120
  clock uncertainty                                                            -0.1000     3.3120
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)                                  3.3120 r
  library setup time                                          1.0000           -1.1709     2.1411
  data required time                                                                       2.1411
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1411
  data arrival time                                                                       -2.1789
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0377


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_19
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[9] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0844     1.0844
  I_SDRAM_TOP/I_SDRAM_IF/R_19/CLK (SDFFASX1_HVT)     0.1151                     0.0000     1.0844 r
  I_SDRAM_TOP/I_SDRAM_IF/R_19/Q (SDFFASX1_HVT)       0.2048   1.0000            1.3929 &   2.4773 f
  I_SDRAM_TOP/I_SDRAM_IF/n114 (net)
                               2   1.7729 
  I_SDRAM_TOP/I_SDRAM_IF/U453/A0 (HADDX1_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.4773 f
  I_SDRAM_TOP/I_SDRAM_IF/U453/SO (HADDX1_HVT)        0.3365   1.0000            0.8884 &   3.3657 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[9] (net)
                               1   3.9430 
  HFSBUF_4_120/A (NBUFFX4_HVT)              0.0205   0.3365   1.0000   0.0142   0.0143 &   3.3800 f
  HFSBUF_4_120/Y (NBUFFX4_HVT)                       0.3058   1.0000            0.5759 &   3.9559 f
  sd_A[9] (net)                1  19.7259 
  sd_A[9] (out)                             0.0000   0.3065   1.0000   0.0000   0.0031 &   3.9591 f
  data arrival time                                                                        3.9591

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6631     4.7631
  clock reconvergence pessimism                                                 0.0305     4.7936
  clock uncertainty                                                            -0.1000     4.6936
  output external delay                                                        -0.7500     3.9436
  data required time                                                                       3.9436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9436
  data arrival time                                                                       -3.9591
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0155


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_
               (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad_out[17]
               (output port clocked by v_PCI_CLK)
  Path Group: v_PCI_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                                                     0.0000     0.0000
  clock network delay (propagated)                                              0.7048     0.7048
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_/CLK (DFFASX1_HVT)
                                                     0.0820                     0.0000     0.7048 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_/QN (DFFASX1_HVT)
                                                     0.5536   1.0000            1.3265 &   2.0313 r
  I_PCI_TOP/pad_out[17] (net)
                               2   5.9583 
  HFSINV_29_376/A (INVX1_HVT)               0.1610   0.5536   1.0000   0.1161   0.1162 &   2.1476 r
  HFSINV_29_376/Y (INVX1_HVT)                        0.2721   1.0000            0.3965 &   2.5440 f
  HFSNET_58 (net)              1   1.5445 
  copt_h_inst_7031/A (DELLN1X2_HVT)         0.0388   0.2721   1.0000   0.0273   0.0273 &   2.5713 f
  copt_h_inst_7031/Y (DELLN1X2_HVT)                  0.1779   1.0000            1.8443 &   4.4156 f
  copt_net_1493 (net)          1   2.1240 
  ZINV_9_f_inst_5016/A (INVX2_RVT)          0.0000   0.1779   1.0000   0.0000   0.0000 &   4.4156 f
  ZINV_9_f_inst_5016/Y (INVX2_RVT)                   0.1689   1.0000            0.2064 &   4.6220 r
  ropt_net_1844 (net)          1   9.0703 
  ropt_mt_inst_8350/A (NBUFFX16_RVT)        0.0000   0.1689   1.0000   0.0000   0.0006 &   4.6226 r
  ropt_mt_inst_8350/Y (NBUFFX16_RVT)                 0.1994   1.0000            0.2773 &   4.8998 r
  pad_out[17] (net)            1 101.5778 
  pad_out[17] (out)                         0.0000   0.1996   1.0000   0.0000   0.0038 &   4.9036 r
  data arrival time                                                                        4.9036

  clock v_PCI_CLK (rise edge)                        0.0000                     7.5000     7.5000
  clock network delay (ideal)                                                   0.5000     8.0000
  clock reconvergence pessimism                                                 0.0000     8.0000
  clock uncertainty                                                            -0.1000     7.9000
  output external delay                                                        -3.0000     4.9000
  data required time                                                                       4.9000
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.9000
  data arrival time                                                                       -4.9036
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0036


1
