#lang rosette/safe

(require rosette/lib/match "../lib/bv.rkt" "lang-base.rkt")

(provide (except-out (all-defined-out) define-load-syntax define-store-syntax))

; instruction set representation

; operands
(struct op () #:transparent)
(struct reg op (r) #:transparent)    ; "Rn"
(struct idx op (r i) #:transparent)  ; "X(Rn)"
(struct sym op (addr) #:transparent) ; "ADDR"
(struct abs op (addr) #:transparent) ; "&ADDR"
(struct cg op (i) #:transparent)     ; constant generator including "#1"
(struct ind op (r) #:transparent)    ; "@Rn"
(struct imm2 op (i) #:transparent)   ; "#@N"
(struct ai op (r) #:transparent)     ; "@Rn+"
(struct imm op (i) #:transparent)    ; "#N"

; executable instructions
(struct instruction () #:transparent)
(struct fmt1 instruction (op1 op2) #:transparent)
(struct fmt2 instruction (op1) #:transparent)

; actual definitions of instructions
(define-instruction
  [mov.w fmt1] [mov.b fmt1]
  [add.w fmt1] [add.b fmt1]
  ; no addc yet
  [sub.w fmt1] [sub.b fmt1]
  ; no subc yet
  [cmp.w fmt1] [cmp.b fmt1]
  ; no dadd yet
  [bit.w fmt1] [bit.b fmt1]
  [bic.w fmt1] [bic.b fmt1]
  [bis.w fmt1] [bis.b fmt1]
  [xor.w fmt1] [xor.b fmt1]
  [and.w fmt1] [and.b fmt1]

  [push.w fmt2] [push.b fmt2]
  ; no rrc yet
  [rra.w fmt2] [rra.b fmt2]
  [swpb fmt2]
  [sxt fmt2]
  ; no call yet
  ; no reti yet

  ; need jumps somewhere
  )

; representation of complete state
; instrs is a vector of instructions representing the program.
(struct state (instrs r m running) #:transparent)

; master load macro
(define-syntax (define-load-syntax stx)
  (syntax-case stx ()
    [(_ [id register-refx register-setx! memory-refx truncx width])
     #'(begin (define-syntax-rule (id op registers memory)
                (match op
                  [(reg r)    (register-refx registers r)]

                  [(cg i)     (truncx i)]
                  [(imm i)    (truncx i)]
                  [(imm2 i)   (truncx i)]

                  [(abs addr) (memory-refx memory addr)]
                  ; sym treated like abs (difference handled by decoder)
                  [(sym addr) (memory-refx memory addr)]

                  [(ind r)    (memory-refx memory (register-refx registers r))]
                  ; Same as above but step needs to also inc val referenced by r
                  [(ai r)     (begin0 (memory-refx memory (register-refx registers r)) (register-setx! registers r (bvadd (register-refx registers r) width)))]

                  [(idx r i)  (memory-refx memory (bvadd (register-ref registers r) i))])))]
    [(_ [id register-refx register-setx! memory-refx truncx width] more ...)
     #'(begin
         (define-load-syntax [id register-refx register-setx! memory-refx truncx width])
         (define-load-syntax more ...))]))

; define 16-bit and 8-bit load macros
(define-load-syntax
  [load16 register-ref16 register-set16! memory-ref16 trunc16 (mspx-bv 2)]
  [load8 register-ref8 register-set8! memory-ref8 trunc8 (mspx-bv 1)])

; master store macro
(define-syntax (define-store-syntax stx)
  (syntax-case stx ()
    [(_ [id register-setx! memory-setx!])
     #'(begin (define-syntax-rule (id x op registers memory)
                (match op
                  [(reg r)    (register-setx! registers r x)]
                  [(abs addr) (memory-setx! memory addr x)]
                  [(idx r i)  (memory-setx! memory (bvadd (register-ref registers r) i) x)])))]
    [(_ [id register-setx! memory-setx!] more ...)
     #'(begin
         (define-store-syntax [id register-setx! memory-setx!])
         (define-store-syntax more ...))]))

; define 16-bit and 8-bit store macros
(define-store-syntax
  [store16 register-set16! memory-set16!]
  [store8 register-set8! memory-set8!])

; Macro for updating the status (flags) register based on the results of some
; computation
(define-syntax-rule (update-flags c z n v regs)
  (register-set! regs 2 (bvor (bvand (register-ref regs 2) (bvnot (mspx-bv #b10000111))) c z n v) ))

; Macro for doing a subtraction and then updating the flags (returns the result
; of subtraction for possible use)
(define-syntax-rule (do-sub-flags src dst r m loadx mspx->width width)
  (let* ([srcval (loadx src r m)]
         [dstval (loadx dst r m)]
         [x (bvsub dstval srcval)]
         [srcx (mspx->width srcval)]
         [dstx (mspx->width dstval)]
         [xx (mspx->width x)]
         [c (if (bit-set? x width) (mspx-bv 1) (mspx-bv 0))]
         [z (if (bveq x (mspx-bv 0)) (mspx-bv 2) (mspx-bv 0))]
         [n (if (bvsgt srcx dstx) (mspx-bv 4) (mspx-bv 0))]
         [v (if (or (and (bvslt srcx (word 0)) (bvsge dstx (word 0)) (bvslt xx (word 0)))
                          (and (bvsge srcx (word 0)) (bvslt dstx (word 0)) (bvsge xx (word 0))))
                      (mspx-bv 256) (mspx-bv 0))])
       (begin (update-flags c z n v r) x)))


; interpreter step function
; this macro expands into a huge mess which inlines the entire logic of the step function
(define (step instr r m)
  (match instr
    [(mov.w src dst) (store16 (load16 src r m) dst r m)]
    [(mov.b src dst) (store8 (load8 src r m) dst r m)]
;    [(add.w src dst) (store16 (bvadd (load16 src r m) (load16 dst r m)) dst r m)]
;    [(add.b src dst) (store8 (bvadd (load8 src r m) (load8 dst r m)) dst r m)]

    [(sub.w src dst) (store16 (do-sub-flags src dst r m load16 mspx->word 16) dst r m)]
    [(sub.b src dst) (store8 (do-sub-flags src dst r m load8 mspx->byte 8) dst r m)]

    ; r1 is the status register. for simplicity, only bit and cmp affect it indirectly
;    [(bit.w src dst) (let ([x (bvadd (load16 src r m) (load16 dst r m))])
;                       (let ([c (if (bveq x (mspx-bv 0)) (mspx-bv 0) (mspx-bv 1))]
;                             [z (if (bveq x (mspx-bv 0)) (mspx-bv 2) (mspx-bv 0))]
;                             [n (if (bveq (bvand (mspx-bv 32768) x) (mspx-bv 32768)) (mspx-bv 4) (mspx-bv 0))])
;                         (bvand c z n)))]
;    [(bit.b src dst) (let ([x (bvadd (load8 src r m) (load8 dst r m))])
;                       (let ([c (if (bveq x (mspx-bv 0)) (mspx-bv 0) (mspx-bv 1))]
;                             [z (if (bveq x (mspx-bv 0)) (mspx-bv 2) (mspx-bv 0))]
;                             [n (if (bveq (bvand (mspx-bv 128) x) (mspx-bv 128)) (mspx-bv 4) (mspx-bv 0))])
;                         (bvand c z n)))]
    ; extraction for comparison ends up being kind of nasty...
    [(cmp.w src dst) (do-sub-flags src dst r m load16 mspx->word 16)]
    [(cmp.b src dst) (do-sub-flags src dst r m load8 mspx->byte 8)]

;    ; r0 is the stack pointer
;    [(push.w src) (let
;                      ([sp (bvsub (register-ref r 0) (mspx-bv 2))])
;                    (memory-set16! m sp (load16 src r m))
;                    (register-set! r 0 sp))]
    ))

(define (stepn s n)
  ; s is a state, n is the number of steps
  (let ([ip (bitvector->integer (register-ref (state-r s) 0))])
      (begin 
        ; Compute result of instruction at instruction ptr
        (step (vector-ref (state-instrs s) ip) (state-r s) (state-m s))
        ; Update instruction ptr
        (register-set! (state-r s) 0 (bvadd (mspx-bv (+ ip 1))))
        ; Do the next step
        (if (> n 1) 
          (stepn s (- n 1))
          (void)))))
    

; Debug test code
; TODO: turn into actual rackunit tests
(define regs (vector (mspx-bv 0) (mspx-bv 0) (mspx-bv 0) (mspx-bv 0)))
(define mem (vector (mspx-bv 0) (mspx-bv 0) (mspx-bv 0) (mspx-bv 0)))
(define instrs (vector (mov.w (imm (mspx-bv 37)) (idx 1 (mspx-bv 0)))
                         (mov.w (imm (mspx-bv 40)) (reg 3))
                         (sub.w (idx 1 (mspx-bv 0)) (reg 3))
                         (cmp.w (reg 3) (imm (mspx-bv 3)))
                         (sub.w (ai 3) (reg 1))))
(define s (state instrs regs mem (box #t)))
; (stepn s 4)

; to implement:
; semantics for all addressing modes
; step function for mov, sub, and cmp
; working stepn (obviously only supporting what step supports)
; start thinking about tests

; interface things:
; R0 is program counter
; R1 is stack pointer
; R2 is status register
; R3 is zero register
; R4 - R15 are general purpose

; other things to keep in mind:
; want to eventually be able to run on hardware
;   that depends on encoder / decoder / setting up MSP hardware
;   mspdebug from racket???
