

================================================================
== Vivado HLS Report for 'single_block_CTR_encrypt_mix_columns'
================================================================
* Date:           Tue Feb 06 09:16:27 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_CTR
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  101|  101|  101|  101|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+-----+-----+-----+-----+---------+
        |                                           |                                |  Latency  |  Interval | Pipeline|
        |                  Instance                 |             Module             | min | max | min | max |   Type  |
        +-------------------------------------------+--------------------------------+-----+-----+-----+-----+---------+
        |grp_single_block_CTR_encrypt_gmult_fu_103  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_110  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_117  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_124  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_131  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_138  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_145  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_152  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_159  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_166  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_173  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        |grp_single_block_CTR_encrypt_gmult_fu_180  |single_block_CTR_encrypt_gmult  |    9|    9|    9|    9|   none  |
        +-------------------------------------------+--------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  100|  100|        25|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        | + Loop 1.2  |    4|    4|         1|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    180|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     456|    908|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     14|
|Register         |        -|      -|     102|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     558|   1102|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------------+---------+-------+----+----+
    |                    Instance                    |                   Module                   | BRAM_18K| DSP48E| FF | LUT|
    +------------------------------------------------+--------------------------------------------+---------+-------+----+----+
    |grp_single_block_CTR_encrypt_gmult_fu_103       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_110       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_117       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_124       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_131       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_138       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_145       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_152       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_159       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_166       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_173       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |grp_single_block_CTR_encrypt_gmult_fu_180       |single_block_CTR_encrypt_gmult              |        0|      0|  38|  75|
    |single_block_CTR_encrypt_mux_4to1_sel2_8_1_U12  |single_block_CTR_encrypt_mux_4to1_sel2_8_1  |        0|      0|   0|   8|
    +------------------------------------------------+--------------------------------------------+---------+-------+----+----+
    |Total                                           |                                            |        0|      0| 456| 908|
    +------------------------------------------------+--------------------------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_8_fu_233_p2        |     +    |      0|  0|   3|           3|           1|
    |i_9_fu_436_p2        |     +    |      0|  0|   3|           3|           1|
    |j_2_fu_217_p2        |     +    |      0|  0|   3|           3|           1|
    |tmp_4_fu_251_p2      |     +    |      0|  0|   4|           4|           4|
    |tmp_7_fu_465_p2      |     +    |      0|  0|   4|           4|           4|
    |exitcond1_fu_227_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond2_fu_211_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_430_p2   |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_266_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_271_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_261_p2    |   icmp   |      0|  0|   2|           2|           3|
    |or_cond_fu_276_p2    |    or    |      0|  0|   1|           1|           1|
    |col_3_1_fu_306_p3    |  select  |      0|  0|   8|           1|           8|
    |col_3_3_fu_314_p3    |  select  |      0|  0|   8|           1|           8|
    |col_3_4_fu_322_p3    |  select  |      0|  0|   8|           1|           8|
    |col_3_5_fu_330_p3    |  select  |      0|  0|   8|           1|           8|
    |col_3_fu_290_p3      |  select  |      0|  0|   8|           1|           8|
    |newSel2_fu_298_p3    |  select  |      0|  0|   8|           1|           8|
    |newSel_fu_282_p3     |  select  |      0|  0|   8|           1|           8|
    |res_0_fu_370_p2      |    xor   |      0|  0|   8|           8|           8|
    |res_1_fu_388_p2      |    xor   |      0|  0|   8|           8|           8|
    |res_2_fu_406_p2      |    xor   |      0|  0|   8|           8|           8|
    |res_3_fu_424_p2      |    xor   |      0|  0|   8|           8|           8|
    |tmp2_fu_364_p2       |    xor   |      0|  0|   8|           8|           8|
    |tmp3_fu_376_p2       |    xor   |      0|  0|   8|           8|           8|
    |tmp4_fu_382_p2       |    xor   |      0|  0|   8|           8|           8|
    |tmp5_fu_394_p2       |    xor   |      0|  0|   8|           8|           8|
    |tmp6_fu_400_p2       |    xor   |      0|  0|   8|           8|           8|
    |tmp7_fu_412_p2       |    xor   |      0|  0|   8|           8|           8|
    |tmp8_fu_418_p2       |    xor   |      0|  0|   8|           8|           8|
    |tmp_fu_358_p2        |    xor   |      0|  0|   8|           8|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 180|         136|         181|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          7|    1|          7|
    |i_1_reg_92      |   3|          2|    3|          6|
    |i_reg_81        |   3|          2|    3|          6|
    |j_reg_70        |   3|          2|    3|          6|
    |state_address0  |   4|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  14|         16|   14|         37|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  6|   0|    6|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_103_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_110_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_117_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_124_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_131_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_138_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_145_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_152_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_159_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_166_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_173_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_single_block_CTR_encrypt_gmult_fu_180_ap_start  |  1|   0|    1|          0|
    |col_0_s_fu_34                                              |  8|   0|    8|          0|
    |col_1_s_fu_38                                              |  8|   0|    8|          0|
    |col_2_s_fu_42                                              |  8|   0|    8|          0|
    |col_3_s_fu_46                                              |  8|   0|    8|          0|
    |i_1_reg_92                                                 |  3|   0|    3|          0|
    |i_8_reg_516                                                |  3|   0|    3|          0|
    |i_reg_81                                                   |  3|   0|    3|          0|
    |j_2_reg_502                                                |  3|   0|    3|          0|
    |j_reg_70                                                   |  3|   0|    3|          0|
    |res_0_reg_561                                              |  8|   0|    8|          0|
    |res_1_reg_566                                              |  8|   0|    8|          0|
    |res_2_reg_571                                              |  8|   0|    8|          0|
    |res_3_reg_576                                              |  8|   0|    8|          0|
    |tmp_11_reg_521                                             |  2|   0|    2|          0|
    |tmp_cast_reg_507                                           |  3|   0|    4|          1|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |102|   0|  103|          1|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_mix_columns | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_mix_columns | return value |
|ap_start        |  in |    1| ap_ctrl_hs | single_block_CTR_encrypt_mix_columns | return value |
|ap_done         | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_mix_columns | return value |
|ap_idle         | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_mix_columns | return value |
|ap_ready        | out |    1| ap_ctrl_hs | single_block_CTR_encrypt_mix_columns | return value |
|state_address0  | out |    4|  ap_memory |                 state                |     array    |
|state_ce0       | out |    1|  ap_memory |                 state                |     array    |
|state_we0       | out |    1|  ap_memory |                 state                |     array    |
|state_d0        | out |    8|  ap_memory |                 state                |     array    |
|state_q0        |  in |    8|  ap_memory |                 state                |     array    |
+----------------+-----+-----+------------+--------------------------------------+--------------+

