irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Apr 11, 2022 at 12:44:08 IST
irun
	-access +rwc
	tb.v
Recompiling... reason: file './tb.v' is newer than expected.
	expected: Mon Apr 11 10:53:12 2022
	actual:   Mon Apr 11 11:08:32 2022
file: tb.v
	module worklib.tb:v
		errors: 0, warnings: 0
	module worklib.square_root:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.square_root:v <0x57d76468>
			streams:   3, words:  2694
		worklib.tb:v <0x5939a10d>
			streams:   7, words:  4654
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           15      15
		Scalar wires:         3       -
		Vectored wires:       2       -
		Always blocks:        2       2
		Initial blocks:       1       1
		Pseudo assignments:   3       3
	Writing initial simulation snapshot: worklib.tb:v
Loading snapshot worklib.tb:v .................... Done
ncsim> source /cad_area/install/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
Simulation stopped via $stop(1) at time 5242815 NS + 0
./tb.v:32     $stop;  //Stop the simulation, as we have finished testing the design.
ncsim> nclaunch
nclaunch(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
ncsim> 
ncsim: *W,CMUSEX: Control-D in interactive input - one more to exit.
exit
TOOL:	irun(64)	15.20-s051: Exiting on Apr 11, 2022 at 13:31:44 IST  (total: 00:47:36)
