{
  "name": "STM32F401",
  "description": "STM32F401",
  "peripherals": {
    "DMA1": {
      "name": "DMA1",
      "base_address": 1073897472,
      "description": "DMA controller",
      "registers": [
        {
          "name": "LISR",
          "offset": 0,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "FEIF0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "DMEIF0",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
              "name": "TEIF0",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "HTIF0",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
              "name": "TCIF0",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "FEIF1",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "DMEIF1",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
              "name": "TEIF1",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "HTIF1",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
              "name": "TCIF1",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "FEIF2",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "DMEIF2",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
              "name": "TEIF2",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "HTIF2",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
              "name": "TCIF2",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "FEIF3",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "DMEIF3",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
              "name": "TEIF3",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "HTIF3",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
              "name": "TCIF3",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            }
          ],
          "description": "low interrupt status register"
        },
        {
          "name": "HISR",
          "offset": 4,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "FEIF4",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "DMEIF4",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
              "name": "TEIF4",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "HTIF4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
              "name": "TCIF4",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
              "name": "FEIF5",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "DMEIF5",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
              "name": "TEIF5",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "HTIF5",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
              "name": "TCIF5",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
              "name": "FEIF6",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "DMEIF6",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
              "name": "TEIF6",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "HTIF6",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
              "name": "TCIF6",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
              "name": "FEIF7",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "DMEIF7",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
              "name": "TEIF7",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "HTIF7",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
              "name": "TCIF7",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            }
          ],
          "description": "high interrupt status register"
        },
        {
          "name": "LIFCR",
          "offset": 8,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CFEIF0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
              "name": "CDMEIF0",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CTEIF0",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CHTIF0",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CTCIF0",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CFEIF1",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
              "name": "CDMEIF1",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CTEIF1",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CHTIF1",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CTCIF1",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CFEIF2",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
              "name": "CDMEIF2",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CTEIF2",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CHTIF2",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CTCIF2",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CFEIF3",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
              "name": "CDMEIF3",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CTEIF3",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CHTIF3",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CTCIF3",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            }
          ],
          "description": "low interrupt flag clear\n          register"
        },
        {
          "name": "HIFCR",
          "offset": 12,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CFEIF4",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
              "name": "CDMEIF4",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CTEIF4",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CHTIF4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CTCIF4",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CFEIF5",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
              "name": "CDMEIF5",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CTEIF5",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CHTIF5",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CTCIF5",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CFEIF6",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
              "name": "CDMEIF6",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CTEIF6",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CHTIF6",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CTCIF6",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CFEIF7",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
              "name": "CDMEIF7",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CTEIF7",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CHTIF7",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CTCIF7",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            }
          ],
          "description": "high interrupt flag clear\n          register"
        },
        {
          "name": "S0CR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S0NDTR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S0PAR",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S0M0AR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S0M1AR",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S0FCR",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S1CR",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S1NDTR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S1PAR",
          "offset": 48,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S1M0AR",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S1M1AR",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S1FCR",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S2CR",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S2NDTR",
          "offset": 68,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S2PAR",
          "offset": 72,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S2M0AR",
          "offset": 76,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S2M1AR",
          "offset": 80,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S2FCR",
          "offset": 84,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S3CR",
          "offset": 88,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S3NDTR",
          "offset": 92,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S3PAR",
          "offset": 96,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S3M0AR",
          "offset": 100,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S3M1AR",
          "offset": 104,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S3FCR",
          "offset": 108,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S4CR",
          "offset": 112,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S4NDTR",
          "offset": 116,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S4PAR",
          "offset": 120,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S4M0AR",
          "offset": 124,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S4M1AR",
          "offset": 128,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S4FCR",
          "offset": 132,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S5CR",
          "offset": 136,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S5NDTR",
          "offset": 140,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S5PAR",
          "offset": 144,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S5M0AR",
          "offset": 148,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S5M1AR",
          "offset": 152,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S5FCR",
          "offset": 156,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S6CR",
          "offset": 160,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S6NDTR",
          "offset": 164,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S6PAR",
          "offset": 168,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S6M0AR",
          "offset": 172,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S6M1AR",
          "offset": 176,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S6FCR",
          "offset": 180,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S7CR",
          "offset": 184,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S7NDTR",
          "offset": 188,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S7PAR",
          "offset": 192,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S7M0AR",
          "offset": 196,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S7M1AR",
          "offset": 200,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S7FCR",
          "offset": 204,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        }
      ],
      "interrupts": [
        {
          "name": "DMA2_Stream0",
          "description": "DMA2 Stream0 global interrupt",
          "value": 56
        },
        {
          "name": "DMA2_Stream1",
          "description": "DMA2 Stream1 global interrupt",
          "value": 57
        },
        {
          "name": "DMA2_Stream2",
          "description": "DMA2 Stream2 global interrupt",
          "value": 58
        },
        {
          "name": "DMA2_Stream3",
          "description": "DMA2 Stream3 global interrupt",
          "value": 59
        },
        {
          "name": "DMA2_Stream4",
          "description": "DMA2 Stream4 global interrupt",
          "value": 60
        },
        {
          "name": "DMA2_Stream5",
          "description": "DMA2 Stream5 global interrupt",
          "value": 68
        },
        {
          "name": "DMA2_Stream6",
          "description": "DMA2 Stream6 global interrupt",
          "value": 69
        },
        {
          "name": "DMA2_Stream7",
          "description": "DMA2 Stream7 global interrupt",
          "value": 70
        },
        {
          "name": "DMA1_Stream0",
          "description": "DMA1 Stream0 global interrupt",
          "value": 11
        },
        {
          "name": "DMA1_Stream1",
          "description": "DMA1 Stream1 global interrupt",
          "value": 12
        },
        {
          "name": "DMA1_Stream2",
          "description": "DMA1 Stream2 global interrupt",
          "value": 13
        },
        {
          "name": "DMA1_Stream3",
          "description": "DMA1 Stream3 global interrupt",
          "value": 14
        },
        {
          "name": "DMA1_Stream4",
          "description": "DMA1 Stream4 global interrupt",
          "value": 15
        },
        {
          "name": "DMA1_Stream5",
          "description": "DMA1 Stream5 global interrupt",
          "value": 16
        },
        {
          "name": "DMA1_Stream6",
          "description": "DMA1 Stream6 global interrupt",
          "value": 17
        },
        {
          "name": "DMA1_Stream7",
          "description": "DMA1 Stream7 global interrupt",
          "value": 47
        }
      ]
    },
    "TIM8": {
      "name": "TIM8",
      "base_address": 1073808384,
      "description": "Advanced-timers",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Counter enable"
            },
            {
              "name": "UDIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update disable"
            },
            {
              "name": "URS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update request source"
            },
            {
              "name": "OPM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "One-pulse mode"
            },
            {
              "name": "DIR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direction"
            },
            {
              "name": "CMS",
              "bit_offset": 5,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Center-aligned mode\n              selection"
            },
            {
              "name": "ARPE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Auto-reload preload enable"
            },
            {
              "name": "CKD",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Clock division"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCPC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare preloaded\n              control"
            },
            {
              "name": "CCUS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare control update\n              selection"
            },
            {
              "name": "CCDS",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare DMA\n              selection"
            },
            {
              "name": "MMS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Master mode selection"
            },
            {
              "name": "TI1S",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TI1 selection"
            },
            {
              "name": "OIS1",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 1"
            },
            {
              "name": "OIS1N",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 1"
            },
            {
              "name": "OIS2",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 2"
            },
            {
              "name": "OIS2N",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 2"
            },
            {
              "name": "OIS3",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 3"
            },
            {
              "name": "OIS3N",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 3"
            },
            {
              "name": "OIS4",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 4"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SMCR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SMS",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Slave mode selection"
            },
            {
              "name": "TS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Trigger selection"
            },
            {
              "name": "MSM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master/Slave mode"
            },
            {
              "name": "ETF",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "External trigger filter"
            },
            {
              "name": "ETPS",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "External trigger prescaler"
            },
            {
              "name": "ECE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External clock enable"
            },
            {
              "name": "ETP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External trigger polarity"
            }
          ],
          "description": "slave mode control register"
        },
        {
          "name": "DIER",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt enable"
            },
            {
              "name": "CC1IE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 interrupt\n              enable"
            },
            {
              "name": "CC2IE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              enable"
            },
            {
              "name": "CC3IE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              enable"
            },
            {
              "name": "CC4IE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              enable"
            },
            {
              "name": "COMIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "COM interrupt enable"
            },
            {
              "name": "TIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt enable"
            },
            {
              "name": "BIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Break interrupt enable"
            },
            {
              "name": "UDE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update DMA request enable"
            },
            {
              "name": "CC1DE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 DMA request\n              enable"
            },
            {
              "name": "CC2DE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 DMA request\n              enable"
            },
            {
              "name": "CC3DE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 DMA request\n              enable"
            },
            {
              "name": "CC4DE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 DMA request\n              enable"
            },
            {
              "name": "COMDE",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "COM DMA request enable"
            },
            {
              "name": "TDE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger DMA request enable"
            }
          ],
          "description": "DMA/Interrupt enable register"
        },
        {
          "name": "SR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt flag"
            },
            {
              "name": "CC1IF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1 interrupt\n              flag"
            },
            {
              "name": "CC2IF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              flag"
            },
            {
              "name": "CC3IF",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              flag"
            },
            {
              "name": "CC4IF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              flag"
            },
            {
              "name": "COMIF",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "COM interrupt flag"
            },
            {
              "name": "TIF",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt flag"
            },
            {
              "name": "BIF",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Break interrupt flag"
            },
            {
              "name": "CC1OF",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 overcapture\n              flag"
            },
            {
              "name": "CC2OF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2 overcapture\n              flag"
            },
            {
              "name": "CC3OF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 overcapture\n              flag"
            },
            {
              "name": "CC4OF",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 overcapture\n              flag"
            }
          ],
          "description": "status register"
        },
        {
          "name": "EGR",
          "offset": 20,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "UG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update generation"
            },
            {
              "name": "CC1G",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1\n              generation"
            },
            {
              "name": "CC2G",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2\n              generation"
            },
            {
              "name": "CC3G",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              generation"
            },
            {
              "name": "CC4G",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 4\n              generation"
            },
            {
              "name": "COMG",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare control update\n              generation"
            },
            {
              "name": "TG",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger generation"
            },
            {
              "name": "BG",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Break generation"
            }
          ],
          "description": "event generation register"
        },
        {
          "name": "CCMR1_Output",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "OC1FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 fast\n              enable"
            },
            {
              "name": "OC1PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 preload\n              enable"
            },
            {
              "name": "OC1M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output Compare 1 mode"
            },
            {
              "name": "OC1CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 clear\n              enable"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 2\n              selection"
            },
            {
              "name": "OC2FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 2 fast\n              enable"
            },
            {
              "name": "OC2PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 2 preload\n              enable"
            },
            {
              "name": "OC2M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output Compare 2 mode"
            },
            {
              "name": "OC2CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 2 clear\n              enable"
            }
          ],
          "description": "capture/compare mode register 1 (output\n          mode)"
        },
        {
          "name": "CCMR1_Input",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "ICPCS",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 1 prescaler"
            },
            {
              "name": "IC1F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 1 filter"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 2\n              selection"
            },
            {
              "name": "IC2PCS",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 2 prescaler"
            },
            {
              "name": "IC2F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 2 filter"
            }
          ],
          "description": "capture/compare mode register 1 (input\n          mode)"
        },
        {
          "name": "CCMR2_Output",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 3\n              selection"
            },
            {
              "name": "OC3FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 3 fast\n              enable"
            },
            {
              "name": "OC3PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 3 preload\n              enable"
            },
            {
              "name": "OC3M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output compare 3 mode"
            },
            {
              "name": "OC3CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 3 clear\n              enable"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 4\n              selection"
            },
            {
              "name": "OC4FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 4 fast\n              enable"
            },
            {
              "name": "OC4PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 4 preload\n              enable"
            },
            {
              "name": "OC4M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output compare 4 mode"
            },
            {
              "name": "OC4CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 4 clear\n              enable"
            }
          ],
          "description": "capture/compare mode register 2 (output\n          mode)"
        },
        {
          "name": "CCMR2_Input",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              selection"
            },
            {
              "name": "IC3PSC",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 3 prescaler"
            },
            {
              "name": "IC3F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 3 filter"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 4\n              selection"
            },
            {
              "name": "IC4PSC",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 4 prescaler"
            },
            {
              "name": "IC4F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 4 filter"
            }
          ],
          "description": "capture/compare mode register 2 (input\n          mode)"
        },
        {
          "name": "CCER",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1E",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              enable"
            },
            {
              "name": "CC1P",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC1NE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 complementary output\n              enable"
            },
            {
              "name": "CC1NP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC2E",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              enable"
            },
            {
              "name": "CC2P",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC2NE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 complementary output\n              enable"
            },
            {
              "name": "CC2NP",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC3E",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              enable"
            },
            {
              "name": "CC3P",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC3NE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 complementary output\n              enable"
            },
            {
              "name": "CC3NP",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC4E",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 output\n              enable"
            },
            {
              "name": "CC4P",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            }
          ],
          "description": "capture/compare enable\n          register"
        },
        {
          "name": "CNT",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CNT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "counter value"
            }
          ],
          "description": "counter"
        },
        {
          "name": "PSC",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Prescaler value"
            }
          ],
          "description": "prescaler"
        },
        {
          "name": "ARR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ARR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Auto-reload value"
            }
          ],
          "description": "auto-reload register"
        },
        {
          "name": "RCR",
          "offset": 48,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "REP",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Repetition counter value"
            }
          ],
          "description": "repetition counter register"
        },
        {
          "name": "CCR1",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR1",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 value"
            }
          ],
          "description": "capture/compare register 1"
        },
        {
          "name": "CCR2",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR2",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 value"
            }
          ],
          "description": "capture/compare register 2"
        },
        {
          "name": "CCR3",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR3",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare value"
            }
          ],
          "description": "capture/compare register 3"
        },
        {
          "name": "CCR4",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR4",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare value"
            }
          ],
          "description": "capture/compare register 4"
        },
        {
          "name": "BDTR",
          "offset": 68,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DTG",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Dead-time generator setup"
            },
            {
              "name": "LOCK",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Lock configuration"
            },
            {
              "name": "OSSI",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Off-state selection for Idle\n              mode"
            },
            {
              "name": "OSSR",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Off-state selection for Run\n              mode"
            },
            {
              "name": "BKE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Break enable"
            },
            {
              "name": "BKP",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Break polarity"
            },
            {
              "name": "AOE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Automatic output enable"
            },
            {
              "name": "MOE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main output enable"
            }
          ],
          "description": "break and dead-time register"
        },
        {
          "name": "DCR",
          "offset": 72,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DBA",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA base address"
            },
            {
              "name": "DBL",
              "bit_offset": 8,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA burst length"
            }
          ],
          "description": "DMA control register"
        },
        {
          "name": "DMAR",
          "offset": 76,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DMAB",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "DMA register for burst\n              accesses"
            }
          ],
          "description": "DMA address for full transfer"
        }
      ],
      "interrupts": [
        {
          "name": "TIM1_BRK_TIM9",
          "description": "TIM1 Break interrupt and TIM9 global\n        interrupt",
          "value": 24
        },
        {
          "name": "TIM1_UP_TIM10",
          "description": "TIM1 Update interrupt and TIM10 global\n        interrupt",
          "value": 25
        },
        {
          "name": "TIM1_TRG_COM_TIM11",
          "description": "TIM1 Trigger and Commutation interrupts and\n        TIM11 global interrupt",
          "value": 26
        },
        {
          "name": "TIM1_CC",
          "description": "TIM1 Capture Compare interrupt",
          "value": 27
        }
      ]
    },
    "FLASH": {
      "name": "FLASH",
      "base_address": 1073888256,
      "description": "FLASH",
      "registers": [
        {
          "name": "ACR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LATENCY",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Latency"
            },
            {
              "name": "PRFTEN",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Prefetch enable"
            },
            {
              "name": "ICEN",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Instruction cache enable"
            },
            {
              "name": "DCEN",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data cache enable"
            },
            {
              "name": "ICRST",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "Instruction cache reset"
            },
            {
              "name": "DCRST",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data cache reset"
            }
          ],
          "description": "Flash access control register"
        },
        {
          "name": "KEYR",
          "offset": 4,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "KEY",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "FPEC key"
            }
          ],
          "description": "Flash key register"
        },
        {
          "name": "OPTKEYR",
          "offset": 8,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "OPTKEY",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Option byte key"
            }
          ],
          "description": "Flash option key register"
        },
        {
          "name": "SR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EOP",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "End of operation"
            },
            {
              "name": "OPERR",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Operation error"
            },
            {
              "name": "WRPERR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Write protection error"
            },
            {
              "name": "PGAERR",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Programming alignment\n              error"
            },
            {
              "name": "PGPERR",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Programming parallelism\n              error"
            },
            {
              "name": "PGSERR",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Programming sequence error"
            },
            {
              "name": "BSY",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Busy"
            }
          ],
          "description": "Status register"
        },
        {
          "name": "CR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2147483648,
          "fields": [
            {
              "name": "PG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Programming"
            },
            {
              "name": "SER",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Sector Erase"
            },
            {
              "name": "MER",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Mass Erase"
            },
            {
              "name": "SNB",
              "bit_offset": 3,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Sector number"
            },
            {
              "name": "PSIZE",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Program size"
            },
            {
              "name": "STRT",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Start"
            },
            {
              "name": "EOPIE",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "End of operation interrupt\n              enable"
            },
            {
              "name": "ERRIE",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "LOCK",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Lock"
            }
          ],
          "description": "Control register"
        },
        {
          "name": "OPTCR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 20,
          "fields": [
            {
              "name": "OPTLOCK",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Option lock"
            },
            {
              "name": "OPTSTRT",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Option start"
            },
            {
              "name": "BOR_LEV",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "BOR reset Level"
            },
            {
              "name": "WDG_SW",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "WDG_SW User option bytes"
            },
            {
              "name": "nRST_STOP",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "nRST_STOP User option\n              bytes"
            },
            {
              "name": "nRST_STDBY",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "nRST_STDBY User option\n              bytes"
            },
            {
              "name": "RDP",
              "bit_offset": 8,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Read protect"
            },
            {
              "name": "nWRP",
              "bit_offset": 16,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Not write protect"
            }
          ],
          "description": "Flash option control register"
        }
      ],
      "interrupts": [
        {
          "name": "FLASH",
          "description": "FLASH global interrupt",
          "value": 4
        }
      ]
    },
    "TIM2": {
      "name": "TIM2",
      "base_address": 1073741824,
      "description": "General purpose timers",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Counter enable"
            },
            {
              "name": "UDIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update disable"
            },
            {
              "name": "URS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update request source"
            },
            {
              "name": "OPM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "One-pulse mode"
            },
            {
              "name": "DIR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direction"
            },
            {
              "name": "CMS",
              "bit_offset": 5,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Center-aligned mode\n              selection"
            },
            {
              "name": "ARPE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Auto-reload preload enable"
            },
            {
              "name": "CKD",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Clock division"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCDS",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare DMA\n              selection"
            },
            {
              "name": "MMS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Master mode selection"
            },
            {
              "name": "TI1S",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TI1 selection"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SMCR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SMS",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Slave mode selection"
            },
            {
              "name": "TS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Trigger selection"
            },
            {
              "name": "MSM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master/Slave mode"
            },
            {
              "name": "ETF",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "External trigger filter"
            },
            {
              "name": "ETPS",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "External trigger prescaler"
            },
            {
              "name": "ECE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External clock enable"
            },
            {
              "name": "ETP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External trigger polarity"
            }
          ],
          "description": "slave mode control register"
        },
        {
          "name": "DIER",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt enable"
            },
            {
              "name": "CC1IE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 interrupt\n              enable"
            },
            {
              "name": "CC2IE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              enable"
            },
            {
              "name": "CC3IE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              enable"
            },
            {
              "name": "CC4IE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              enable"
            },
            {
              "name": "TIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt enable"
            },
            {
              "name": "UDE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update DMA request enable"
            },
            {
              "name": "CC1DE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 DMA request\n              enable"
            },
            {
              "name": "CC2DE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 DMA request\n              enable"
            },
            {
              "name": "CC3DE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 DMA request\n              enable"
            },
            {
              "name": "CC4DE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 DMA request\n              enable"
            },
            {
              "name": "TDE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger DMA request enable"
            }
          ],
          "description": "DMA/Interrupt enable register"
        },
        {
          "name": "SR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt flag"
            },
            {
              "name": "CC1IF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1 interrupt\n              flag"
            },
            {
              "name": "CC2IF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              flag"
            },
            {
              "name": "CC3IF",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              flag"
            },
            {
              "name": "CC4IF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              flag"
            },
            {
              "name": "TIF",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt flag"
            },
            {
              "name": "CC1OF",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 overcapture\n              flag"
            },
            {
              "name": "CC2OF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2 overcapture\n              flag"
            },
            {
              "name": "CC3OF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 overcapture\n              flag"
            },
            {
              "name": "CC4OF",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 overcapture\n              flag"
            }
          ],
          "description": "status register"
        },
        {
          "name": "EGR",
          "offset": 20,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "UG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update generation"
            },
            {
              "name": "CC1G",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1\n              generation"
            },
            {
              "name": "CC2G",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2\n              generation"
            },
            {
              "name": "CC3G",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              generation"
            },
            {
              "name": "CC4G",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 4\n              generation"
            },
            {
              "name": "TG",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger generation"
            }
          ],
          "description": "event generation register"
        },
        {
          "name": "CCMR1_Output",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC1S"
            },
            {
              "name": "OC1FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1FE"
            },
            {
              "name": "OC1PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1PE"
            },
            {
              "name": "OC1M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC1M"
            },
            {
              "name": "OC1CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1CE"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC2S"
            },
            {
              "name": "OC2FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2FE"
            },
            {
              "name": "OC2PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2PE"
            },
            {
              "name": "OC2M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC2M"
            },
            {
              "name": "OC2CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2CE"
            }
          ],
          "description": "capture/compare mode register 1 (output\n          mode)"
        },
        {
          "name": "CCMR1_Input",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "ICPCS",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 1 prescaler"
            },
            {
              "name": "IC1F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 1 filter"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 2\n              selection"
            },
            {
              "name": "IC2PCS",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 2 prescaler"
            },
            {
              "name": "IC2F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 2 filter"
            }
          ],
          "description": "capture/compare mode register 1 (input\n          mode)"
        },
        {
          "name": "CCMR2_Output",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC3S"
            },
            {
              "name": "OC3FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3FE"
            },
            {
              "name": "OC3PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3PE"
            },
            {
              "name": "OC3M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC3M"
            },
            {
              "name": "OC3CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3CE"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC4S"
            },
            {
              "name": "OC4FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4FE"
            },
            {
              "name": "OC4PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4PE"
            },
            {
              "name": "OC4M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC4M"
            },
            {
              "name": "OC4CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4CE"
            }
          ],
          "description": "capture/compare mode register 2 (output\n          mode)"
        },
        {
          "name": "CCMR2_Input",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              selection"
            },
            {
              "name": "IC3PSC",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 3 prescaler"
            },
            {
              "name": "IC3F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 3 filter"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 4\n              selection"
            },
            {
              "name": "IC4PSC",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 4 prescaler"
            },
            {
              "name": "IC4F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 4 filter"
            }
          ],
          "description": "capture/compare mode register 2 (input\n          mode)"
        },
        {
          "name": "CCER",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1E",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              enable"
            },
            {
              "name": "CC1P",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC1NP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC2E",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              enable"
            },
            {
              "name": "CC2P",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC2NP",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC3E",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              enable"
            },
            {
              "name": "CC3P",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC3NP",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC4E",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 output\n              enable"
            },
            {
              "name": "CC4P",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC4NP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 output\n              Polarity"
            }
          ],
          "description": "capture/compare enable\n          register"
        },
        {
          "name": "CNT",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CNT_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low counter value"
            },
            {
              "name": "CNT_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High counter value"
            }
          ],
          "description": "counter"
        },
        {
          "name": "PSC",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Prescaler value"
            }
          ],
          "description": "prescaler"
        },
        {
          "name": "ARR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ARR_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Auto-reload value"
            },
            {
              "name": "ARR_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Auto-reload value"
            }
          ],
          "description": "auto-reload register"
        },
        {
          "name": "CCR1",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR1_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare 1\n              value"
            },
            {
              "name": "CCR1_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare 1\n              value"
            }
          ],
          "description": "capture/compare register 1"
        },
        {
          "name": "CCR2",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR2_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare 2\n              value"
            },
            {
              "name": "CCR2_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare 2\n              value"
            }
          ],
          "description": "capture/compare register 2"
        },
        {
          "name": "CCR3",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR3_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare value"
            },
            {
              "name": "CCR3_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare value"
            }
          ],
          "description": "capture/compare register 3"
        },
        {
          "name": "CCR4",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR4_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare value"
            },
            {
              "name": "CCR4_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare value"
            }
          ],
          "description": "capture/compare register 4"
        },
        {
          "name": "DCR",
          "offset": 72,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DBA",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA base address"
            },
            {
              "name": "DBL",
              "bit_offset": 8,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA burst length"
            }
          ],
          "description": "DMA control register"
        },
        {
          "name": "DMAR",
          "offset": 76,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DMAB",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "DMA register for burst\n              accesses"
            }
          ],
          "description": "DMA address for full transfer"
        },
        {
          "name": "OR",
          "offset": 80,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ITR1_RMP",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Timer Input 4 remap"
            }
          ],
          "description": "TIM5 option register"
        }
      ],
      "interrupts": [
        {
          "name": "TIM2",
          "description": "TIM2 global interrupt",
          "value": 28
        }
      ]
    },
    "OTG_FS_HOST": {
      "name": "OTG_FS_HOST",
      "base_address": 1342178304,
      "description": "USB on the go full speed",
      "registers": [
        {
          "name": "FS_HCFG",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "FSLSPCS",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FS/LS PHY clock select"
            },
            {
              "name": "FSLSS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "FS- and LS-only support"
            }
          ],
          "description": "OTG_FS host configuration register\n          (OTG_FS_HCFG)"
        },
        {
          "name": "HFIR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 60000,
          "fields": [
            {
              "name": "FRIVL",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Frame interval"
            }
          ],
          "description": "OTG_FS Host frame interval\n          register"
        },
        {
          "name": "FS_HFNUM",
          "offset": 8,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 16383,
          "fields": [
            {
              "name": "FRNUM",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Frame number"
            },
            {
              "name": "FTREM",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Frame time remaining"
            }
          ],
          "description": "OTG_FS host frame number/frame time\n          remaining register (OTG_FS_HFNUM)"
        },
        {
          "name": "FS_HPTXSTS",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 524544,
          "fields": [
            {
              "name": "PTXFSAVL",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Periodic transmit data FIFO space\n              available"
            },
            {
              "name": "PTXQSAV",
              "bit_offset": 16,
              "bit_width": 8,
              "access": "ReadOnly",
              "description": "Periodic transmit request queue space\n              available"
            },
            {
              "name": "PTXQTOP",
              "bit_offset": 24,
              "bit_width": 8,
              "access": "ReadOnly",
              "description": "Top of the periodic transmit request\n              queue"
            }
          ],
          "description": "OTG_FS_Host periodic transmit FIFO/queue\n          status register (OTG_FS_HPTXSTS)"
        },
        {
          "name": "HAINT",
          "offset": 20,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "HAINT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Channel interrupts"
            }
          ],
          "description": "OTG_FS Host all channels interrupt\n          register"
        },
        {
          "name": "HAINTMSK",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "HAINTM",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Channel interrupt mask"
            }
          ],
          "description": "OTG_FS host all channels interrupt mask\n          register"
        },
        {
          "name": "FS_HPRT",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PCSTS",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Port connect status"
            },
            {
              "name": "PCDET",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port connect detected"
            },
            {
              "name": "PENA",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port enable"
            },
            {
              "name": "PENCHNG",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port enable/disable change"
            },
            {
              "name": "POCA",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Port overcurrent active"
            },
            {
              "name": "POCCHNG",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port overcurrent change"
            },
            {
              "name": "PRES",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port resume"
            },
            {
              "name": "PSUSP",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port suspend"
            },
            {
              "name": "PRST",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port reset"
            },
            {
              "name": "PLSTS",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadOnly",
              "description": "Port line status"
            },
            {
              "name": "PPWR",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port power"
            },
            {
              "name": "PTCTL",
              "bit_offset": 13,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Port test control"
            },
            {
              "name": "PSPD",
              "bit_offset": 17,
              "bit_width": 2,
              "access": "ReadOnly",
              "description": "Port speed"
            }
          ],
          "description": "OTG_FS host port control and status register\n          (OTG_FS_HPRT)"
        },
        {
          "name": "FS_HCCHAR0",
          "offset": 256,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "Maximum packet size"
            },
            {
              "name": "EPNUM",
              "bit_offset": 11,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Endpoint number"
            },
            {
              "name": "EPDIR",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint direction"
            },
            {
              "name": "LSDEV",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Low-speed device"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Endpoint type"
            },
            {
              "name": "MCNT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multicount"
            },
            {
              "name": "DAD",
              "bit_offset": 22,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Device address"
            },
            {
              "name": "ODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd frame"
            },
            {
              "name": "CHDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel disable"
            },
            {
              "name": "CHENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel enable"
            }
          ],
          "description": "OTG_FS host channel-0 characteristics\n          register (OTG_FS_HCCHAR0)"
        },
        {
          "name": "FS_HCINT0",
          "offset": 264,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed"
            },
            {
              "name": "CHH",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted"
            },
            {
              "name": "STALL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received\n              interrupt"
            },
            {
              "name": "NAK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received\n              interrupt"
            },
            {
              "name": "ACK",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt"
            },
            {
              "name": "TXERR",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error"
            },
            {
              "name": "BBERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error"
            },
            {
              "name": "FRMOR",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun"
            },
            {
              "name": "DTERR",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error"
            }
          ],
          "description": "OTG_FS host channel-0 interrupt register\n          (OTG_FS_HCINT0)"
        },
        {
          "name": "FS_HCINTMSK0",
          "offset": 268,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRCM",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed mask"
            },
            {
              "name": "CHHM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted mask"
            },
            {
              "name": "STALLM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received interrupt\n              mask"
            },
            {
              "name": "NAKM",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received interrupt\n              mask"
            },
            {
              "name": "ACKM",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt mask"
            },
            {
              "name": "NYET",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "response received interrupt\n              mask"
            },
            {
              "name": "TXERRM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error mask"
            },
            {
              "name": "BBERRM",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error mask"
            },
            {
              "name": "FRMORM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun mask"
            },
            {
              "name": "DTERRM",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error mask"
            }
          ],
          "description": "OTG_FS host channel-0 mask register\n          (OTG_FS_HCINTMSK0)"
        },
        {
          "name": "FS_HCTSIZ0",
          "offset": 272,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "DPID",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data PID"
            }
          ],
          "description": "OTG_FS host channel-0 transfer size\n          register"
        },
        {
          "name": "FS_HCCHAR1",
          "offset": 288,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "Maximum packet size"
            },
            {
              "name": "EPNUM",
              "bit_offset": 11,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Endpoint number"
            },
            {
              "name": "EPDIR",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint direction"
            },
            {
              "name": "LSDEV",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Low-speed device"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Endpoint type"
            },
            {
              "name": "MCNT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multicount"
            },
            {
              "name": "DAD",
              "bit_offset": 22,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Device address"
            },
            {
              "name": "ODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd frame"
            },
            {
              "name": "CHDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel disable"
            },
            {
              "name": "CHENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel enable"
            }
          ],
          "description": "OTG_FS host channel-1 characteristics\n          register (OTG_FS_HCCHAR1)"
        },
        {
          "name": "FS_HCINT1",
          "offset": 296,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed"
            },
            {
              "name": "CHH",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted"
            },
            {
              "name": "STALL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received\n              interrupt"
            },
            {
              "name": "NAK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received\n              interrupt"
            },
            {
              "name": "ACK",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt"
            },
            {
              "name": "TXERR",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error"
            },
            {
              "name": "BBERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error"
            },
            {
              "name": "FRMOR",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun"
            },
            {
              "name": "DTERR",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error"
            }
          ],
          "description": "OTG_FS host channel-1 interrupt register\n          (OTG_FS_HCINT1)"
        },
        {
          "name": "FS_HCINTMSK1",
          "offset": 300,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRCM",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed mask"
            },
            {
              "name": "CHHM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted mask"
            },
            {
              "name": "STALLM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received interrupt\n              mask"
            },
            {
              "name": "NAKM",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received interrupt\n              mask"
            },
            {
              "name": "ACKM",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt mask"
            },
            {
              "name": "NYET",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "response received interrupt\n              mask"
            },
            {
              "name": "TXERRM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error mask"
            },
            {
              "name": "BBERRM",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error mask"
            },
            {
              "name": "FRMORM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun mask"
            },
            {
              "name": "DTERRM",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error mask"
            }
          ],
          "description": "OTG_FS host channel-1 mask register\n          (OTG_FS_HCINTMSK1)"
        },
        {
          "name": "FS_HCTSIZ1",
          "offset": 304,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "DPID",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data PID"
            }
          ],
          "description": "OTG_FS host channel-1 transfer size\n          register"
        },
        {
          "name": "FS_HCCHAR2",
          "offset": 320,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "Maximum packet size"
            },
            {
              "name": "EPNUM",
              "bit_offset": 11,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Endpoint number"
            },
            {
              "name": "EPDIR",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint direction"
            },
            {
              "name": "LSDEV",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Low-speed device"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Endpoint type"
            },
            {
              "name": "MCNT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multicount"
            },
            {
              "name": "DAD",
              "bit_offset": 22,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Device address"
            },
            {
              "name": "ODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd frame"
            },
            {
              "name": "CHDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel disable"
            },
            {
              "name": "CHENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel enable"
            }
          ],
          "description": "OTG_FS host channel-2 characteristics\n          register (OTG_FS_HCCHAR2)"
        },
        {
          "name": "FS_HCINT2",
          "offset": 328,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed"
            },
            {
              "name": "CHH",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted"
            },
            {
              "name": "STALL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received\n              interrupt"
            },
            {
              "name": "NAK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received\n              interrupt"
            },
            {
              "name": "ACK",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt"
            },
            {
              "name": "TXERR",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error"
            },
            {
              "name": "BBERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error"
            },
            {
              "name": "FRMOR",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun"
            },
            {
              "name": "DTERR",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error"
            }
          ],
          "description": "OTG_FS host channel-2 interrupt register\n          (OTG_FS_HCINT2)"
        },
        {
          "name": "FS_HCINTMSK2",
          "offset": 332,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRCM",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed mask"
            },
            {
              "name": "CHHM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted mask"
            },
            {
              "name": "STALLM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received interrupt\n              mask"
            },
            {
              "name": "NAKM",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received interrupt\n              mask"
            },
            {
              "name": "ACKM",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt mask"
            },
            {
              "name": "NYET",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "response received interrupt\n              mask"
            },
            {
              "name": "TXERRM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error mask"
            },
            {
              "name": "BBERRM",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error mask"
            },
            {
              "name": "FRMORM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun mask"
            },
            {
              "name": "DTERRM",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error mask"
            }
          ],
          "description": "OTG_FS host channel-2 mask register\n          (OTG_FS_HCINTMSK2)"
        },
        {
          "name": "FS_HCTSIZ2",
          "offset": 336,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "DPID",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data PID"
            }
          ],
          "description": "OTG_FS host channel-2 transfer size\n          register"
        },
        {
          "name": "FS_HCCHAR3",
          "offset": 352,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "Maximum packet size"
            },
            {
              "name": "EPNUM",
              "bit_offset": 11,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Endpoint number"
            },
            {
              "name": "EPDIR",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint direction"
            },
            {
              "name": "LSDEV",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Low-speed device"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Endpoint type"
            },
            {
              "name": "MCNT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multicount"
            },
            {
              "name": "DAD",
              "bit_offset": 22,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Device address"
            },
            {
              "name": "ODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd frame"
            },
            {
              "name": "CHDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel disable"
            },
            {
              "name": "CHENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel enable"
            }
          ],
          "description": "OTG_FS host channel-3 characteristics\n          register (OTG_FS_HCCHAR3)"
        },
        {
          "name": "FS_HCINT3",
          "offset": 360,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed"
            },
            {
              "name": "CHH",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted"
            },
            {
              "name": "STALL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received\n              interrupt"
            },
            {
              "name": "NAK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received\n              interrupt"
            },
            {
              "name": "ACK",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt"
            },
            {
              "name": "TXERR",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error"
            },
            {
              "name": "BBERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error"
            },
            {
              "name": "FRMOR",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun"
            },
            {
              "name": "DTERR",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error"
            }
          ],
          "description": "OTG_FS host channel-3 interrupt register\n          (OTG_FS_HCINT3)"
        },
        {
          "name": "FS_HCINTMSK3",
          "offset": 364,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRCM",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed mask"
            },
            {
              "name": "CHHM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted mask"
            },
            {
              "name": "STALLM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received interrupt\n              mask"
            },
            {
              "name": "NAKM",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received interrupt\n              mask"
            },
            {
              "name": "ACKM",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt mask"
            },
            {
              "name": "NYET",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "response received interrupt\n              mask"
            },
            {
              "name": "TXERRM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error mask"
            },
            {
              "name": "BBERRM",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error mask"
            },
            {
              "name": "FRMORM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun mask"
            },
            {
              "name": "DTERRM",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error mask"
            }
          ],
          "description": "OTG_FS host channel-3 mask register\n          (OTG_FS_HCINTMSK3)"
        },
        {
          "name": "FS_HCTSIZ3",
          "offset": 368,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "DPID",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data PID"
            }
          ],
          "description": "OTG_FS host channel-3 transfer size\n          register"
        },
        {
          "name": "FS_HCCHAR4",
          "offset": 384,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "Maximum packet size"
            },
            {
              "name": "EPNUM",
              "bit_offset": 11,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Endpoint number"
            },
            {
              "name": "EPDIR",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint direction"
            },
            {
              "name": "LSDEV",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Low-speed device"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Endpoint type"
            },
            {
              "name": "MCNT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multicount"
            },
            {
              "name": "DAD",
              "bit_offset": 22,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Device address"
            },
            {
              "name": "ODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd frame"
            },
            {
              "name": "CHDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel disable"
            },
            {
              "name": "CHENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel enable"
            }
          ],
          "description": "OTG_FS host channel-4 characteristics\n          register (OTG_FS_HCCHAR4)"
        },
        {
          "name": "FS_HCINT4",
          "offset": 392,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed"
            },
            {
              "name": "CHH",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted"
            },
            {
              "name": "STALL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received\n              interrupt"
            },
            {
              "name": "NAK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received\n              interrupt"
            },
            {
              "name": "ACK",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt"
            },
            {
              "name": "TXERR",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error"
            },
            {
              "name": "BBERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error"
            },
            {
              "name": "FRMOR",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun"
            },
            {
              "name": "DTERR",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error"
            }
          ],
          "description": "OTG_FS host channel-4 interrupt register\n          (OTG_FS_HCINT4)"
        },
        {
          "name": "FS_HCINTMSK4",
          "offset": 396,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRCM",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed mask"
            },
            {
              "name": "CHHM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted mask"
            },
            {
              "name": "STALLM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received interrupt\n              mask"
            },
            {
              "name": "NAKM",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received interrupt\n              mask"
            },
            {
              "name": "ACKM",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt mask"
            },
            {
              "name": "NYET",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "response received interrupt\n              mask"
            },
            {
              "name": "TXERRM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error mask"
            },
            {
              "name": "BBERRM",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error mask"
            },
            {
              "name": "FRMORM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun mask"
            },
            {
              "name": "DTERRM",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error mask"
            }
          ],
          "description": "OTG_FS host channel-4 mask register\n          (OTG_FS_HCINTMSK4)"
        },
        {
          "name": "FS_HCTSIZ4",
          "offset": 400,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "DPID",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data PID"
            }
          ],
          "description": "OTG_FS host channel-x transfer size\n          register"
        },
        {
          "name": "FS_HCCHAR5",
          "offset": 416,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "Maximum packet size"
            },
            {
              "name": "EPNUM",
              "bit_offset": 11,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Endpoint number"
            },
            {
              "name": "EPDIR",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint direction"
            },
            {
              "name": "LSDEV",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Low-speed device"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Endpoint type"
            },
            {
              "name": "MCNT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multicount"
            },
            {
              "name": "DAD",
              "bit_offset": 22,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Device address"
            },
            {
              "name": "ODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd frame"
            },
            {
              "name": "CHDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel disable"
            },
            {
              "name": "CHENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel enable"
            }
          ],
          "description": "OTG_FS host channel-5 characteristics\n          register (OTG_FS_HCCHAR5)"
        },
        {
          "name": "FS_HCINT5",
          "offset": 424,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed"
            },
            {
              "name": "CHH",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted"
            },
            {
              "name": "STALL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received\n              interrupt"
            },
            {
              "name": "NAK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received\n              interrupt"
            },
            {
              "name": "ACK",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt"
            },
            {
              "name": "TXERR",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error"
            },
            {
              "name": "BBERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error"
            },
            {
              "name": "FRMOR",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun"
            },
            {
              "name": "DTERR",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error"
            }
          ],
          "description": "OTG_FS host channel-5 interrupt register\n          (OTG_FS_HCINT5)"
        },
        {
          "name": "FS_HCINTMSK5",
          "offset": 428,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRCM",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed mask"
            },
            {
              "name": "CHHM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted mask"
            },
            {
              "name": "STALLM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received interrupt\n              mask"
            },
            {
              "name": "NAKM",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received interrupt\n              mask"
            },
            {
              "name": "ACKM",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt mask"
            },
            {
              "name": "NYET",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "response received interrupt\n              mask"
            },
            {
              "name": "TXERRM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error mask"
            },
            {
              "name": "BBERRM",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error mask"
            },
            {
              "name": "FRMORM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun mask"
            },
            {
              "name": "DTERRM",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error mask"
            }
          ],
          "description": "OTG_FS host channel-5 mask register\n          (OTG_FS_HCINTMSK5)"
        },
        {
          "name": "FS_HCTSIZ5",
          "offset": 432,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "DPID",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data PID"
            }
          ],
          "description": "OTG_FS host channel-5 transfer size\n          register"
        },
        {
          "name": "FS_HCCHAR6",
          "offset": 448,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "Maximum packet size"
            },
            {
              "name": "EPNUM",
              "bit_offset": 11,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Endpoint number"
            },
            {
              "name": "EPDIR",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint direction"
            },
            {
              "name": "LSDEV",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Low-speed device"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Endpoint type"
            },
            {
              "name": "MCNT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multicount"
            },
            {
              "name": "DAD",
              "bit_offset": 22,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Device address"
            },
            {
              "name": "ODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd frame"
            },
            {
              "name": "CHDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel disable"
            },
            {
              "name": "CHENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel enable"
            }
          ],
          "description": "OTG_FS host channel-6 characteristics\n          register (OTG_FS_HCCHAR6)"
        },
        {
          "name": "FS_HCINT6",
          "offset": 456,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed"
            },
            {
              "name": "CHH",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted"
            },
            {
              "name": "STALL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received\n              interrupt"
            },
            {
              "name": "NAK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received\n              interrupt"
            },
            {
              "name": "ACK",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt"
            },
            {
              "name": "TXERR",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error"
            },
            {
              "name": "BBERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error"
            },
            {
              "name": "FRMOR",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun"
            },
            {
              "name": "DTERR",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error"
            }
          ],
          "description": "OTG_FS host channel-6 interrupt register\n          (OTG_FS_HCINT6)"
        },
        {
          "name": "FS_HCINTMSK6",
          "offset": 460,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRCM",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed mask"
            },
            {
              "name": "CHHM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted mask"
            },
            {
              "name": "STALLM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received interrupt\n              mask"
            },
            {
              "name": "NAKM",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received interrupt\n              mask"
            },
            {
              "name": "ACKM",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt mask"
            },
            {
              "name": "NYET",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "response received interrupt\n              mask"
            },
            {
              "name": "TXERRM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error mask"
            },
            {
              "name": "BBERRM",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error mask"
            },
            {
              "name": "FRMORM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun mask"
            },
            {
              "name": "DTERRM",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error mask"
            }
          ],
          "description": "OTG_FS host channel-6 mask register\n          (OTG_FS_HCINTMSK6)"
        },
        {
          "name": "FS_HCTSIZ6",
          "offset": 464,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "DPID",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data PID"
            }
          ],
          "description": "OTG_FS host channel-6 transfer size\n          register"
        },
        {
          "name": "FS_HCCHAR7",
          "offset": 480,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "Maximum packet size"
            },
            {
              "name": "EPNUM",
              "bit_offset": 11,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Endpoint number"
            },
            {
              "name": "EPDIR",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint direction"
            },
            {
              "name": "LSDEV",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Low-speed device"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Endpoint type"
            },
            {
              "name": "MCNT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multicount"
            },
            {
              "name": "DAD",
              "bit_offset": 22,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Device address"
            },
            {
              "name": "ODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd frame"
            },
            {
              "name": "CHDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel disable"
            },
            {
              "name": "CHENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel enable"
            }
          ],
          "description": "OTG_FS host channel-7 characteristics\n          register (OTG_FS_HCCHAR7)"
        },
        {
          "name": "FS_HCINT7",
          "offset": 488,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed"
            },
            {
              "name": "CHH",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted"
            },
            {
              "name": "STALL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received\n              interrupt"
            },
            {
              "name": "NAK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received\n              interrupt"
            },
            {
              "name": "ACK",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt"
            },
            {
              "name": "TXERR",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error"
            },
            {
              "name": "BBERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error"
            },
            {
              "name": "FRMOR",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun"
            },
            {
              "name": "DTERR",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error"
            }
          ],
          "description": "OTG_FS host channel-7 interrupt register\n          (OTG_FS_HCINT7)"
        },
        {
          "name": "FS_HCINTMSK7",
          "offset": 492,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRCM",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed mask"
            },
            {
              "name": "CHHM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel halted mask"
            },
            {
              "name": "STALLM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL response received interrupt\n              mask"
            },
            {
              "name": "NAKM",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "NAK response received interrupt\n              mask"
            },
            {
              "name": "ACKM",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK response received/transmitted\n              interrupt mask"
            },
            {
              "name": "NYET",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "response received interrupt\n              mask"
            },
            {
              "name": "TXERRM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transaction error mask"
            },
            {
              "name": "BBERRM",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Babble error mask"
            },
            {
              "name": "FRMORM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame overrun mask"
            },
            {
              "name": "DTERRM",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data toggle error mask"
            }
          ],
          "description": "OTG_FS host channel-7 mask register\n          (OTG_FS_HCINTMSK7)"
        },
        {
          "name": "FS_HCTSIZ7",
          "offset": 496,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "DPID",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data PID"
            }
          ],
          "description": "OTG_FS host channel-7 transfer size\n          register"
        }
      ],
      "interrupts": []
    },
    "GPIOC": {
      "name": "GPIOC",
      "base_address": 1073874944,
      "description": "General-purpose I/Os",
      "registers": [
        {
          "name": "MODER",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MODER0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port mode register"
        },
        {
          "name": "OTYPER",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OT0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output type register"
        },
        {
          "name": "OSPEEDR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OSPEEDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output speed\n          register"
        },
        {
          "name": "PUPDR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PUPDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port pull-up/pull-down\n          register"
        },
        {
          "name": "IDR",
          "offset": 16,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "IDR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port input data register"
        },
        {
          "name": "ODR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ODR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output data register"
        },
        {
          "name": "BSRR",
          "offset": 24,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "BS0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR0",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR1",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR2",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR3",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR4",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR5",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR6",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR7",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR8",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR9",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR10",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR11",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR12",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR13",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR14",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR15",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            }
          ],
          "description": "GPIO port bit set/reset\n          register"
        },
        {
          "name": "LCKR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LCK0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCKK",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            }
          ],
          "description": "GPIO port configuration lock\n          register"
        },
        {
          "name": "AFRL",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRL0",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL1",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL2",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL3",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL4",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL5",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL6",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL7",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
          ],
          "description": "GPIO alternate function low\n          register"
        },
        {
          "name": "AFRH",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRH8",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH9",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH10",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH11",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH12",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH13",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH14",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH15",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
          ],
          "description": "GPIO alternate function high\n          register"
        }
      ],
      "interrupts": [
        {
          "name": "TIM1_UP_TIM10",
          "description": "TIM1 Update interrupt and TIM10 global\n        interrupt",
          "value": 25
        }
      ]
    },
    "GPIOB": {
      "name": "GPIOB",
      "base_address": 1073873920,
      "description": "General-purpose I/Os",
      "registers": [
        {
          "name": "MODER",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 640,
          "fields": [
            {
              "name": "MODER0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port mode register"
        },
        {
          "name": "OTYPER",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OT0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output type register"
        },
        {
          "name": "OSPEEDR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 192,
          "fields": [
            {
              "name": "OSPEEDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output speed\n          register"
        },
        {
          "name": "PUPDR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 256,
          "fields": [
            {
              "name": "PUPDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port pull-up/pull-down\n          register"
        },
        {
          "name": "IDR",
          "offset": 16,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "IDR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port input data register"
        },
        {
          "name": "ODR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ODR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output data register"
        },
        {
          "name": "BSRR",
          "offset": 24,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "BS0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR0",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR1",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR2",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR3",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR4",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR5",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR6",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR7",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR8",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR9",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR10",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR11",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR12",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR13",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR14",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR15",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            }
          ],
          "description": "GPIO port bit set/reset\n          register"
        },
        {
          "name": "LCKR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LCK0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCKK",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            }
          ],
          "description": "GPIO port configuration lock\n          register"
        },
        {
          "name": "AFRL",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRL0",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL1",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL2",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL3",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL4",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL5",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL6",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL7",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
          ],
          "description": "GPIO alternate function low\n          register"
        },
        {
          "name": "AFRH",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRH8",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH9",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH10",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH11",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH12",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH13",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH14",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH15",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
          ],
          "description": "GPIO alternate function high\n          register"
        }
      ],
      "interrupts": []
    },
    "SPI4": {
      "name": "SPI4",
      "base_address": 1073820672,
      "description": "Serial peripheral interface",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CPHA",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock phase"
            },
            {
              "name": "CPOL",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock polarity"
            },
            {
              "name": "MSTR",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master selection"
            },
            {
              "name": "BR",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Baud rate control"
            },
            {
              "name": "SPE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI enable"
            },
            {
              "name": "LSBFIRST",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "SSI",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Internal slave select"
            },
            {
              "name": "SSM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software slave management"
            },
            {
              "name": "RXONLY",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receive only"
            },
            {
              "name": "DFF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data frame format"
            },
            {
              "name": "CRCNEXT",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC transfer next"
            },
            {
              "name": "CRCEN",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Hardware CRC calculation\n              enable"
            },
            {
              "name": "BIDIOE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output enable in bidirectional\n              mode"
            },
            {
              "name": "BIDIMODE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bidirectional data mode\n              enable"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "RXDMAEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rx buffer DMA enable"
            },
            {
              "name": "TXDMAEN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer DMA enable"
            },
            {
              "name": "SSOE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SS output enable"
            },
            {
              "name": "FRF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "ERRIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "RXNEIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RX buffer not empty interrupt\n              enable"
            },
            {
              "name": "TXEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer empty interrupt\n              enable"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2,
          "fields": [
            {
              "name": "RXNE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Receive buffer not empty"
            },
            {
              "name": "TXE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Transmit buffer empty"
            },
            {
              "name": "CHSIDE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Channel side"
            },
            {
              "name": "UDR",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Underrun flag"
            },
            {
              "name": "CRCERR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC error flag"
            },
            {
              "name": "MODF",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Mode fault"
            },
            {
              "name": "OVR",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Overrun flag"
            },
            {
              "name": "BSY",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Busy flag"
            },
            {
              "name": "TIFRFE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "TI frame format error"
            }
          ],
          "description": "status register"
        },
        {
          "name": "DR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Data register"
            }
          ],
          "description": "data register"
        },
        {
          "name": "CRCPR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 7,
          "fields": [
            {
              "name": "CRCPOLY",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "CRC polynomial register"
            }
          ],
          "description": "CRC polynomial register"
        },
        {
          "name": "RXCRCR",
          "offset": 20,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "RxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Rx CRC register"
            }
          ],
          "description": "RX CRC register"
        },
        {
          "name": "TXCRCR",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "TxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Tx CRC register"
            }
          ],
          "description": "TX CRC register"
        },
        {
          "name": "I2SCFGR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CHLEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel length (number of bits per audio\n              channel)"
            },
            {
              "name": "DATLEN",
              "bit_offset": 1,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data length to be\n              transferred"
            },
            {
              "name": "CKPOL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Steady state clock\n              polarity"
            },
            {
              "name": "I2SSTD",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S standard selection"
            },
            {
              "name": "PCMSYNC",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PCM frame synchronization"
            },
            {
              "name": "I2SCFG",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S configuration mode"
            },
            {
              "name": "I2SE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S Enable"
            },
            {
              "name": "I2SMOD",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S mode selection"
            }
          ],
          "description": "I2S configuration register"
        },
        {
          "name": "I2SPR",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 10,
          "fields": [
            {
              "name": "I2SDIV",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "I2S Linear prescaler"
            },
            {
              "name": "ODD",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd factor for the\n              prescaler"
            },
            {
              "name": "MCKOE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master clock output enable"
            }
          ],
          "description": "I2S prescaler register"
        }
      ],
      "interrupts": [
        {
          "name": "SPI4",
          "description": "SPI4 global interrupt",
          "value": 84
        }
      ]
    },
    "SPI1": {
      "name": "SPI1",
      "base_address": 1073819648,
      "description": "Serial peripheral interface",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CPHA",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock phase"
            },
            {
              "name": "CPOL",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock polarity"
            },
            {
              "name": "MSTR",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master selection"
            },
            {
              "name": "BR",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Baud rate control"
            },
            {
              "name": "SPE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI enable"
            },
            {
              "name": "LSBFIRST",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "SSI",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Internal slave select"
            },
            {
              "name": "SSM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software slave management"
            },
            {
              "name": "RXONLY",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receive only"
            },
            {
              "name": "DFF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data frame format"
            },
            {
              "name": "CRCNEXT",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC transfer next"
            },
            {
              "name": "CRCEN",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Hardware CRC calculation\n              enable"
            },
            {
              "name": "BIDIOE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output enable in bidirectional\n              mode"
            },
            {
              "name": "BIDIMODE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bidirectional data mode\n              enable"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "RXDMAEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rx buffer DMA enable"
            },
            {
              "name": "TXDMAEN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer DMA enable"
            },
            {
              "name": "SSOE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SS output enable"
            },
            {
              "name": "FRF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "ERRIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "RXNEIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RX buffer not empty interrupt\n              enable"
            },
            {
              "name": "TXEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer empty interrupt\n              enable"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2,
          "fields": [
            {
              "name": "RXNE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Receive buffer not empty"
            },
            {
              "name": "TXE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Transmit buffer empty"
            },
            {
              "name": "CHSIDE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Channel side"
            },
            {
              "name": "UDR",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Underrun flag"
            },
            {
              "name": "CRCERR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC error flag"
            },
            {
              "name": "MODF",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Mode fault"
            },
            {
              "name": "OVR",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Overrun flag"
            },
            {
              "name": "BSY",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Busy flag"
            },
            {
              "name": "TIFRFE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "TI frame format error"
            }
          ],
          "description": "status register"
        },
        {
          "name": "DR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Data register"
            }
          ],
          "description": "data register"
        },
        {
          "name": "CRCPR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 7,
          "fields": [
            {
              "name": "CRCPOLY",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "CRC polynomial register"
            }
          ],
          "description": "CRC polynomial register"
        },
        {
          "name": "RXCRCR",
          "offset": 20,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "RxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Rx CRC register"
            }
          ],
          "description": "RX CRC register"
        },
        {
          "name": "TXCRCR",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "TxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Tx CRC register"
            }
          ],
          "description": "TX CRC register"
        },
        {
          "name": "I2SCFGR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CHLEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel length (number of bits per audio\n              channel)"
            },
            {
              "name": "DATLEN",
              "bit_offset": 1,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data length to be\n              transferred"
            },
            {
              "name": "CKPOL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Steady state clock\n              polarity"
            },
            {
              "name": "I2SSTD",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S standard selection"
            },
            {
              "name": "PCMSYNC",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PCM frame synchronization"
            },
            {
              "name": "I2SCFG",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S configuration mode"
            },
            {
              "name": "I2SE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S Enable"
            },
            {
              "name": "I2SMOD",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S mode selection"
            }
          ],
          "description": "I2S configuration register"
        },
        {
          "name": "I2SPR",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 10,
          "fields": [
            {
              "name": "I2SDIV",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "I2S Linear prescaler"
            },
            {
              "name": "ODD",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd factor for the\n              prescaler"
            },
            {
              "name": "MCKOE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master clock output enable"
            }
          ],
          "description": "I2S prescaler register"
        }
      ],
      "interrupts": [
        {
          "name": "SPI1",
          "description": "SPI1 global interrupt",
          "value": 35
        }
      ]
    },
    "TIM3": {
      "name": "TIM3",
      "base_address": 1073742848,
      "description": "General purpose timers",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Counter enable"
            },
            {
              "name": "UDIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update disable"
            },
            {
              "name": "URS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update request source"
            },
            {
              "name": "OPM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "One-pulse mode"
            },
            {
              "name": "DIR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direction"
            },
            {
              "name": "CMS",
              "bit_offset": 5,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Center-aligned mode\n              selection"
            },
            {
              "name": "ARPE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Auto-reload preload enable"
            },
            {
              "name": "CKD",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Clock division"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCDS",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare DMA\n              selection"
            },
            {
              "name": "MMS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Master mode selection"
            },
            {
              "name": "TI1S",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TI1 selection"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SMCR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SMS",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Slave mode selection"
            },
            {
              "name": "TS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Trigger selection"
            },
            {
              "name": "MSM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master/Slave mode"
            },
            {
              "name": "ETF",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "External trigger filter"
            },
            {
              "name": "ETPS",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "External trigger prescaler"
            },
            {
              "name": "ECE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External clock enable"
            },
            {
              "name": "ETP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External trigger polarity"
            }
          ],
          "description": "slave mode control register"
        },
        {
          "name": "DIER",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt enable"
            },
            {
              "name": "CC1IE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 interrupt\n              enable"
            },
            {
              "name": "CC2IE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              enable"
            },
            {
              "name": "CC3IE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              enable"
            },
            {
              "name": "CC4IE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              enable"
            },
            {
              "name": "TIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt enable"
            },
            {
              "name": "UDE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update DMA request enable"
            },
            {
              "name": "CC1DE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 DMA request\n              enable"
            },
            {
              "name": "CC2DE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 DMA request\n              enable"
            },
            {
              "name": "CC3DE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 DMA request\n              enable"
            },
            {
              "name": "CC4DE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 DMA request\n              enable"
            },
            {
              "name": "TDE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger DMA request enable"
            }
          ],
          "description": "DMA/Interrupt enable register"
        },
        {
          "name": "SR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt flag"
            },
            {
              "name": "CC1IF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1 interrupt\n              flag"
            },
            {
              "name": "CC2IF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              flag"
            },
            {
              "name": "CC3IF",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              flag"
            },
            {
              "name": "CC4IF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              flag"
            },
            {
              "name": "TIF",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt flag"
            },
            {
              "name": "CC1OF",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 overcapture\n              flag"
            },
            {
              "name": "CC2OF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2 overcapture\n              flag"
            },
            {
              "name": "CC3OF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 overcapture\n              flag"
            },
            {
              "name": "CC4OF",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 overcapture\n              flag"
            }
          ],
          "description": "status register"
        },
        {
          "name": "EGR",
          "offset": 20,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "UG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update generation"
            },
            {
              "name": "CC1G",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1\n              generation"
            },
            {
              "name": "CC2G",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2\n              generation"
            },
            {
              "name": "CC3G",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              generation"
            },
            {
              "name": "CC4G",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 4\n              generation"
            },
            {
              "name": "TG",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger generation"
            }
          ],
          "description": "event generation register"
        },
        {
          "name": "CCMR1_Output",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC1S"
            },
            {
              "name": "OC1FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1FE"
            },
            {
              "name": "OC1PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1PE"
            },
            {
              "name": "OC1M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC1M"
            },
            {
              "name": "OC1CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1CE"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC2S"
            },
            {
              "name": "OC2FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2FE"
            },
            {
              "name": "OC2PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2PE"
            },
            {
              "name": "OC2M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC2M"
            },
            {
              "name": "OC2CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2CE"
            }
          ],
          "description": "capture/compare mode register 1 (output\n          mode)"
        },
        {
          "name": "CCMR1_Input",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "ICPCS",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 1 prescaler"
            },
            {
              "name": "IC1F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 1 filter"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 2\n              selection"
            },
            {
              "name": "IC2PCS",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 2 prescaler"
            },
            {
              "name": "IC2F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 2 filter"
            }
          ],
          "description": "capture/compare mode register 1 (input\n          mode)"
        },
        {
          "name": "CCMR2_Output",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC3S"
            },
            {
              "name": "OC3FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3FE"
            },
            {
              "name": "OC3PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3PE"
            },
            {
              "name": "OC3M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC3M"
            },
            {
              "name": "OC3CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3CE"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC4S"
            },
            {
              "name": "OC4FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4FE"
            },
            {
              "name": "OC4PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4PE"
            },
            {
              "name": "OC4M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC4M"
            },
            {
              "name": "OC4CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4CE"
            }
          ],
          "description": "capture/compare mode register 2 (output\n          mode)"
        },
        {
          "name": "CCMR2_Input",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              selection"
            },
            {
              "name": "IC3PSC",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 3 prescaler"
            },
            {
              "name": "IC3F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 3 filter"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 4\n              selection"
            },
            {
              "name": "IC4PSC",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 4 prescaler"
            },
            {
              "name": "IC4F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 4 filter"
            }
          ],
          "description": "capture/compare mode register 2 (input\n          mode)"
        },
        {
          "name": "CCER",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1E",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              enable"
            },
            {
              "name": "CC1P",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC1NP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC2E",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              enable"
            },
            {
              "name": "CC2P",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC2NP",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC3E",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              enable"
            },
            {
              "name": "CC3P",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC3NP",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC4E",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 output\n              enable"
            },
            {
              "name": "CC4P",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC4NP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 output\n              Polarity"
            }
          ],
          "description": "capture/compare enable\n          register"
        },
        {
          "name": "CNT",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CNT_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low counter value"
            },
            {
              "name": "CNT_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High counter value"
            }
          ],
          "description": "counter"
        },
        {
          "name": "PSC",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Prescaler value"
            }
          ],
          "description": "prescaler"
        },
        {
          "name": "ARR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ARR_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Auto-reload value"
            },
            {
              "name": "ARR_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Auto-reload value"
            }
          ],
          "description": "auto-reload register"
        },
        {
          "name": "CCR1",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR1_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare 1\n              value"
            },
            {
              "name": "CCR1_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare 1\n              value"
            }
          ],
          "description": "capture/compare register 1"
        },
        {
          "name": "CCR2",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR2_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare 2\n              value"
            },
            {
              "name": "CCR2_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare 2\n              value"
            }
          ],
          "description": "capture/compare register 2"
        },
        {
          "name": "CCR3",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR3_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare value"
            },
            {
              "name": "CCR3_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare value"
            }
          ],
          "description": "capture/compare register 3"
        },
        {
          "name": "CCR4",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR4_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare value"
            },
            {
              "name": "CCR4_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare value"
            }
          ],
          "description": "capture/compare register 4"
        },
        {
          "name": "DCR",
          "offset": 72,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DBA",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA base address"
            },
            {
              "name": "DBL",
              "bit_offset": 8,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA burst length"
            }
          ],
          "description": "DMA control register"
        },
        {
          "name": "DMAR",
          "offset": 76,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DMAB",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "DMA register for burst\n              accesses"
            }
          ],
          "description": "DMA address for full transfer"
        }
      ],
      "interrupts": [
        {
          "name": "TIM3",
          "description": "TIM3 global interrupt",
          "value": 29
        }
      ]
    },
    "OTG_FS_GLOBAL": {
      "name": "OTG_FS_GLOBAL",
      "base_address": 1342177280,
      "description": "USB on the go full speed",
      "registers": [
        {
          "name": "FS_GOTGCTL",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2048,
          "fields": [
            {
              "name": "SRQSCS",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Session request success"
            },
            {
              "name": "SRQ",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Session request"
            },
            {
              "name": "HNGSCS",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Host negotiation success"
            },
            {
              "name": "HNPRQ",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "HNP request"
            },
            {
              "name": "HSHNPEN",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Host set HNP enable"
            },
            {
              "name": "DHNPEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Device HNP enabled"
            },
            {
              "name": "CIDSTS",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Connector ID status"
            },
            {
              "name": "DBCT",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Long/short debounce time"
            },
            {
              "name": "ASVLD",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "A-session valid"
            },
            {
              "name": "BSVLD",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "B-session valid"
            }
          ],
          "description": "OTG_FS control and status register\n          (OTG_FS_GOTGCTL)"
        },
        {
          "name": "FS_GOTGINT",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SEDET",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Session end detected"
            },
            {
              "name": "SRSSCHG",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Session request success status\n              change"
            },
            {
              "name": "HNSSCHG",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Host negotiation success status\n              change"
            },
            {
              "name": "HNGDET",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Host negotiation detected"
            },
            {
              "name": "ADTOCHG",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "A-device timeout change"
            },
            {
              "name": "DBCDNE",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Debounce done"
            }
          ],
          "description": "OTG_FS interrupt register\n          (OTG_FS_GOTGINT)"
        },
        {
          "name": "FS_GAHBCFG",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "GINT",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Global interrupt mask"
            },
            {
              "name": "TXFELVL",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TxFIFO empty level"
            },
            {
              "name": "PTXFELVL",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Periodic TxFIFO empty\n              level"
            }
          ],
          "description": "OTG_FS AHB configuration register\n          (OTG_FS_GAHBCFG)"
        },
        {
          "name": "FS_GUSBCFG",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2560,
          "fields": [
            {
              "name": "TOCAL",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "FS timeout calibration"
            },
            {
              "name": "PHYSEL",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "Full Speed serial transceiver\n              select"
            },
            {
              "name": "SRPCAP",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SRP-capable"
            },
            {
              "name": "HNPCAP",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "HNP-capable"
            },
            {
              "name": "TRDT",
              "bit_offset": 10,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "USB turnaround time"
            },
            {
              "name": "FHMOD",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Force host mode"
            },
            {
              "name": "FDMOD",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Force device mode"
            },
            {
              "name": "CTXPKT",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Corrupt Tx packet"
            }
          ],
          "description": "OTG_FS USB configuration register\n          (OTG_FS_GUSBCFG)"
        },
        {
          "name": "FS_GRSTCTL",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 536870912,
          "fields": [
            {
              "name": "CSRST",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Core soft reset"
            },
            {
              "name": "HSRST",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "HCLK soft reset"
            },
            {
              "name": "FCRST",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Host frame counter reset"
            },
            {
              "name": "RXFFLSH",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RxFIFO flush"
            },
            {
              "name": "TXFFLSH",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TxFIFO flush"
            },
            {
              "name": "TXFNUM",
              "bit_offset": 6,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "TxFIFO number"
            },
            {
              "name": "AHBIDL",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "AHB master idle"
            }
          ],
          "description": "OTG_FS reset register\n          (OTG_FS_GRSTCTL)"
        },
        {
          "name": "FS_GINTSTS",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 67108896,
          "fields": [
            {
              "name": "CMOD",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Current mode of operation"
            },
            {
              "name": "MMIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Mode mismatch interrupt"
            },
            {
              "name": "OTGINT",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "OTG interrupt"
            },
            {
              "name": "SOF",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Start of frame"
            },
            {
              "name": "RXFLVL",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "RxFIFO non-empty"
            },
            {
              "name": "NPTXFE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Non-periodic TxFIFO empty"
            },
            {
              "name": "GINAKEFF",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Global IN non-periodic NAK\n              effective"
            },
            {
              "name": "GOUTNAKEFF",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Global OUT NAK effective"
            },
            {
              "name": "ESUSP",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Early suspend"
            },
            {
              "name": "USBSUSP",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USB suspend"
            },
            {
              "name": "USBRST",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USB reset"
            },
            {
              "name": "ENUMDNE",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Enumeration done"
            },
            {
              "name": "ISOODRP",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Isochronous OUT packet dropped\n              interrupt"
            },
            {
              "name": "EOPF",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "End of periodic frame\n              interrupt"
            },
            {
              "name": "IEPINT",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "IN endpoint interrupt"
            },
            {
              "name": "OEPINT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "OUT endpoint interrupt"
            },
            {
              "name": "IISOIXFR",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Incomplete isochronous IN\n              transfer"
            },
            {
              "name": "IPXFR_INCOMPISOOUT",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Incomplete periodic transfer(Host\n              mode)/Incomplete isochronous OUT transfer(Device\n              mode)"
            },
            {
              "name": "HPRTINT",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Host port interrupt"
            },
            {
              "name": "HCINT",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Host channels interrupt"
            },
            {
              "name": "PTXFE",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Periodic TxFIFO empty"
            },
            {
              "name": "CIDSCHG",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Connector ID status change"
            },
            {
              "name": "DISCINT",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Disconnect detected\n              interrupt"
            },
            {
              "name": "SRQINT",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Session request/new session detected\n              interrupt"
            },
            {
              "name": "WKUPINT",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Resume/remote wakeup detected\n              interrupt"
            }
          ],
          "description": "OTG_FS core interrupt register\n          (OTG_FS_GINTSTS)"
        },
        {
          "name": "FS_GINTMSK",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MMISM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Mode mismatch interrupt\n              mask"
            },
            {
              "name": "OTGINT",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OTG interrupt mask"
            },
            {
              "name": "SOFM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Start of frame mask"
            },
            {
              "name": "RXFLVLM",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receive FIFO non-empty\n              mask"
            },
            {
              "name": "NPTXFEM",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Non-periodic TxFIFO empty\n              mask"
            },
            {
              "name": "GINAKEFFM",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Global non-periodic IN NAK effective\n              mask"
            },
            {
              "name": "GONAKEFFM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Global OUT NAK effective\n              mask"
            },
            {
              "name": "ESUSPM",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Early suspend mask"
            },
            {
              "name": "USBSUSPM",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USB suspend mask"
            },
            {
              "name": "USBRST",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USB reset mask"
            },
            {
              "name": "ENUMDNEM",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Enumeration done mask"
            },
            {
              "name": "ISOODRPM",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Isochronous OUT packet dropped interrupt\n              mask"
            },
            {
              "name": "EOPFM",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "End of periodic frame interrupt\n              mask"
            },
            {
              "name": "EPMISM",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint mismatch interrupt\n              mask"
            },
            {
              "name": "IEPINT",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IN endpoints interrupt\n              mask"
            },
            {
              "name": "OEPINT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OUT endpoints interrupt\n              mask"
            },
            {
              "name": "IISOIXFRM",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Incomplete isochronous IN transfer\n              mask"
            },
            {
              "name": "IPXFRM_IISOOXFRM",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Incomplete periodic transfer mask(Host\n              mode)/Incomplete isochronous OUT transfer mask(Device\n              mode)"
            },
            {
              "name": "PRTIM",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Host port interrupt mask"
            },
            {
              "name": "HCIM",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Host channels interrupt\n              mask"
            },
            {
              "name": "PTXFEM",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Periodic TxFIFO empty mask"
            },
            {
              "name": "CIDSCHGM",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Connector ID status change\n              mask"
            },
            {
              "name": "DISCINT",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Disconnect detected interrupt\n              mask"
            },
            {
              "name": "SRQIM",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Session request/new session detected\n              interrupt mask"
            },
            {
              "name": "WUIM",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Resume/remote wakeup detected interrupt\n              mask"
            }
          ],
          "description": "OTG_FS interrupt mask register\n          (OTG_FS_GINTMSK)"
        },
        {
          "name": "FS_GRXSTSR_Device",
          "offset": 28,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "EPNUM",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Endpoint number"
            },
            {
              "name": "BCNT",
              "bit_offset": 4,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "Byte count"
            },
            {
              "name": "DPID",
              "bit_offset": 15,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data PID"
            },
            {
              "name": "PKTSTS",
              "bit_offset": 17,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Packet status"
            },
            {
              "name": "FRMNUM",
              "bit_offset": 21,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Frame number"
            }
          ],
          "description": "OTG_FS Receive status debug read(Device\n          mode)"
        },
        {
          "name": "FS_GRXSTSR_Host",
          "offset": 28,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "EPNUM",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Endpoint number"
            },
            {
              "name": "BCNT",
              "bit_offset": 4,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "Byte count"
            },
            {
              "name": "DPID",
              "bit_offset": 15,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data PID"
            },
            {
              "name": "PKTSTS",
              "bit_offset": 17,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Packet status"
            },
            {
              "name": "FRMNUM",
              "bit_offset": 21,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Frame number"
            }
          ],
          "description": "OTG_FS Receive status debug read(Host\n          mode)"
        },
        {
          "name": "FS_GRXFSIZ",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 512,
          "fields": [
            {
              "name": "RXFD",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "RxFIFO depth"
            }
          ],
          "description": "OTG_FS Receive FIFO size register\n          (OTG_FS_GRXFSIZ)"
        },
        {
          "name": "FS_GNPTXFSIZ_Device",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 512,
          "fields": [
            {
              "name": "TX0FSA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Endpoint 0 transmit RAM start\n              address"
            },
            {
              "name": "TX0FD",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Endpoint 0 TxFIFO depth"
            }
          ],
          "description": "OTG_FS non-periodic transmit FIFO size\n          register (Device mode)"
        },
        {
          "name": "FS_GNPTXFSIZ_Host",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 512,
          "fields": [
            {
              "name": "NPTXFSA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Non-periodic transmit RAM start\n              address"
            },
            {
              "name": "NPTXFD",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Non-periodic TxFIFO depth"
            }
          ],
          "description": "OTG_FS non-periodic transmit FIFO size\n          register (Host mode)"
        },
        {
          "name": "FS_GNPTXSTS",
          "offset": 44,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 524800,
          "fields": [
            {
              "name": "NPTXFSAV",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Non-periodic TxFIFO space\n              available"
            },
            {
              "name": "NPTQXSAV",
              "bit_offset": 16,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Non-periodic transmit request queue\n              space available"
            },
            {
              "name": "NPTXQTOP",
              "bit_offset": 24,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Top of the non-periodic transmit request\n              queue"
            }
          ],
          "description": "OTG_FS non-periodic transmit FIFO/queue\n          status register (OTG_FS_GNPTXSTS)"
        },
        {
          "name": "FS_GCCFG",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PWRDWN",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Power down"
            },
            {
              "name": "VBUSASEN",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Enable the VBUS sensing\n              device"
            },
            {
              "name": "VBUSBSEN",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Enable the VBUS sensing\n              device"
            },
            {
              "name": "SOFOUTEN",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SOF output enable"
            }
          ],
          "description": "OTG_FS general core configuration register\n          (OTG_FS_GCCFG)"
        },
        {
          "name": "FS_CID",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 4096,
          "fields": [
            {
              "name": "PRODUCT_ID",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Product ID field"
            }
          ],
          "description": "core ID register"
        },
        {
          "name": "FS_HPTXFSIZ",
          "offset": 256,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33555968,
          "fields": [
            {
              "name": "PTXSA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Host periodic TxFIFO start\n              address"
            },
            {
              "name": "PTXFSIZ",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Host periodic TxFIFO depth"
            }
          ],
          "description": "OTG_FS Host periodic transmit FIFO size\n          register (OTG_FS_HPTXFSIZ)"
        },
        {
          "name": "FS_DIEPTXF1",
          "offset": 260,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33555456,
          "fields": [
            {
              "name": "INEPTXSA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint FIFO2 transmit RAM start\n              address"
            },
            {
              "name": "INEPTXFD",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint TxFIFO depth"
            }
          ],
          "description": "OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF2)"
        },
        {
          "name": "FS_DIEPTXF2",
          "offset": 264,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33555456,
          "fields": [
            {
              "name": "INEPTXSA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint FIFO3 transmit RAM start\n              address"
            },
            {
              "name": "INEPTXFD",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint TxFIFO depth"
            }
          ],
          "description": "OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF3)"
        },
        {
          "name": "FS_DIEPTXF3",
          "offset": 268,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33555456,
          "fields": [
            {
              "name": "INEPTXSA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint FIFO4 transmit RAM start\n              address"
            },
            {
              "name": "INEPTXFD",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint TxFIFO depth"
            }
          ],
          "description": "OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF4)"
        }
      ],
      "interrupts": []
    },
    "OTG_FS_DEVICE": {
      "name": "OTG_FS_DEVICE",
      "base_address": 1342179328,
      "description": "USB on the go full speed",
      "registers": [
        {
          "name": "FS_DCFG",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 35651584,
          "fields": [
            {
              "name": "DSPD",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Device speed"
            },
            {
              "name": "NZLSOHSK",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Non-zero-length status OUT\n              handshake"
            },
            {
              "name": "DAD",
              "bit_offset": 4,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Device address"
            },
            {
              "name": "PFIVL",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Periodic frame interval"
            }
          ],
          "description": "OTG_FS device configuration register\n          (OTG_FS_DCFG)"
        },
        {
          "name": "FS_DCTL",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "RWUSIG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Remote wakeup signaling"
            },
            {
              "name": "SDIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Soft disconnect"
            },
            {
              "name": "GINSTS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Global IN NAK status"
            },
            {
              "name": "GONSTS",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Global OUT NAK status"
            },
            {
              "name": "TCTL",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Test control"
            },
            {
              "name": "SGINAK",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Set global IN NAK"
            },
            {
              "name": "CGINAK",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clear global IN NAK"
            },
            {
              "name": "SGONAK",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Set global OUT NAK"
            },
            {
              "name": "CGONAK",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clear global OUT NAK"
            },
            {
              "name": "POPRGDNE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Power-on programming done"
            }
          ],
          "description": "OTG_FS device control register\n          (OTG_FS_DCTL)"
        },
        {
          "name": "FS_DSTS",
          "offset": 8,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 16,
          "fields": [
            {
              "name": "SUSPSTS",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Suspend status"
            },
            {
              "name": "ENUMSPD",
              "bit_offset": 1,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Enumerated speed"
            },
            {
              "name": "EERR",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Erratic error"
            },
            {
              "name": "FNSOF",
              "bit_offset": 8,
              "bit_width": 14,
              "access": "ReadWrite",
              "description": "Frame number of the received\n              SOF"
            }
          ],
          "description": "OTG_FS device status register\n          (OTG_FS_DSTS)"
        },
        {
          "name": "FS_DIEPMSK",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRCM",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed interrupt\n              mask"
            },
            {
              "name": "EPDM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint disabled interrupt\n              mask"
            },
            {
              "name": "TOM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Timeout condition mask (Non-isochronous\n              endpoints)"
            },
            {
              "name": "ITTXFEMSK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IN token received when TxFIFO empty\n              mask"
            },
            {
              "name": "INEPNMM",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IN token received with EP mismatch\n              mask"
            },
            {
              "name": "INEPNEM",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IN endpoint NAK effective\n              mask"
            }
          ],
          "description": "OTG_FS device IN endpoint common interrupt\n          mask register (OTG_FS_DIEPMSK)"
        },
        {
          "name": "FS_DOEPMSK",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRCM",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer completed interrupt\n              mask"
            },
            {
              "name": "EPDM",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Endpoint disabled interrupt\n              mask"
            },
            {
              "name": "STUPM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SETUP phase done mask"
            },
            {
              "name": "OTEPDM",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OUT token received when endpoint\n              disabled mask"
            }
          ],
          "description": "OTG_FS device OUT endpoint common interrupt\n          mask register (OTG_FS_DOEPMSK)"
        },
        {
          "name": "FS_DAINT",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "IEPINT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint interrupt bits"
            },
            {
              "name": "OEPINT",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "OUT endpoint interrupt\n              bits"
            }
          ],
          "description": "OTG_FS device all endpoints interrupt\n          register (OTG_FS_DAINT)"
        },
        {
          "name": "FS_DAINTMSK",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "IEPM",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN EP interrupt mask bits"
            },
            {
              "name": "OEPINT",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "OUT endpoint interrupt\n              bits"
            }
          ],
          "description": "OTG_FS all endpoints interrupt mask register\n          (OTG_FS_DAINTMSK)"
        },
        {
          "name": "DVBUSDIS",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 6103,
          "fields": [
            {
              "name": "VBUSDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Device VBUS discharge time"
            }
          ],
          "description": "OTG_FS device VBUS discharge time\n          register"
        },
        {
          "name": "DVBUSPULSE",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 1464,
          "fields": [
            {
              "name": "DVBUSP",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Device VBUS pulsing time"
            }
          ],
          "description": "OTG_FS device VBUS pulsing time\n          register"
        },
        {
          "name": "DIEPEMPMSK",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "INEPTXFEM",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN EP Tx FIFO empty interrupt mask\n              bits"
            }
          ],
          "description": "OTG_FS device IN endpoint FIFO empty\n          interrupt mask register"
        },
        {
          "name": "FS_DIEPCTL0",
          "offset": 256,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Maximum packet size"
            },
            {
              "name": "USBAEP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "USB active endpoint"
            },
            {
              "name": "NAKSTS",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "NAK status"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadOnly",
              "description": "Endpoint type"
            },
            {
              "name": "STALL",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STALL handshake"
            },
            {
              "name": "TXFNUM",
              "bit_offset": 22,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "TxFIFO number"
            },
            {
              "name": "CNAK",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "Clear NAK"
            },
            {
              "name": "SNAK",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "Set NAK"
            },
            {
              "name": "EPDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Endpoint disable"
            },
            {
              "name": "EPENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Endpoint enable"
            }
          ],
          "description": "OTG_FS device control IN endpoint 0 control\n          register (OTG_FS_DIEPCTL0)"
        },
        {
          "name": "DIEPINT0",
          "offset": 264,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 128,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "XFRC"
            },
            {
              "name": "EPDISD",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDISD"
            },
            {
              "name": "TOC",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TOC"
            },
            {
              "name": "ITTXFE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ITTXFE"
            },
            {
              "name": "INEPNE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "INEPNE"
            },
            {
              "name": "TXFE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "TXFE"
            }
          ],
          "description": "device endpoint-x interrupt\n          register"
        },
        {
          "name": "DIEPTSIZ0",
          "offset": 272,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Packet count"
            }
          ],
          "description": "device endpoint-0 transfer size\n          register"
        },
        {
          "name": "DTXFSTS0",
          "offset": 280,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "INEPTFSAV",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint TxFIFO space\n              available"
            }
          ],
          "description": "OTG_FS device IN endpoint transmit FIFO\n          status register"
        },
        {
          "name": "DIEPCTL1",
          "offset": 288,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "MPSIZ"
            },
            {
              "name": "USBAEP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USBAEP"
            },
            {
              "name": "EONUM_DPID",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "EONUM/DPID"
            },
            {
              "name": "NAKSTS",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "NAKSTS"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "EPTYP"
            },
            {
              "name": "Stall",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stall"
            },
            {
              "name": "TXFNUM",
              "bit_offset": 22,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "TXFNUM"
            },
            {
              "name": "CNAK",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "CNAK"
            },
            {
              "name": "SNAK",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SNAK"
            },
            {
              "name": "SD0PID_SEVNFRM",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SD0PID/SEVNFRM"
            },
            {
              "name": "SODDFRM_SD1PID",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SODDFRM/SD1PID"
            },
            {
              "name": "EPDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDIS"
            },
            {
              "name": "EPENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPENA"
            }
          ],
          "description": "OTG device endpoint-1 control\n          register"
        },
        {
          "name": "DIEPINT1",
          "offset": 296,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 128,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "XFRC"
            },
            {
              "name": "EPDISD",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDISD"
            },
            {
              "name": "TOC",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TOC"
            },
            {
              "name": "ITTXFE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ITTXFE"
            },
            {
              "name": "INEPNE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "INEPNE"
            },
            {
              "name": "TXFE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "TXFE"
            }
          ],
          "description": "device endpoint-1 interrupt\n          register"
        },
        {
          "name": "DIEPTSIZ1",
          "offset": 304,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "MCNT",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multi count"
            }
          ],
          "description": "device endpoint-1 transfer size\n          register"
        },
        {
          "name": "DTXFSTS1",
          "offset": 312,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "INEPTFSAV",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint TxFIFO space\n              available"
            }
          ],
          "description": "OTG_FS device IN endpoint transmit FIFO\n          status register"
        },
        {
          "name": "DIEPCTL2",
          "offset": 320,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "MPSIZ"
            },
            {
              "name": "USBAEP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USBAEP"
            },
            {
              "name": "EONUM_DPID",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "EONUM/DPID"
            },
            {
              "name": "NAKSTS",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "NAKSTS"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "EPTYP"
            },
            {
              "name": "Stall",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stall"
            },
            {
              "name": "TXFNUM",
              "bit_offset": 22,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "TXFNUM"
            },
            {
              "name": "CNAK",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "CNAK"
            },
            {
              "name": "SNAK",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SNAK"
            },
            {
              "name": "SD0PID_SEVNFRM",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SD0PID/SEVNFRM"
            },
            {
              "name": "SODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SODDFRM"
            },
            {
              "name": "EPDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDIS"
            },
            {
              "name": "EPENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPENA"
            }
          ],
          "description": "OTG device endpoint-2 control\n          register"
        },
        {
          "name": "DIEPINT2",
          "offset": 328,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 128,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "XFRC"
            },
            {
              "name": "EPDISD",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDISD"
            },
            {
              "name": "TOC",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TOC"
            },
            {
              "name": "ITTXFE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ITTXFE"
            },
            {
              "name": "INEPNE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "INEPNE"
            },
            {
              "name": "TXFE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "TXFE"
            }
          ],
          "description": "device endpoint-2 interrupt\n          register"
        },
        {
          "name": "DIEPTSIZ2",
          "offset": 336,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "MCNT",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multi count"
            }
          ],
          "description": "device endpoint-2 transfer size\n          register"
        },
        {
          "name": "DTXFSTS2",
          "offset": 344,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "INEPTFSAV",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint TxFIFO space\n              available"
            }
          ],
          "description": "OTG_FS device IN endpoint transmit FIFO\n          status register"
        },
        {
          "name": "DIEPCTL3",
          "offset": 352,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "MPSIZ"
            },
            {
              "name": "USBAEP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USBAEP"
            },
            {
              "name": "EONUM_DPID",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "EONUM/DPID"
            },
            {
              "name": "NAKSTS",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "NAKSTS"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "EPTYP"
            },
            {
              "name": "Stall",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stall"
            },
            {
              "name": "TXFNUM",
              "bit_offset": 22,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "TXFNUM"
            },
            {
              "name": "CNAK",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "CNAK"
            },
            {
              "name": "SNAK",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SNAK"
            },
            {
              "name": "SD0PID_SEVNFRM",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SD0PID/SEVNFRM"
            },
            {
              "name": "SODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SODDFRM"
            },
            {
              "name": "EPDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDIS"
            },
            {
              "name": "EPENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPENA"
            }
          ],
          "description": "OTG device endpoint-3 control\n          register"
        },
        {
          "name": "DIEPINT3",
          "offset": 360,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 128,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "XFRC"
            },
            {
              "name": "EPDISD",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDISD"
            },
            {
              "name": "TOC",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TOC"
            },
            {
              "name": "ITTXFE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ITTXFE"
            },
            {
              "name": "INEPNE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "INEPNE"
            },
            {
              "name": "TXFE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "TXFE"
            }
          ],
          "description": "device endpoint-3 interrupt\n          register"
        },
        {
          "name": "DIEPTSIZ3",
          "offset": 368,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "MCNT",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Multi count"
            }
          ],
          "description": "device endpoint-3 transfer size\n          register"
        },
        {
          "name": "DTXFSTS3",
          "offset": 376,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "INEPTFSAV",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "IN endpoint TxFIFO space\n              available"
            }
          ],
          "description": "OTG_FS device IN endpoint transmit FIFO\n          status register"
        },
        {
          "name": "DOEPCTL0",
          "offset": 768,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 32768,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadOnly",
              "description": "MPSIZ"
            },
            {
              "name": "USBAEP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "USBAEP"
            },
            {
              "name": "NAKSTS",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "NAKSTS"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadOnly",
              "description": "EPTYP"
            },
            {
              "name": "SNPM",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SNPM"
            },
            {
              "name": "Stall",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stall"
            },
            {
              "name": "CNAK",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "CNAK"
            },
            {
              "name": "SNAK",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SNAK"
            },
            {
              "name": "EPDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "EPDIS"
            },
            {
              "name": "EPENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "EPENA"
            }
          ],
          "description": "device endpoint-0 control\n          register"
        },
        {
          "name": "DOEPINT0",
          "offset": 776,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 128,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "XFRC"
            },
            {
              "name": "EPDISD",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDISD"
            },
            {
              "name": "STUP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STUP"
            },
            {
              "name": "OTEPDIS",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OTEPDIS"
            },
            {
              "name": "B2BSTUP",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "B2BSTUP"
            }
          ],
          "description": "device endpoint-0 interrupt\n          register"
        },
        {
          "name": "DOEPTSIZ0",
          "offset": 784,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "STUPCNT",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "SETUP packet count"
            }
          ],
          "description": "device OUT endpoint-0 transfer size\n          register"
        },
        {
          "name": "DOEPCTL1",
          "offset": 800,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "MPSIZ"
            },
            {
              "name": "USBAEP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USBAEP"
            },
            {
              "name": "EONUM_DPID",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "EONUM/DPID"
            },
            {
              "name": "NAKSTS",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "NAKSTS"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "EPTYP"
            },
            {
              "name": "SNPM",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SNPM"
            },
            {
              "name": "Stall",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stall"
            },
            {
              "name": "CNAK",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "CNAK"
            },
            {
              "name": "SNAK",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SNAK"
            },
            {
              "name": "SD0PID_SEVNFRM",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SD0PID/SEVNFRM"
            },
            {
              "name": "SODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SODDFRM"
            },
            {
              "name": "EPDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDIS"
            },
            {
              "name": "EPENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPENA"
            }
          ],
          "description": "device endpoint-1 control\n          register"
        },
        {
          "name": "DOEPINT1",
          "offset": 808,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 128,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "XFRC"
            },
            {
              "name": "EPDISD",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDISD"
            },
            {
              "name": "STUP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STUP"
            },
            {
              "name": "OTEPDIS",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OTEPDIS"
            },
            {
              "name": "B2BSTUP",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "B2BSTUP"
            }
          ],
          "description": "device endpoint-1 interrupt\n          register"
        },
        {
          "name": "DOEPTSIZ1",
          "offset": 816,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "RXDPID_STUPCNT",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Received data PID/SETUP packet\n              count"
            }
          ],
          "description": "device OUT endpoint-1 transfer size\n          register"
        },
        {
          "name": "DOEPCTL2",
          "offset": 832,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "MPSIZ"
            },
            {
              "name": "USBAEP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USBAEP"
            },
            {
              "name": "EONUM_DPID",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "EONUM/DPID"
            },
            {
              "name": "NAKSTS",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "NAKSTS"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "EPTYP"
            },
            {
              "name": "SNPM",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SNPM"
            },
            {
              "name": "Stall",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stall"
            },
            {
              "name": "CNAK",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "CNAK"
            },
            {
              "name": "SNAK",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SNAK"
            },
            {
              "name": "SD0PID_SEVNFRM",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SD0PID/SEVNFRM"
            },
            {
              "name": "SODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SODDFRM"
            },
            {
              "name": "EPDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDIS"
            },
            {
              "name": "EPENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPENA"
            }
          ],
          "description": "device endpoint-2 control\n          register"
        },
        {
          "name": "DOEPINT2",
          "offset": 840,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 128,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "XFRC"
            },
            {
              "name": "EPDISD",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDISD"
            },
            {
              "name": "STUP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STUP"
            },
            {
              "name": "OTEPDIS",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OTEPDIS"
            },
            {
              "name": "B2BSTUP",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "B2BSTUP"
            }
          ],
          "description": "device endpoint-2 interrupt\n          register"
        },
        {
          "name": "DOEPTSIZ2",
          "offset": 848,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "RXDPID_STUPCNT",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Received data PID/SETUP packet\n              count"
            }
          ],
          "description": "device OUT endpoint-2 transfer size\n          register"
        },
        {
          "name": "DOEPCTL3",
          "offset": 864,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MPSIZ",
              "bit_offset": 0,
              "bit_width": 11,
              "access": "ReadWrite",
              "description": "MPSIZ"
            },
            {
              "name": "USBAEP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USBAEP"
            },
            {
              "name": "EONUM_DPID",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "EONUM/DPID"
            },
            {
              "name": "NAKSTS",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "NAKSTS"
            },
            {
              "name": "EPTYP",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "EPTYP"
            },
            {
              "name": "SNPM",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SNPM"
            },
            {
              "name": "Stall",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stall"
            },
            {
              "name": "CNAK",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "CNAK"
            },
            {
              "name": "SNAK",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SNAK"
            },
            {
              "name": "SD0PID_SEVNFRM",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SD0PID/SEVNFRM"
            },
            {
              "name": "SODDFRM",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "SODDFRM"
            },
            {
              "name": "EPDIS",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDIS"
            },
            {
              "name": "EPENA",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPENA"
            }
          ],
          "description": "device endpoint-3 control\n          register"
        },
        {
          "name": "DOEPINT3",
          "offset": 872,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 128,
          "fields": [
            {
              "name": "XFRC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "XFRC"
            },
            {
              "name": "EPDISD",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "EPDISD"
            },
            {
              "name": "STUP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STUP"
            },
            {
              "name": "OTEPDIS",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OTEPDIS"
            },
            {
              "name": "B2BSTUP",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "B2BSTUP"
            }
          ],
          "description": "device endpoint-3 interrupt\n          register"
        },
        {
          "name": "DOEPTSIZ3",
          "offset": 880,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "XFRSIZ",
              "bit_offset": 0,
              "bit_width": 19,
              "access": "ReadWrite",
              "description": "Transfer size"
            },
            {
              "name": "PKTCNT",
              "bit_offset": 19,
              "bit_width": 10,
              "access": "ReadWrite",
              "description": "Packet count"
            },
            {
              "name": "RXDPID_STUPCNT",
              "bit_offset": 29,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Received data PID/SETUP packet\n              count"
            }
          ],
          "description": "device OUT endpoint-3 transfer size\n          register"
        }
      ],
      "interrupts": [
        {
          "name": "EXTI18_OTG_FS_WKUP",
          "description": "EXTI Line 18 interrupt / USBUSB On-The-Go FS Wakeup through EXTI line\n        interrupt",
          "value": 42
        },
        {
          "name": "OTG_FS",
          "description": "USB On The Go FS global\n        interrupt",
          "value": 67
        }
      ]
    },
    "ADC_Common": {
      "name": "ADC_Common",
      "base_address": 1073816320,
      "description": "ADC common registers",
      "registers": [
        {
          "name": "CSR",
          "offset": 0,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "AWD1",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Analog watchdog flag of ADC\n              1"
            },
            {
              "name": "EOC1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "End of conversion of ADC 1"
            },
            {
              "name": "JEOC1",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Injected channel end of conversion of\n              ADC 1"
            },
            {
              "name": "JSTRT1",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Injected channel Start flag of ADC\n              1"
            },
            {
              "name": "STRT1",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Regular channel Start flag of ADC\n              1"
            },
            {
              "name": "OVR1",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Overrun flag of ADC 1"
            },
            {
              "name": "AWD2",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Analog watchdog flag of ADC\n              2"
            },
            {
              "name": "EOC2",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "End of conversion of ADC 2"
            },
            {
              "name": "JEOC2",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Injected channel end of conversion of\n              ADC 2"
            },
            {
              "name": "JSTRT2",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Injected channel Start flag of ADC\n              2"
            },
            {
              "name": "STRT2",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Regular channel Start flag of ADC\n              2"
            },
            {
              "name": "OVR2",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Overrun flag of ADC 2"
            },
            {
              "name": "AWD3",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Analog watchdog flag of ADC\n              3"
            },
            {
              "name": "EOC3",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "End of conversion of ADC 3"
            },
            {
              "name": "JEOC3",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Injected channel end of conversion of\n              ADC 3"
            },
            {
              "name": "JSTRT3",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Injected channel Start flag of ADC\n              3"
            },
            {
              "name": "STRT3",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Regular channel Start flag of ADC\n              3"
            },
            {
              "name": "OVR3",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Overrun flag of ADC3"
            }
          ],
          "description": "ADC Common status register"
        },
        {
          "name": "CCR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DELAY",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Delay between 2 sampling\n              phases"
            },
            {
              "name": "DDS",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA disable selection for multi-ADC\n              mode"
            },
            {
              "name": "DMA",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Direct memory access mode for multi ADC\n              mode"
            },
            {
              "name": "ADCPRE",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "ADC prescaler"
            },
            {
              "name": "VBATE",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "VBAT enable"
            },
            {
              "name": "TSVREFE",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Temperature sensor and VREFINT\n              enable"
            }
          ],
          "description": "ADC common control register"
        }
      ],
      "interrupts": []
    },
    "SPI3": {
      "name": "SPI3",
      "base_address": 1073757184,
      "description": "Serial peripheral interface",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CPHA",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock phase"
            },
            {
              "name": "CPOL",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock polarity"
            },
            {
              "name": "MSTR",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master selection"
            },
            {
              "name": "BR",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Baud rate control"
            },
            {
              "name": "SPE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI enable"
            },
            {
              "name": "LSBFIRST",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "SSI",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Internal slave select"
            },
            {
              "name": "SSM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software slave management"
            },
            {
              "name": "RXONLY",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receive only"
            },
            {
              "name": "DFF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data frame format"
            },
            {
              "name": "CRCNEXT",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC transfer next"
            },
            {
              "name": "CRCEN",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Hardware CRC calculation\n              enable"
            },
            {
              "name": "BIDIOE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output enable in bidirectional\n              mode"
            },
            {
              "name": "BIDIMODE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bidirectional data mode\n              enable"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "RXDMAEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rx buffer DMA enable"
            },
            {
              "name": "TXDMAEN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer DMA enable"
            },
            {
              "name": "SSOE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SS output enable"
            },
            {
              "name": "FRF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "ERRIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "RXNEIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RX buffer not empty interrupt\n              enable"
            },
            {
              "name": "TXEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer empty interrupt\n              enable"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2,
          "fields": [
            {
              "name": "RXNE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Receive buffer not empty"
            },
            {
              "name": "TXE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Transmit buffer empty"
            },
            {
              "name": "CHSIDE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Channel side"
            },
            {
              "name": "UDR",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Underrun flag"
            },
            {
              "name": "CRCERR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC error flag"
            },
            {
              "name": "MODF",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Mode fault"
            },
            {
              "name": "OVR",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Overrun flag"
            },
            {
              "name": "BSY",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Busy flag"
            },
            {
              "name": "TIFRFE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "TI frame format error"
            }
          ],
          "description": "status register"
        },
        {
          "name": "DR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Data register"
            }
          ],
          "description": "data register"
        },
        {
          "name": "CRCPR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 7,
          "fields": [
            {
              "name": "CRCPOLY",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "CRC polynomial register"
            }
          ],
          "description": "CRC polynomial register"
        },
        {
          "name": "RXCRCR",
          "offset": 20,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "RxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Rx CRC register"
            }
          ],
          "description": "RX CRC register"
        },
        {
          "name": "TXCRCR",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "TxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Tx CRC register"
            }
          ],
          "description": "TX CRC register"
        },
        {
          "name": "I2SCFGR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CHLEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel length (number of bits per audio\n              channel)"
            },
            {
              "name": "DATLEN",
              "bit_offset": 1,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data length to be\n              transferred"
            },
            {
              "name": "CKPOL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Steady state clock\n              polarity"
            },
            {
              "name": "I2SSTD",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S standard selection"
            },
            {
              "name": "PCMSYNC",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PCM frame synchronization"
            },
            {
              "name": "I2SCFG",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S configuration mode"
            },
            {
              "name": "I2SE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S Enable"
            },
            {
              "name": "I2SMOD",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S mode selection"
            }
          ],
          "description": "I2S configuration register"
        },
        {
          "name": "I2SPR",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 10,
          "fields": [
            {
              "name": "I2SDIV",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "I2S Linear prescaler"
            },
            {
              "name": "ODD",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd factor for the\n              prescaler"
            },
            {
              "name": "MCKOE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master clock output enable"
            }
          ],
          "description": "I2S prescaler register"
        }
      ],
      "interrupts": [
        {
          "name": "SPI3",
          "description": "SPI3 global interrupt",
          "value": 51
        }
      ]
    },
    "I2C3": {
      "name": "I2C3",
      "base_address": 1073765376,
      "description": "Inter-integrated circuit",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral enable"
            },
            {
              "name": "SMBUS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus mode"
            },
            {
              "name": "SMBTYPE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus type"
            },
            {
              "name": "ENARP",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ARP enable"
            },
            {
              "name": "ENPEC",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PEC enable"
            },
            {
              "name": "ENGC",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "General call enable"
            },
            {
              "name": "NOSTRETCH",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock stretching disable (Slave\n              mode)"
            },
            {
              "name": "START",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Start generation"
            },
            {
              "name": "STOP",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stop generation"
            },
            {
              "name": "ACK",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Acknowledge enable"
            },
            {
              "name": "POS",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Acknowledge/PEC Position (for data\n              reception)"
            },
            {
              "name": "PEC",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Packet error checking"
            },
            {
              "name": "ALERT",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus alert"
            },
            {
              "name": "SWRST",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software reset"
            }
          ],
          "description": "Control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "FREQ",
              "bit_offset": 0,
              "bit_width": 6,
              "access": "ReadWrite",
              "description": "Peripheral clock frequency"
            },
            {
              "name": "ITERREN",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "ITEVTEN",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event interrupt enable"
            },
            {
              "name": "ITBUFEN",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Buffer interrupt enable"
            },
            {
              "name": "DMAEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA requests enable"
            },
            {
              "name": "LAST",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA last transfer"
            }
          ],
          "description": "Control register 2"
        },
        {
          "name": "OAR1",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ADD0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interface address"
            },
            {
              "name": "ADD7",
              "bit_offset": 1,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Interface address"
            },
            {
              "name": "ADD10",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Interface address"
            },
            {
              "name": "ADDMODE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Addressing mode (slave\n              mode)"
            }
          ],
          "description": "Own address register 1"
        },
        {
          "name": "OAR2",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ENDUAL",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Dual addressing mode\n              enable"
            },
            {
              "name": "ADD2",
              "bit_offset": 1,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Interface address"
            }
          ],
          "description": "Own address register 2"
        },
        {
          "name": "DR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "8-bit data register"
            }
          ],
          "description": "Data register"
        },
        {
          "name": "SR1",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SB",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Start bit (Master mode)"
            },
            {
              "name": "ADDR",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Address sent (master mode)/matched\n              (slave mode)"
            },
            {
              "name": "BTF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Byte transfer finished"
            },
            {
              "name": "ADD10",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "10-bit header sent (Master\n              mode)"
            },
            {
              "name": "STOPF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Stop detection (slave\n              mode)"
            },
            {
              "name": "RxNE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Data register not empty\n              (receivers)"
            },
            {
              "name": "TxE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Data register empty\n              (transmitters)"
            },
            {
              "name": "BERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bus error"
            },
            {
              "name": "ARLO",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Arbitration lost (master\n              mode)"
            },
            {
              "name": "AF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Acknowledge failure"
            },
            {
              "name": "OVR",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Overrun/Underrun"
            },
            {
              "name": "PECERR",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PEC Error in reception"
            },
            {
              "name": "TIMEOUT",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Timeout or Tlow error"
            },
            {
              "name": "SMBALERT",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus alert"
            }
          ],
          "description": "Status register 1"
        },
        {
          "name": "SR2",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "MSL",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master/slave"
            },
            {
              "name": "BUSY",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bus busy"
            },
            {
              "name": "TRA",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmitter/receiver"
            },
            {
              "name": "GENCALL",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "General call address (Slave\n              mode)"
            },
            {
              "name": "SMBDEFAULT",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus device default address (Slave\n              mode)"
            },
            {
              "name": "SMBHOST",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus host header (Slave\n              mode)"
            },
            {
              "name": "DUALF",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Dual flag (Slave mode)"
            },
            {
              "name": "PEC",
              "bit_offset": 8,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "acket error checking\n              register"
            }
          ],
          "description": "Status register 2"
        },
        {
          "name": "CCR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Clock control register in Fast/Standard\n              mode (Master mode)"
            },
            {
              "name": "DUTY",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Fast mode duty cycle"
            },
            {
              "name": "F_S",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C master mode selection"
            }
          ],
          "description": "Clock control register"
        },
        {
          "name": "TRISE",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2,
          "fields": [
            {
              "name": "TRISE",
              "bit_offset": 0,
              "bit_width": 6,
              "access": "ReadWrite",
              "description": "Maximum rise time in Fast/Standard mode\n              (Master mode)"
            }
          ],
          "description": "TRISE register"
        }
      ],
      "interrupts": [
        {
          "name": "I2C3_EV",
          "description": "I2C3 event interrupt",
          "value": 72
        },
        {
          "name": "I2C3_ER",
          "description": "I2C3 error interrupt",
          "value": 73
        }
      ]
    },
    "SYSCFG": {
      "name": "SYSCFG",
      "base_address": 1073821696,
      "description": "System configuration controller",
      "registers": [
        {
          "name": "MEMRM",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MEM_MODE",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "MEM_MODE"
            }
          ],
          "description": "memory remap register"
        },
        {
          "name": "PMC",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ADC1DC2",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ADC1DC2"
            }
          ],
          "description": "peripheral mode configuration\n          register"
        },
        {
          "name": "EXTICR1",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EXTI0",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 0 to\n              3)"
            },
            {
              "name": "EXTI1",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 0 to\n              3)"
            },
            {
              "name": "EXTI2",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 0 to\n              3)"
            },
            {
              "name": "EXTI3",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 0 to\n              3)"
            }
          ],
          "description": "external interrupt configuration register\n          1"
        },
        {
          "name": "EXTICR2",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EXTI4",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 4 to\n              7)"
            },
            {
              "name": "EXTI5",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 4 to\n              7)"
            },
            {
              "name": "EXTI6",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 4 to\n              7)"
            },
            {
              "name": "EXTI7",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 4 to\n              7)"
            }
          ],
          "description": "external interrupt configuration register\n          2"
        },
        {
          "name": "EXTICR3",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EXTI8",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 8 to\n              11)"
            },
            {
              "name": "EXTI9",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 8 to\n              11)"
            },
            {
              "name": "EXTI10",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI10"
            },
            {
              "name": "EXTI11",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 8 to\n              11)"
            }
          ],
          "description": "external interrupt configuration register\n          3"
        },
        {
          "name": "EXTICR4",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EXTI12",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 12 to\n              15)"
            },
            {
              "name": "EXTI13",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 12 to\n              15)"
            },
            {
              "name": "EXTI14",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 12 to\n              15)"
            },
            {
              "name": "EXTI15",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "EXTI x configuration (x = 12 to\n              15)"
            }
          ],
          "description": "external interrupt configuration register\n          4"
        },
        {
          "name": "CMPCR",
          "offset": 32,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CMP_PD",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Compensation cell\n              power-down"
            },
            {
              "name": "READY",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "READY"
            }
          ],
          "description": "Compensation cell control\n          register"
        }
      ],
      "interrupts": []
    },
    "PWR": {
      "name": "PWR",
      "base_address": 1073770496,
      "description": "Power control",
      "registers": [
        {
          "name": "CR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LPDS",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Low-power deep sleep"
            },
            {
              "name": "PDDS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Power down deepsleep"
            },
            {
              "name": "CWUF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clear wakeup flag"
            },
            {
              "name": "CSBF",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clear standby flag"
            },
            {
              "name": "PVDE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Power voltage detector\n              enable"
            },
            {
              "name": "PLS",
              "bit_offset": 5,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "PVD level selection"
            },
            {
              "name": "DBP",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Disable backup domain write\n              protection"
            },
            {
              "name": "FPDS",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Flash power down in Stop\n              mode"
            },
            {
              "name": "ADCDC1",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ADCDC1"
            },
            {
              "name": "VOS",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Regulator voltage scaling output\n              selection"
            }
          ],
          "description": "power control register"
        },
        {
          "name": "CSR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "WUF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Wakeup flag"
            },
            {
              "name": "SBF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Standby flag"
            },
            {
              "name": "PVDO",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "PVD output"
            },
            {
              "name": "BRR",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Backup regulator ready"
            },
            {
              "name": "EWUP",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Enable WKUP pin"
            },
            {
              "name": "BRE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Backup regulator enable"
            },
            {
              "name": "VOSRDY",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Regulator voltage scaling output\n              selection ready bit"
            }
          ],
          "description": "power control/status register"
        }
      ],
      "interrupts": [
        {
          "name": "EXTI16_PVD",
          "description": "EXTI Line 16 interrupt /PVD through EXTI line detection\n        interrupt",
          "value": 1
        }
      ]
    },
    "CRC": {
      "name": "CRC",
      "base_address": 1073885184,
      "description": "Cryptographic processor",
      "registers": [
        {
          "name": "DR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 4294967295,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Data Register"
            }
          ],
          "description": "Data register"
        },
        {
          "name": "IDR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "IDR",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Independent Data register"
            }
          ],
          "description": "Independent Data register"
        },
        {
          "name": "CR",
          "offset": 8,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CR",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Control regidter"
            }
          ],
          "description": "Control register"
        }
      ],
      "interrupts": []
    },
    "USART2": {
      "name": "USART2",
      "base_address": 1073759232,
      "description": "Universal synchronous asynchronous receiver\n      transmitter",
      "registers": [
        {
          "name": "SR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 12582912,
          "fields": [
            {
              "name": "PE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Parity error"
            },
            {
              "name": "FE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Framing error"
            },
            {
              "name": "NF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Noise detected flag"
            },
            {
              "name": "ORE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Overrun error"
            },
            {
              "name": "IDLE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "IDLE line detected"
            },
            {
              "name": "RXNE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Read data register not\n              empty"
            },
            {
              "name": "TC",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmission complete"
            },
            {
              "name": "TXE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Transmit data register\n              empty"
            },
            {
              "name": "LBD",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LIN break detection flag"
            },
            {
              "name": "CTS",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CTS flag"
            }
          ],
          "description": "Status register"
        },
        {
          "name": "DR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 9,
              "access": "ReadWrite",
              "description": "Data value"
            }
          ],
          "description": "Data register"
        },
        {
          "name": "BRR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DIV_Fraction",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "fraction of USARTDIV"
            },
            {
              "name": "DIV_Mantissa",
              "bit_offset": 4,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "mantissa of USARTDIV"
            }
          ],
          "description": "Baud rate register"
        },
        {
          "name": "CR1",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SBK",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Send break"
            },
            {
              "name": "RWU",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receiver wakeup"
            },
            {
              "name": "RE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receiver enable"
            },
            {
              "name": "TE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmitter enable"
            },
            {
              "name": "IDLEIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IDLE interrupt enable"
            },
            {
              "name": "RXNEIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RXNE interrupt enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmission complete interrupt\n              enable"
            },
            {
              "name": "TXEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TXE interrupt enable"
            },
            {
              "name": "PEIE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PE interrupt enable"
            },
            {
              "name": "PS",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Parity selection"
            },
            {
              "name": "PCE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Parity control enable"
            },
            {
              "name": "WAKE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Wakeup method"
            },
            {
              "name": "M",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Word length"
            },
            {
              "name": "UE",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART enable"
            },
            {
              "name": "OVER8",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Oversampling mode"
            }
          ],
          "description": "Control register 1"
        },
        {
          "name": "CR2",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ADD",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Address of the USART node"
            },
            {
              "name": "LBDL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "lin break detection length"
            },
            {
              "name": "LBDIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LIN break detection interrupt\n              enable"
            },
            {
              "name": "LBCL",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Last bit clock pulse"
            },
            {
              "name": "CPHA",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock phase"
            },
            {
              "name": "CPOL",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock polarity"
            },
            {
              "name": "CLKEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock enable"
            },
            {
              "name": "STOP",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "STOP bits"
            },
            {
              "name": "LINEN",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LIN mode enable"
            }
          ],
          "description": "Control register 2"
        },
        {
          "name": "CR3",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "IREN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IrDA mode enable"
            },
            {
              "name": "IRLP",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IrDA low-power"
            },
            {
              "name": "HDSEL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half-duplex selection"
            },
            {
              "name": "NACK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Smartcard NACK enable"
            },
            {
              "name": "SCEN",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Smartcard mode enable"
            },
            {
              "name": "DMAR",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA enable receiver"
            },
            {
              "name": "DMAT",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA enable transmitter"
            },
            {
              "name": "RTSE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RTS enable"
            },
            {
              "name": "CTSE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CTS enable"
            },
            {
              "name": "CTSIE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CTS interrupt enable"
            },
            {
              "name": "ONEBIT",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "One sample bit method\n              enable"
            }
          ],
          "description": "Control register 3"
        },
        {
          "name": "GTPR",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Prescaler value"
            },
            {
              "name": "GT",
              "bit_offset": 8,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Guard time value"
            }
          ],
          "description": "Guard time and prescaler\n          register"
        }
      ],
      "interrupts": [
        {
          "name": "USART1",
          "description": "USART1 global interrupt",
          "value": 37
        },
        {
          "name": "USART2",
          "description": "USART2 global interrupt",
          "value": 38
        }
      ]
    },
    "ADC1": {
      "name": "ADC1",
      "base_address": 1073815552,
      "description": "Analog-to-digital converter",
      "registers": [
        {
          "name": "SR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AWD",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Analog watchdog flag"
            },
            {
              "name": "EOC",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Regular channel end of\n              conversion"
            },
            {
              "name": "JEOC",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Injected channel end of\n              conversion"
            },
            {
              "name": "JSTRT",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Injected channel start\n              flag"
            },
            {
              "name": "STRT",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Regular channel start flag"
            },
            {
              "name": "OVR",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Overrun"
            }
          ],
          "description": "status register"
        },
        {
          "name": "CR1",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AWDCH",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "Analog watchdog channel select\n              bits"
            },
            {
              "name": "EOCIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt enable for EOC"
            },
            {
              "name": "AWDIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Analog watchdog interrupt\n              enable"
            },
            {
              "name": "JEOCIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt enable for injected\n              channels"
            },
            {
              "name": "SCAN",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Scan mode"
            },
            {
              "name": "AWDSGL",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Enable the watchdog on a single channel\n              in scan mode"
            },
            {
              "name": "JAUTO",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Automatic injected group\n              conversion"
            },
            {
              "name": "DISCEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Discontinuous mode on regular\n              channels"
            },
            {
              "name": "JDISCEN",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Discontinuous mode on injected\n              channels"
            },
            {
              "name": "DISCNUM",
              "bit_offset": 13,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Discontinuous mode channel\n              count"
            },
            {
              "name": "JAWDEN",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Analog watchdog enable on injected\n              channels"
            },
            {
              "name": "AWDEN",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Analog watchdog enable on regular\n              channels"
            },
            {
              "name": "RES",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Resolution"
            },
            {
              "name": "OVRIE",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Overrun interrupt enable"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ADON",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "A/D Converter ON / OFF"
            },
            {
              "name": "CONT",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Continuous conversion"
            },
            {
              "name": "DMA",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct memory access mode (for single\n              ADC mode)"
            },
            {
              "name": "DDS",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA disable selection (for single ADC\n              mode)"
            },
            {
              "name": "EOCS",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "End of conversion\n              selection"
            },
            {
              "name": "ALIGN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data alignment"
            },
            {
              "name": "JEXTSEL",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "External event select for injected\n              group"
            },
            {
              "name": "JEXTEN",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "External trigger enable for injected\n              channels"
            },
            {
              "name": "JSWSTART",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Start conversion of injected\n              channels"
            },
            {
              "name": "EXTSEL",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "External event select for regular\n              group"
            },
            {
              "name": "EXTEN",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "External trigger enable for regular\n              channels"
            },
            {
              "name": "SWSTART",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Start conversion of regular\n              channels"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SMPR1",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SMPx_x",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Sample time bits"
            }
          ],
          "description": "sample time register 1"
        },
        {
          "name": "SMPR2",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SMPx_x",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Sample time bits"
            }
          ],
          "description": "sample time register 2"
        },
        {
          "name": "JOFR1",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "JOFFSET1",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Data offset for injected channel\n              x"
            }
          ],
          "description": "injected channel data offset register\n          x"
        },
        {
          "name": "JOFR2",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "JOFFSET2",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Data offset for injected channel\n              x"
            }
          ],
          "description": "injected channel data offset register\n          x"
        },
        {
          "name": "JOFR3",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "JOFFSET3",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Data offset for injected channel\n              x"
            }
          ],
          "description": "injected channel data offset register\n          x"
        },
        {
          "name": "JOFR4",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "JOFFSET4",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Data offset for injected channel\n              x"
            }
          ],
          "description": "injected channel data offset register\n          x"
        },
        {
          "name": "HTR",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 4095,
          "fields": [
            {
              "name": "HT",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Analog watchdog higher\n              threshold"
            }
          ],
          "description": "watchdog higher threshold\n          register"
        },
        {
          "name": "LTR",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LT",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Analog watchdog lower\n              threshold"
            }
          ],
          "description": "watchdog lower threshold\n          register"
        },
        {
          "name": "SQR1",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SQ13",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "13th conversion in regular\n              sequence"
            },
            {
              "name": "SQ14",
              "bit_offset": 5,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "14th conversion in regular\n              sequence"
            },
            {
              "name": "SQ15",
              "bit_offset": 10,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "15th conversion in regular\n              sequence"
            },
            {
              "name": "SQ16",
              "bit_offset": 15,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "16th conversion in regular\n              sequence"
            },
            {
              "name": "L",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Regular channel sequence\n              length"
            }
          ],
          "description": "regular sequence register 1"
        },
        {
          "name": "SQR2",
          "offset": 48,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SQ7",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "7th conversion in regular\n              sequence"
            },
            {
              "name": "SQ8",
              "bit_offset": 5,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "8th conversion in regular\n              sequence"
            },
            {
              "name": "SQ9",
              "bit_offset": 10,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "9th conversion in regular\n              sequence"
            },
            {
              "name": "SQ10",
              "bit_offset": 15,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "10th conversion in regular\n              sequence"
            },
            {
              "name": "SQ11",
              "bit_offset": 20,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "11th conversion in regular\n              sequence"
            },
            {
              "name": "SQ12",
              "bit_offset": 25,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "12th conversion in regular\n              sequence"
            }
          ],
          "description": "regular sequence register 2"
        },
        {
          "name": "SQR3",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SQ1",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "1st conversion in regular\n              sequence"
            },
            {
              "name": "SQ2",
              "bit_offset": 5,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "2nd conversion in regular\n              sequence"
            },
            {
              "name": "SQ3",
              "bit_offset": 10,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "3rd conversion in regular\n              sequence"
            },
            {
              "name": "SQ4",
              "bit_offset": 15,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "4th conversion in regular\n              sequence"
            },
            {
              "name": "SQ5",
              "bit_offset": 20,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "5th conversion in regular\n              sequence"
            },
            {
              "name": "SQ6",
              "bit_offset": 25,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "6th conversion in regular\n              sequence"
            }
          ],
          "description": "regular sequence register 3"
        },
        {
          "name": "JSQR",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "JSQ1",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "1st conversion in injected\n              sequence"
            },
            {
              "name": "JSQ2",
              "bit_offset": 5,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "2nd conversion in injected\n              sequence"
            },
            {
              "name": "JSQ3",
              "bit_offset": 10,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "3rd conversion in injected\n              sequence"
            },
            {
              "name": "JSQ4",
              "bit_offset": 15,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "4th conversion in injected\n              sequence"
            },
            {
              "name": "JL",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Injected sequence length"
            }
          ],
          "description": "injected sequence register"
        },
        {
          "name": "JDR1",
          "offset": 60,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "JDATA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Injected data"
            }
          ],
          "description": "injected data register x"
        },
        {
          "name": "JDR2",
          "offset": 64,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "JDATA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Injected data"
            }
          ],
          "description": "injected data register x"
        },
        {
          "name": "JDR3",
          "offset": 68,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "JDATA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Injected data"
            }
          ],
          "description": "injected data register x"
        },
        {
          "name": "JDR4",
          "offset": 72,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "JDATA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Injected data"
            }
          ],
          "description": "injected data register x"
        },
        {
          "name": "DR",
          "offset": 76,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "DATA",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Regular data"
            }
          ],
          "description": "regular data register"
        }
      ],
      "interrupts": [
        {
          "name": "ADC",
          "description": "ADC1 global interrupt",
          "value": 18
        }
      ]
    },
    "TIM10": {
      "name": "TIM10",
      "base_address": 1073824768,
      "description": "General-purpose-timers",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Counter enable"
            },
            {
              "name": "UDIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update disable"
            },
            {
              "name": "URS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update request source"
            },
            {
              "name": "ARPE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Auto-reload preload enable"
            },
            {
              "name": "CKD",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Clock division"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "DIER",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt enable"
            },
            {
              "name": "CC1IE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 interrupt\n              enable"
            }
          ],
          "description": "DMA/Interrupt enable register"
        },
        {
          "name": "SR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt flag"
            },
            {
              "name": "CC1IF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1 interrupt\n              flag"
            },
            {
              "name": "CC1OF",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 overcapture\n              flag"
            }
          ],
          "description": "status register"
        },
        {
          "name": "EGR",
          "offset": 20,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "UG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update generation"
            },
            {
              "name": "CC1G",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1\n              generation"
            }
          ],
          "description": "event generation register"
        },
        {
          "name": "CCMR1_Output",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "OC1FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 fast\n              enable"
            },
            {
              "name": "OC1PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 preload\n              enable"
            },
            {
              "name": "OC1M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output Compare 1 mode"
            }
          ],
          "description": "capture/compare mode register 1 (output\n          mode)"
        },
        {
          "name": "CCMR1_Input",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "ICPCS",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 1 prescaler"
            },
            {
              "name": "IC1F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 1 filter"
            }
          ],
          "description": "capture/compare mode register 1 (input\n          mode)"
        },
        {
          "name": "CCER",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1E",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              enable"
            },
            {
              "name": "CC1P",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC1NP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            }
          ],
          "description": "capture/compare enable\n          register"
        },
        {
          "name": "CNT",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CNT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "counter value"
            }
          ],
          "description": "counter"
        },
        {
          "name": "PSC",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Prescaler value"
            }
          ],
          "description": "prescaler"
        },
        {
          "name": "ARR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ARR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Auto-reload value"
            }
          ],
          "description": "auto-reload register"
        },
        {
          "name": "CCR1",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR1",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 value"
            }
          ],
          "description": "capture/compare register 1"
        }
      ],
      "interrupts": []
    },
    "GPIOA": {
      "name": "GPIOA",
      "base_address": 1073872896,
      "description": "General-purpose I/Os",
      "registers": [
        {
          "name": "MODER",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2818572288,
          "fields": [
            {
              "name": "MODER0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port mode register"
        },
        {
          "name": "OTYPER",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OT0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output type register"
        },
        {
          "name": "OSPEEDR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OSPEEDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output speed\n          register"
        },
        {
          "name": "PUPDR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 1677721600,
          "fields": [
            {
              "name": "PUPDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port pull-up/pull-down\n          register"
        },
        {
          "name": "IDR",
          "offset": 16,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "IDR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port input data register"
        },
        {
          "name": "ODR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ODR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output data register"
        },
        {
          "name": "BSRR",
          "offset": 24,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "BS0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR0",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR1",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR2",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR3",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR4",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR5",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR6",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR7",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR8",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR9",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR10",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR11",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR12",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR13",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR14",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR15",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            }
          ],
          "description": "GPIO port bit set/reset\n          register"
        },
        {
          "name": "LCKR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LCK0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCKK",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            }
          ],
          "description": "GPIO port configuration lock\n          register"
        },
        {
          "name": "AFRL",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRL0",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL1",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL2",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL3",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL4",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL5",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL6",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL7",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
          ],
          "description": "GPIO alternate function low\n          register"
        },
        {
          "name": "AFRH",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRH8",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH9",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH10",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH11",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH12",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH13",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH14",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH15",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
          ],
          "description": "GPIO alternate function high\n          register"
        }
      ],
      "interrupts": []
    },
    "GPIOD": {
      "name": "GPIOD",
      "base_address": 1073875968,
      "description": "General-purpose I/Os",
      "registers": [
        {
          "name": "MODER",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MODER0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port mode register"
        },
        {
          "name": "OTYPER",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OT0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output type register"
        },
        {
          "name": "OSPEEDR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OSPEEDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output speed\n          register"
        },
        {
          "name": "PUPDR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PUPDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port pull-up/pull-down\n          register"
        },
        {
          "name": "IDR",
          "offset": 16,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "IDR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port input data register"
        },
        {
          "name": "ODR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ODR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output data register"
        },
        {
          "name": "BSRR",
          "offset": 24,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "BS0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR0",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR1",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR2",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR3",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR4",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR5",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR6",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR7",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR8",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR9",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR10",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR11",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR12",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR13",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR14",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR15",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            }
          ],
          "description": "GPIO port bit set/reset\n          register"
        },
        {
          "name": "LCKR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LCK0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCKK",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            }
          ],
          "description": "GPIO port configuration lock\n          register"
        },
        {
          "name": "AFRL",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRL0",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL1",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL2",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL3",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL4",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL5",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL6",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL7",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
          ],
          "description": "GPIO alternate function low\n          register"
        },
        {
          "name": "AFRH",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRH8",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH9",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH10",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH11",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH12",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH13",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH14",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH15",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
          ],
          "description": "GPIO alternate function high\n          register"
        }
      ],
      "interrupts": []
    },
    "OTG_FS_PWRCLK": {
      "name": "OTG_FS_PWRCLK",
      "base_address": 1342180864,
      "description": "USB on the go full speed",
      "registers": [
        {
          "name": "FS_PCGCCTL",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "STPPCLK",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stop PHY clock"
            },
            {
              "name": "GATEHCLK",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Gate HCLK"
            },
            {
              "name": "PHYSUSP",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PHY Suspended"
            }
          ],
          "description": "OTG_FS power and clock gating control\n          register"
        }
      ],
      "interrupts": []
    },
    "GPIOH": {
      "name": "GPIOH",
      "base_address": 1073880064,
      "description": "General-purpose I/Os",
      "registers": [
        {
          "name": "MODER",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MODER0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port mode register"
        },
        {
          "name": "OTYPER",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OT0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output type register"
        },
        {
          "name": "OSPEEDR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OSPEEDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output speed\n          register"
        },
        {
          "name": "PUPDR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PUPDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port pull-up/pull-down\n          register"
        },
        {
          "name": "IDR",
          "offset": 16,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "IDR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port input data register"
        },
        {
          "name": "ODR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ODR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output data register"
        },
        {
          "name": "BSRR",
          "offset": 24,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "BS0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR0",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR1",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR2",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR3",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR4",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR5",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR6",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR7",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR8",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR9",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR10",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR11",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR12",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR13",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR14",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR15",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            }
          ],
          "description": "GPIO port bit set/reset\n          register"
        },
        {
          "name": "LCKR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LCK0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCKK",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            }
          ],
          "description": "GPIO port configuration lock\n          register"
        },
        {
          "name": "AFRL",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRL0",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL1",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL2",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL3",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL4",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL5",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL6",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL7",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
          ],
          "description": "GPIO alternate function low\n          register"
        },
        {
          "name": "AFRH",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRH8",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH9",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH10",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH11",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH12",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH13",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH14",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH15",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
          ],
          "description": "GPIO alternate function high\n          register"
        }
      ],
      "interrupts": []
    },
    "RTC": {
      "name": "RTC",
      "base_address": 1073752064,
      "description": "Real-time clock",
      "registers": [
        {
          "name": "TR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SU",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Second units in BCD format"
            },
            {
              "name": "ST",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Second tens in BCD format"
            },
            {
              "name": "MNU",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Minute units in BCD format"
            },
            {
              "name": "MNT",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Minute tens in BCD format"
            },
            {
              "name": "HU",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Hour units in BCD format"
            },
            {
              "name": "HT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Hour tens in BCD format"
            },
            {
              "name": "PM",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "AM/PM notation"
            }
          ],
          "description": "time register"
        },
        {
          "name": "DR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 8449,
          "fields": [
            {
              "name": "DU",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Date units in BCD format"
            },
            {
              "name": "DT",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Date tens in BCD format"
            },
            {
              "name": "MU",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Month units in BCD format"
            },
            {
              "name": "MT",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Month tens in BCD format"
            },
            {
              "name": "WDU",
              "bit_offset": 13,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Week day units"
            },
            {
              "name": "YU",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Year units in BCD format"
            },
            {
              "name": "YT",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Year tens in BCD format"
            }
          ],
          "description": "date register"
        },
        {
          "name": "CR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "WCKSEL",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Wakeup clock selection"
            },
            {
              "name": "TSEDGE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Time-stamp event active\n              edge"
            },
            {
              "name": "REFCKON",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Reference clock detection enable (50 or\n              60 Hz)"
            },
            {
              "name": "BYPSHAD",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bypass the shadow\n              registers"
            },
            {
              "name": "FMT",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Hour format"
            },
            {
              "name": "DCE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Coarse digital calibration\n              enable"
            },
            {
              "name": "ALRAE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm A enable"
            },
            {
              "name": "ALRBE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm B enable"
            },
            {
              "name": "WUTE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Wakeup timer enable"
            },
            {
              "name": "TSE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Time stamp enable"
            },
            {
              "name": "ALRAIE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm A interrupt enable"
            },
            {
              "name": "ALRBIE",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm B interrupt enable"
            },
            {
              "name": "WUTIE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Wakeup timer interrupt\n              enable"
            },
            {
              "name": "TSIE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Time-stamp interrupt\n              enable"
            },
            {
              "name": "ADD1H",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Add 1 hour (summer time\n              change)"
            },
            {
              "name": "SUB1H",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Subtract 1 hour (winter time\n              change)"
            },
            {
              "name": "BKP",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Backup"
            },
            {
              "name": "COSEL",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Calibration Output\n              selection"
            },
            {
              "name": "POL",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output polarity"
            },
            {
              "name": "OSEL",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Output selection"
            },
            {
              "name": "COE",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Calibration output enable"
            }
          ],
          "description": "control register"
        },
        {
          "name": "ISR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 7,
          "fields": [
            {
              "name": "ALRAWF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Alarm A write flag"
            },
            {
              "name": "ALRBWF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Alarm B write flag"
            },
            {
              "name": "WUTWF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Wakeup timer write flag"
            },
            {
              "name": "SHPF",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Shift operation pending"
            },
            {
              "name": "INITS",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Initialization status flag"
            },
            {
              "name": "RSF",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Registers synchronization\n              flag"
            },
            {
              "name": "INITF",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Initialization flag"
            },
            {
              "name": "INIT",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Initialization mode"
            },
            {
              "name": "ALRAF",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm A flag"
            },
            {
              "name": "ALRBF",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm B flag"
            },
            {
              "name": "WUTF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Wakeup timer flag"
            },
            {
              "name": "TSF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Time-stamp flag"
            },
            {
              "name": "TSOVF",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Time-stamp overflow flag"
            },
            {
              "name": "TAMP1F",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tamper detection flag"
            },
            {
              "name": "TAMP2F",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TAMPER2 detection flag"
            },
            {
              "name": "RECALPF",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Recalibration pending Flag"
            }
          ],
          "description": "initialization and status\n          register"
        },
        {
          "name": "PRER",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 8323327,
          "fields": [
            {
              "name": "PREDIV_S",
              "bit_offset": 0,
              "bit_width": 15,
              "access": "ReadWrite",
              "description": "Synchronous prescaler\n              factor"
            },
            {
              "name": "PREDIV_A",
              "bit_offset": 16,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Asynchronous prescaler\n              factor"
            }
          ],
          "description": "prescaler register"
        },
        {
          "name": "WUTR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 65535,
          "fields": [
            {
              "name": "WUT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Wakeup auto-reload value\n              bits"
            }
          ],
          "description": "wakeup timer register"
        },
        {
          "name": "CALIBR",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DC",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "Digital calibration"
            },
            {
              "name": "DCS",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Digital calibration sign"
            }
          ],
          "description": "calibration register"
        },
        {
          "name": "ALRMAR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SU",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Second units in BCD format"
            },
            {
              "name": "ST",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Second tens in BCD format"
            },
            {
              "name": "MSK1",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm A seconds mask"
            },
            {
              "name": "MNU",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Minute units in BCD format"
            },
            {
              "name": "MNT",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Minute tens in BCD format"
            },
            {
              "name": "MSK2",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm A minutes mask"
            },
            {
              "name": "HU",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Hour units in BCD format"
            },
            {
              "name": "HT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Hour tens in BCD format"
            },
            {
              "name": "PM",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "AM/PM notation"
            },
            {
              "name": "MSK3",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm A hours mask"
            },
            {
              "name": "DU",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Date units or day in BCD\n              format"
            },
            {
              "name": "DT",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Date tens in BCD format"
            },
            {
              "name": "WDSEL",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Week day selection"
            },
            {
              "name": "MSK4",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm A date mask"
            }
          ],
          "description": "alarm A register"
        },
        {
          "name": "ALRMBR",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SU",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Second units in BCD format"
            },
            {
              "name": "ST",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Second tens in BCD format"
            },
            {
              "name": "MSK1",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm B seconds mask"
            },
            {
              "name": "MNU",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Minute units in BCD format"
            },
            {
              "name": "MNT",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Minute tens in BCD format"
            },
            {
              "name": "MSK2",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm B minutes mask"
            },
            {
              "name": "HU",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Hour units in BCD format"
            },
            {
              "name": "HT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Hour tens in BCD format"
            },
            {
              "name": "PM",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "AM/PM notation"
            },
            {
              "name": "MSK3",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm B hours mask"
            },
            {
              "name": "DU",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Date units or day in BCD\n              format"
            },
            {
              "name": "DT",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Date tens in BCD format"
            },
            {
              "name": "WDSEL",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Week day selection"
            },
            {
              "name": "MSK4",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Alarm B date mask"
            }
          ],
          "description": "alarm B register"
        },
        {
          "name": "WPR",
          "offset": 36,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "KEY",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Write protection key"
            }
          ],
          "description": "write protection register"
        },
        {
          "name": "SSR",
          "offset": 40,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "SS",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Sub second value"
            }
          ],
          "description": "sub second register"
        },
        {
          "name": "SHIFTR",
          "offset": 44,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "SUBFS",
              "bit_offset": 0,
              "bit_width": 15,
              "access": "ReadWrite",
              "description": "Subtract a fraction of a\n              second"
            },
            {
              "name": "ADD1S",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Add one second"
            }
          ],
          "description": "shift control register"
        },
        {
          "name": "TSTR",
          "offset": 48,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "SU",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Second units in BCD format"
            },
            {
              "name": "ST",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Second tens in BCD format"
            },
            {
              "name": "MNU",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Minute units in BCD format"
            },
            {
              "name": "MNT",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Minute tens in BCD format"
            },
            {
              "name": "HU",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Hour units in BCD format"
            },
            {
              "name": "HT",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Hour tens in BCD format"
            },
            {
              "name": "PM",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "AM/PM notation"
            }
          ],
          "description": "time stamp time register"
        },
        {
          "name": "TSDR",
          "offset": 52,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "DU",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Date units in BCD format"
            },
            {
              "name": "DT",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Date tens in BCD format"
            },
            {
              "name": "MU",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Month units in BCD format"
            },
            {
              "name": "MT",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Month tens in BCD format"
            },
            {
              "name": "WDU",
              "bit_offset": 13,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Week day units"
            }
          ],
          "description": "time stamp date register"
        },
        {
          "name": "TSSSR",
          "offset": 56,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "SS",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Sub second value"
            }
          ],
          "description": "timestamp sub second register"
        },
        {
          "name": "CALR",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CALM",
              "bit_offset": 0,
              "bit_width": 9,
              "access": "ReadWrite",
              "description": "Calibration minus"
            },
            {
              "name": "CALW16",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Use a 16-second calibration cycle\n              period"
            },
            {
              "name": "CALW8",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Use an 8-second calibration cycle\n              period"
            },
            {
              "name": "CALP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Increase frequency of RTC by 488.5\n              ppm"
            }
          ],
          "description": "calibration register"
        },
        {
          "name": "TAFCR",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "TAMP1E",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tamper 1 detection enable"
            },
            {
              "name": "TAMP1TRG",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Active level for tamper 1"
            },
            {
              "name": "TAMPIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tamper interrupt enable"
            },
            {
              "name": "TAMP2E",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tamper 2 detection enable"
            },
            {
              "name": "TAMP2TRG",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Active level for tamper 2"
            },
            {
              "name": "TAMPTS",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Activate timestamp on tamper detection\n              event"
            },
            {
              "name": "TAMPFREQ",
              "bit_offset": 8,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Tamper sampling frequency"
            },
            {
              "name": "TAMPFLT",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Tamper filter count"
            },
            {
              "name": "TAMPPRCH",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Tamper precharge duration"
            },
            {
              "name": "TAMPPUDIS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TAMPER pull-up disable"
            },
            {
              "name": "TAMP1INSEL",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TAMPER1 mapping"
            },
            {
              "name": "TSINSEL",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIMESTAMP mapping"
            },
            {
              "name": "ALARMOUTTYPE",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "AFO_ALARM output type"
            }
          ],
          "description": "tamper and alternate function configuration\n          register"
        },
        {
          "name": "ALRMASSR",
          "offset": 68,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SS",
              "bit_offset": 0,
              "bit_width": 15,
              "access": "ReadWrite",
              "description": "Sub seconds value"
            },
            {
              "name": "MASKSS",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Mask the most-significant bits starting\n              at this bit"
            }
          ],
          "description": "alarm A sub second register"
        },
        {
          "name": "ALRMBSSR",
          "offset": 72,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SS",
              "bit_offset": 0,
              "bit_width": 15,
              "access": "ReadWrite",
              "description": "Sub seconds value"
            },
            {
              "name": "MASKSS",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Mask the most-significant bits starting\n              at this bit"
            }
          ],
          "description": "alarm B sub second register"
        },
        {
          "name": "BKP0R",
          "offset": 80,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP1R",
          "offset": 84,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP2R",
          "offset": 88,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP3R",
          "offset": 92,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP4R",
          "offset": 96,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP5R",
          "offset": 100,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP6R",
          "offset": 104,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP7R",
          "offset": 108,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP8R",
          "offset": 112,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP9R",
          "offset": 116,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP10R",
          "offset": 120,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP11R",
          "offset": 124,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP12R",
          "offset": 128,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP13R",
          "offset": 132,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP14R",
          "offset": 136,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP15R",
          "offset": 140,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP16R",
          "offset": 144,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP17R",
          "offset": 148,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP18R",
          "offset": 152,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        },
        {
          "name": "BKP19R",
          "offset": 156,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "BKP",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "BKP"
            }
          ],
          "description": "backup register"
        }
      ],
      "interrupts": [
        {
          "name": "EXTI22_RTC_WKUP",
          "description": "EXTI Line 22 interrupt /RTC Wakeup interrupt through the EXTI\n        line",
          "value": 3
        },
        {
          "name": "EXTI17_RTC_Alarm",
          "description": "EXTI Line 17 interrupt / RTC Alarms (A and B) through EXTI line\n        interrupt",
          "value": 41
        }
      ]
    },
    "I2C2": {
      "name": "I2C2",
      "base_address": 1073764352,
      "description": "Inter-integrated circuit",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral enable"
            },
            {
              "name": "SMBUS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus mode"
            },
            {
              "name": "SMBTYPE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus type"
            },
            {
              "name": "ENARP",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ARP enable"
            },
            {
              "name": "ENPEC",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PEC enable"
            },
            {
              "name": "ENGC",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "General call enable"
            },
            {
              "name": "NOSTRETCH",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock stretching disable (Slave\n              mode)"
            },
            {
              "name": "START",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Start generation"
            },
            {
              "name": "STOP",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stop generation"
            },
            {
              "name": "ACK",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Acknowledge enable"
            },
            {
              "name": "POS",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Acknowledge/PEC Position (for data\n              reception)"
            },
            {
              "name": "PEC",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Packet error checking"
            },
            {
              "name": "ALERT",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus alert"
            },
            {
              "name": "SWRST",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software reset"
            }
          ],
          "description": "Control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "FREQ",
              "bit_offset": 0,
              "bit_width": 6,
              "access": "ReadWrite",
              "description": "Peripheral clock frequency"
            },
            {
              "name": "ITERREN",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "ITEVTEN",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event interrupt enable"
            },
            {
              "name": "ITBUFEN",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Buffer interrupt enable"
            },
            {
              "name": "DMAEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA requests enable"
            },
            {
              "name": "LAST",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA last transfer"
            }
          ],
          "description": "Control register 2"
        },
        {
          "name": "OAR1",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ADD0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interface address"
            },
            {
              "name": "ADD7",
              "bit_offset": 1,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Interface address"
            },
            {
              "name": "ADD10",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Interface address"
            },
            {
              "name": "ADDMODE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Addressing mode (slave\n              mode)"
            }
          ],
          "description": "Own address register 1"
        },
        {
          "name": "OAR2",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ENDUAL",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Dual addressing mode\n              enable"
            },
            {
              "name": "ADD2",
              "bit_offset": 1,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Interface address"
            }
          ],
          "description": "Own address register 2"
        },
        {
          "name": "DR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "8-bit data register"
            }
          ],
          "description": "Data register"
        },
        {
          "name": "SR1",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SB",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Start bit (Master mode)"
            },
            {
              "name": "ADDR",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Address sent (master mode)/matched\n              (slave mode)"
            },
            {
              "name": "BTF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Byte transfer finished"
            },
            {
              "name": "ADD10",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "10-bit header sent (Master\n              mode)"
            },
            {
              "name": "STOPF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Stop detection (slave\n              mode)"
            },
            {
              "name": "RxNE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Data register not empty\n              (receivers)"
            },
            {
              "name": "TxE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Data register empty\n              (transmitters)"
            },
            {
              "name": "BERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bus error"
            },
            {
              "name": "ARLO",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Arbitration lost (master\n              mode)"
            },
            {
              "name": "AF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Acknowledge failure"
            },
            {
              "name": "OVR",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Overrun/Underrun"
            },
            {
              "name": "PECERR",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PEC Error in reception"
            },
            {
              "name": "TIMEOUT",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Timeout or Tlow error"
            },
            {
              "name": "SMBALERT",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus alert"
            }
          ],
          "description": "Status register 1"
        },
        {
          "name": "SR2",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "MSL",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master/slave"
            },
            {
              "name": "BUSY",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bus busy"
            },
            {
              "name": "TRA",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmitter/receiver"
            },
            {
              "name": "GENCALL",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "General call address (Slave\n              mode)"
            },
            {
              "name": "SMBDEFAULT",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus device default address (Slave\n              mode)"
            },
            {
              "name": "SMBHOST",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus host header (Slave\n              mode)"
            },
            {
              "name": "DUALF",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Dual flag (Slave mode)"
            },
            {
              "name": "PEC",
              "bit_offset": 8,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "acket error checking\n              register"
            }
          ],
          "description": "Status register 2"
        },
        {
          "name": "CCR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Clock control register in Fast/Standard\n              mode (Master mode)"
            },
            {
              "name": "DUTY",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Fast mode duty cycle"
            },
            {
              "name": "F_S",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C master mode selection"
            }
          ],
          "description": "Clock control register"
        },
        {
          "name": "TRISE",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2,
          "fields": [
            {
              "name": "TRISE",
              "bit_offset": 0,
              "bit_width": 6,
              "access": "ReadWrite",
              "description": "Maximum rise time in Fast/Standard mode\n              (Master mode)"
            }
          ],
          "description": "TRISE register"
        }
      ],
      "interrupts": [
        {
          "name": "I2C3_EV",
          "description": "I2C3 event interrupt",
          "value": 72
        },
        {
          "name": "I2C3_ER",
          "description": "I2C3 error interrupt",
          "value": 73
        },
        {
          "name": "I2C2_EV",
          "description": "I2C2 event interrupt",
          "value": 33
        },
        {
          "name": "I2C2_ER",
          "description": "I2C2 error interrupt",
          "value": 34
        }
      ]
    },
    "TIM4": {
      "name": "TIM4",
      "base_address": 1073743872,
      "description": "General purpose timers",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Counter enable"
            },
            {
              "name": "UDIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update disable"
            },
            {
              "name": "URS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update request source"
            },
            {
              "name": "OPM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "One-pulse mode"
            },
            {
              "name": "DIR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direction"
            },
            {
              "name": "CMS",
              "bit_offset": 5,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Center-aligned mode\n              selection"
            },
            {
              "name": "ARPE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Auto-reload preload enable"
            },
            {
              "name": "CKD",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Clock division"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCDS",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare DMA\n              selection"
            },
            {
              "name": "MMS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Master mode selection"
            },
            {
              "name": "TI1S",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TI1 selection"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SMCR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SMS",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Slave mode selection"
            },
            {
              "name": "TS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Trigger selection"
            },
            {
              "name": "MSM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master/Slave mode"
            },
            {
              "name": "ETF",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "External trigger filter"
            },
            {
              "name": "ETPS",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "External trigger prescaler"
            },
            {
              "name": "ECE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External clock enable"
            },
            {
              "name": "ETP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External trigger polarity"
            }
          ],
          "description": "slave mode control register"
        },
        {
          "name": "DIER",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt enable"
            },
            {
              "name": "CC1IE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 interrupt\n              enable"
            },
            {
              "name": "CC2IE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              enable"
            },
            {
              "name": "CC3IE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              enable"
            },
            {
              "name": "CC4IE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              enable"
            },
            {
              "name": "TIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt enable"
            },
            {
              "name": "UDE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update DMA request enable"
            },
            {
              "name": "CC1DE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 DMA request\n              enable"
            },
            {
              "name": "CC2DE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 DMA request\n              enable"
            },
            {
              "name": "CC3DE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 DMA request\n              enable"
            },
            {
              "name": "CC4DE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 DMA request\n              enable"
            },
            {
              "name": "TDE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger DMA request enable"
            }
          ],
          "description": "DMA/Interrupt enable register"
        },
        {
          "name": "SR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt flag"
            },
            {
              "name": "CC1IF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1 interrupt\n              flag"
            },
            {
              "name": "CC2IF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              flag"
            },
            {
              "name": "CC3IF",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              flag"
            },
            {
              "name": "CC4IF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              flag"
            },
            {
              "name": "TIF",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt flag"
            },
            {
              "name": "CC1OF",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 overcapture\n              flag"
            },
            {
              "name": "CC2OF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2 overcapture\n              flag"
            },
            {
              "name": "CC3OF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 overcapture\n              flag"
            },
            {
              "name": "CC4OF",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 overcapture\n              flag"
            }
          ],
          "description": "status register"
        },
        {
          "name": "EGR",
          "offset": 20,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "UG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update generation"
            },
            {
              "name": "CC1G",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1\n              generation"
            },
            {
              "name": "CC2G",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2\n              generation"
            },
            {
              "name": "CC3G",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              generation"
            },
            {
              "name": "CC4G",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 4\n              generation"
            },
            {
              "name": "TG",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger generation"
            }
          ],
          "description": "event generation register"
        },
        {
          "name": "CCMR1_Output",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC1S"
            },
            {
              "name": "OC1FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1FE"
            },
            {
              "name": "OC1PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1PE"
            },
            {
              "name": "OC1M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC1M"
            },
            {
              "name": "OC1CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1CE"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC2S"
            },
            {
              "name": "OC2FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2FE"
            },
            {
              "name": "OC2PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2PE"
            },
            {
              "name": "OC2M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC2M"
            },
            {
              "name": "OC2CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2CE"
            }
          ],
          "description": "capture/compare mode register 1 (output\n          mode)"
        },
        {
          "name": "CCMR1_Input",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "ICPCS",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 1 prescaler"
            },
            {
              "name": "IC1F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 1 filter"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 2\n              selection"
            },
            {
              "name": "IC2PCS",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 2 prescaler"
            },
            {
              "name": "IC2F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 2 filter"
            }
          ],
          "description": "capture/compare mode register 1 (input\n          mode)"
        },
        {
          "name": "CCMR2_Output",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC3S"
            },
            {
              "name": "OC3FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3FE"
            },
            {
              "name": "OC3PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3PE"
            },
            {
              "name": "OC3M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC3M"
            },
            {
              "name": "OC3CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3CE"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC4S"
            },
            {
              "name": "OC4FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4FE"
            },
            {
              "name": "OC4PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4PE"
            },
            {
              "name": "OC4M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC4M"
            },
            {
              "name": "OC4CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4CE"
            }
          ],
          "description": "capture/compare mode register 2 (output\n          mode)"
        },
        {
          "name": "CCMR2_Input",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              selection"
            },
            {
              "name": "IC3PSC",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 3 prescaler"
            },
            {
              "name": "IC3F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 3 filter"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 4\n              selection"
            },
            {
              "name": "IC4PSC",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 4 prescaler"
            },
            {
              "name": "IC4F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 4 filter"
            }
          ],
          "description": "capture/compare mode register 2 (input\n          mode)"
        },
        {
          "name": "CCER",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1E",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              enable"
            },
            {
              "name": "CC1P",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC1NP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC2E",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              enable"
            },
            {
              "name": "CC2P",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC2NP",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC3E",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              enable"
            },
            {
              "name": "CC3P",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC3NP",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC4E",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 output\n              enable"
            },
            {
              "name": "CC4P",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC4NP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 output\n              Polarity"
            }
          ],
          "description": "capture/compare enable\n          register"
        },
        {
          "name": "CNT",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CNT_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low counter value"
            },
            {
              "name": "CNT_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High counter value"
            }
          ],
          "description": "counter"
        },
        {
          "name": "PSC",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Prescaler value"
            }
          ],
          "description": "prescaler"
        },
        {
          "name": "ARR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ARR_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Auto-reload value"
            },
            {
              "name": "ARR_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Auto-reload value"
            }
          ],
          "description": "auto-reload register"
        },
        {
          "name": "CCR1",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR1_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare 1\n              value"
            },
            {
              "name": "CCR1_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare 1\n              value"
            }
          ],
          "description": "capture/compare register 1"
        },
        {
          "name": "CCR2",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR2_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare 2\n              value"
            },
            {
              "name": "CCR2_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare 2\n              value"
            }
          ],
          "description": "capture/compare register 2"
        },
        {
          "name": "CCR3",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR3_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare value"
            },
            {
              "name": "CCR3_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare value"
            }
          ],
          "description": "capture/compare register 3"
        },
        {
          "name": "CCR4",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR4_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare value"
            },
            {
              "name": "CCR4_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare value"
            }
          ],
          "description": "capture/compare register 4"
        },
        {
          "name": "DCR",
          "offset": 72,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DBA",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA base address"
            },
            {
              "name": "DBL",
              "bit_offset": 8,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA burst length"
            }
          ],
          "description": "DMA control register"
        },
        {
          "name": "DMAR",
          "offset": 76,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DMAB",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "DMA register for burst\n              accesses"
            }
          ],
          "description": "DMA address for full transfer"
        }
      ],
      "interrupts": [
        {
          "name": "TIM3",
          "description": "TIM3 global interrupt",
          "value": 29
        },
        {
          "name": "TIM4",
          "description": "TIM4 global interrupt",
          "value": 30
        }
      ]
    },
    "USART6": {
      "name": "USART6",
      "base_address": 1073812480,
      "description": "Universal synchronous asynchronous receiver\n      transmitter",
      "registers": [
        {
          "name": "SR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 12582912,
          "fields": [
            {
              "name": "PE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Parity error"
            },
            {
              "name": "FE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Framing error"
            },
            {
              "name": "NF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Noise detected flag"
            },
            {
              "name": "ORE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Overrun error"
            },
            {
              "name": "IDLE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "IDLE line detected"
            },
            {
              "name": "RXNE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Read data register not\n              empty"
            },
            {
              "name": "TC",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmission complete"
            },
            {
              "name": "TXE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Transmit data register\n              empty"
            },
            {
              "name": "LBD",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LIN break detection flag"
            },
            {
              "name": "CTS",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CTS flag"
            }
          ],
          "description": "Status register"
        },
        {
          "name": "DR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 9,
              "access": "ReadWrite",
              "description": "Data value"
            }
          ],
          "description": "Data register"
        },
        {
          "name": "BRR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DIV_Fraction",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "fraction of USARTDIV"
            },
            {
              "name": "DIV_Mantissa",
              "bit_offset": 4,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "mantissa of USARTDIV"
            }
          ],
          "description": "Baud rate register"
        },
        {
          "name": "CR1",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SBK",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Send break"
            },
            {
              "name": "RWU",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receiver wakeup"
            },
            {
              "name": "RE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receiver enable"
            },
            {
              "name": "TE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmitter enable"
            },
            {
              "name": "IDLEIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IDLE interrupt enable"
            },
            {
              "name": "RXNEIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RXNE interrupt enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmission complete interrupt\n              enable"
            },
            {
              "name": "TXEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TXE interrupt enable"
            },
            {
              "name": "PEIE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PE interrupt enable"
            },
            {
              "name": "PS",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Parity selection"
            },
            {
              "name": "PCE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Parity control enable"
            },
            {
              "name": "WAKE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Wakeup method"
            },
            {
              "name": "M",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Word length"
            },
            {
              "name": "UE",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART enable"
            },
            {
              "name": "OVER8",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Oversampling mode"
            }
          ],
          "description": "Control register 1"
        },
        {
          "name": "CR2",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ADD",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Address of the USART node"
            },
            {
              "name": "LBDL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "lin break detection length"
            },
            {
              "name": "LBDIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LIN break detection interrupt\n              enable"
            },
            {
              "name": "LBCL",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Last bit clock pulse"
            },
            {
              "name": "CPHA",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock phase"
            },
            {
              "name": "CPOL",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock polarity"
            },
            {
              "name": "CLKEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock enable"
            },
            {
              "name": "STOP",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "STOP bits"
            },
            {
              "name": "LINEN",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LIN mode enable"
            }
          ],
          "description": "Control register 2"
        },
        {
          "name": "CR3",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "IREN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IrDA mode enable"
            },
            {
              "name": "IRLP",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IrDA low-power"
            },
            {
              "name": "HDSEL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half-duplex selection"
            },
            {
              "name": "NACK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Smartcard NACK enable"
            },
            {
              "name": "SCEN",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Smartcard mode enable"
            },
            {
              "name": "DMAR",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA enable receiver"
            },
            {
              "name": "DMAT",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA enable transmitter"
            },
            {
              "name": "RTSE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RTS enable"
            },
            {
              "name": "CTSE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CTS enable"
            },
            {
              "name": "CTSIE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CTS interrupt enable"
            },
            {
              "name": "ONEBIT",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "One sample bit method\n              enable"
            }
          ],
          "description": "Control register 3"
        },
        {
          "name": "GTPR",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Prescaler value"
            },
            {
              "name": "GT",
              "bit_offset": 8,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Guard time value"
            }
          ],
          "description": "Guard time and prescaler\n          register"
        }
      ],
      "interrupts": [
        {
          "name": "USART1",
          "description": "USART1 global interrupt",
          "value": 37
        },
        {
          "name": "USART6",
          "description": "USART6 global interrupt",
          "value": 71
        }
      ]
    },
    "IWDG": {
      "name": "IWDG",
      "base_address": 1073754112,
      "description": "Independent watchdog",
      "registers": [
        {
          "name": "KR",
          "offset": 0,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "KEY",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Key value"
            }
          ],
          "description": "Key register"
        },
        {
          "name": "PR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PR",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Prescaler divider"
            }
          ],
          "description": "Prescaler register"
        },
        {
          "name": "RLR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 4095,
          "fields": [
            {
              "name": "RL",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Watchdog counter reload\n              value"
            }
          ],
          "description": "Reload register"
        },
        {
          "name": "SR",
          "offset": 12,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "PVU",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Watchdog prescaler value\n              update"
            },
            {
              "name": "RVU",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Watchdog counter reload value\n              update"
            }
          ],
          "description": "Status register"
        }
      ],
      "interrupts": []
    },
    "RCC": {
      "name": "RCC",
      "base_address": 1073887232,
      "description": "Reset and clock control",
      "registers": [
        {
          "name": "CR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 131,
          "fields": [
            {
              "name": "HSION",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Internal high-speed clock\n              enable"
            },
            {
              "name": "HSIRDY",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Internal high-speed clock ready\n              flag"
            },
            {
              "name": "HSITRIM",
              "bit_offset": 3,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "Internal high-speed clock\n              trimming"
            },
            {
              "name": "HSICAL",
              "bit_offset": 8,
              "bit_width": 8,
              "access": "ReadOnly",
              "description": "Internal high-speed clock\n              calibration"
            },
            {
              "name": "HSEON",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "HSE clock enable"
            },
            {
              "name": "HSERDY",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "HSE clock ready flag"
            },
            {
              "name": "HSEBYP",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "HSE clock bypass"
            },
            {
              "name": "CSSON",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock security system\n              enable"
            },
            {
              "name": "PLLON",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) enable"
            },
            {
              "name": "PLLRDY",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Main PLL (PLL) clock ready\n              flag"
            },
            {
              "name": "PLLI2SON",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PLLI2S enable"
            },
            {
              "name": "PLLI2SRDY",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "PLLI2S clock ready flag"
            }
          ],
          "description": "clock control register"
        },
        {
          "name": "PLLCFGR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 603992080,
          "fields": [
            {
              "name": "PLLM0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
              "name": "PLLM1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
              "name": "PLLM2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
              "name": "PLLM3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
              "name": "PLLM4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
              "name": "PLLM5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
            },
            {
              "name": "PLLN0",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
              "name": "PLLN1",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
              "name": "PLLN2",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
              "name": "PLLN3",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
              "name": "PLLN4",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
              "name": "PLLN5",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
              "name": "PLLN6",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
              "name": "PLLN7",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
              "name": "PLLN8",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) multiplication factor for\n              VCO"
            },
            {
              "name": "PLLP0",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) division factor for main\n              system clock"
            },
            {
              "name": "PLLP1",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) division factor for main\n              system clock"
            },
            {
              "name": "PLLSRC",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL(PLL) and audio PLL (PLLI2S)\n              entry clock source"
            },
            {
              "name": "PLLQ0",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
            },
            {
              "name": "PLLQ1",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
            },
            {
              "name": "PLLQ2",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
            },
            {
              "name": "PLLQ3",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
            }
          ],
          "description": "PLL configuration register"
        },
        {
          "name": "CFGR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SW0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "System clock switch"
            },
            {
              "name": "SW1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "System clock switch"
            },
            {
              "name": "SWS0",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "System clock switch status"
            },
            {
              "name": "SWS1",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "System clock switch status"
            },
            {
              "name": "HPRE",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "AHB prescaler"
            },
            {
              "name": "PPRE1",
              "bit_offset": 10,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "APB Low speed prescaler\n              (APB1)"
            },
            {
              "name": "PPRE2",
              "bit_offset": 13,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "APB high-speed prescaler\n              (APB2)"
            },
            {
              "name": "RTCPRE",
              "bit_offset": 16,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "HSE division factor for RTC\n              clock"
            },
            {
              "name": "MCO1",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Microcontroller clock output\n              1"
            },
            {
              "name": "I2SSRC",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S clock selection"
            },
            {
              "name": "MCO1PRE",
              "bit_offset": 24,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "MCO1 prescaler"
            },
            {
              "name": "MCO2PRE",
              "bit_offset": 27,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "MCO2 prescaler"
            },
            {
              "name": "MCO2",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Microcontroller clock output\n              2"
            }
          ],
          "description": "clock configuration register"
        },
        {
          "name": "CIR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LSIRDYF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "LSI ready interrupt flag"
            },
            {
              "name": "LSERDYF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "LSE ready interrupt flag"
            },
            {
              "name": "HSIRDYF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "HSI ready interrupt flag"
            },
            {
              "name": "HSERDYF",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "HSE ready interrupt flag"
            },
            {
              "name": "PLLRDYF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Main PLL (PLL) ready interrupt\n              flag"
            },
            {
              "name": "PLLI2SRDYF",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "PLLI2S ready interrupt\n              flag"
            },
            {
              "name": "CSSF",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Clock security system interrupt\n              flag"
            },
            {
              "name": "LSIRDYIE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LSI ready interrupt enable"
            },
            {
              "name": "LSERDYIE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LSE ready interrupt enable"
            },
            {
              "name": "HSIRDYIE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "HSI ready interrupt enable"
            },
            {
              "name": "HSERDYIE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "HSE ready interrupt enable"
            },
            {
              "name": "PLLRDYIE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main PLL (PLL) ready interrupt\n              enable"
            },
            {
              "name": "PLLI2SRDYIE",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PLLI2S ready interrupt\n              enable"
            },
            {
              "name": "LSIRDYC",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "LSI ready interrupt clear"
            },
            {
              "name": "LSERDYC",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "LSE ready interrupt clear"
            },
            {
              "name": "HSIRDYC",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "HSI ready interrupt clear"
            },
            {
              "name": "HSERDYC",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "HSE ready interrupt clear"
            },
            {
              "name": "PLLRDYC",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "Main PLL(PLL) ready interrupt\n              clear"
            },
            {
              "name": "PLLI2SRDYC",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "PLLI2S ready interrupt\n              clear"
            },
            {
              "name": "CSSC",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "WriteOnly",
              "description": "Clock security system interrupt\n              clear"
            }
          ],
          "description": "clock interrupt register"
        },
        {
          "name": "AHB1RSTR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "GPIOARST",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port A reset"
            },
            {
              "name": "GPIOBRST",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port B reset"
            },
            {
              "name": "GPIOCRST",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port C reset"
            },
            {
              "name": "GPIODRST",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port D reset"
            },
            {
              "name": "GPIOERST",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port E reset"
            },
            {
              "name": "GPIOHRST",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port H reset"
            },
            {
              "name": "CRCRST",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC reset"
            },
            {
              "name": "DMA1RST",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA2 reset"
            },
            {
              "name": "DMA2RST",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA2 reset"
            }
          ],
          "description": "AHB1 peripheral reset register"
        },
        {
          "name": "AHB2RSTR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OTGFSRST",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USB OTG FS module reset"
            }
          ],
          "description": "AHB2 peripheral reset register"
        },
        {
          "name": "APB1RSTR",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "TIM2RST",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM2 reset"
            },
            {
              "name": "TIM3RST",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM3 reset"
            },
            {
              "name": "TIM4RST",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM4 reset"
            },
            {
              "name": "TIM5RST",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM5 reset"
            },
            {
              "name": "WWDGRST",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Window watchdog reset"
            },
            {
              "name": "SPI2RST",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI 2 reset"
            },
            {
              "name": "SPI3RST",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI 3 reset"
            },
            {
              "name": "UART2RST",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART 2 reset"
            },
            {
              "name": "I2C1RST",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C 1 reset"
            },
            {
              "name": "I2C2RST",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C 2 reset"
            },
            {
              "name": "I2C3RST",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C3 reset"
            },
            {
              "name": "PWRRST",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Power interface reset"
            }
          ],
          "description": "APB1 peripheral reset register"
        },
        {
          "name": "APB2RSTR",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "TIM1RST",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM1 reset"
            },
            {
              "name": "USART1RST",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART1 reset"
            },
            {
              "name": "USART6RST",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART6 reset"
            },
            {
              "name": "ADCRST",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ADC interface reset (common to all\n              ADCs)"
            },
            {
              "name": "SDIORST",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SDIO reset"
            },
            {
              "name": "SPI1RST",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI 1 reset"
            },
            {
              "name": "SYSCFGRST",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "System configuration controller\n              reset"
            },
            {
              "name": "TIM9RST",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM9 reset"
            },
            {
              "name": "TIM10RST",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM10 reset"
            },
            {
              "name": "TIM11RST",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM11 reset"
            }
          ],
          "description": "APB2 peripheral reset register"
        },
        {
          "name": "AHB1ENR",
          "offset": 48,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 1048576,
          "fields": [
            {
              "name": "GPIOAEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port A clock enable"
            },
            {
              "name": "GPIOBEN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port B clock enable"
            },
            {
              "name": "GPIOCEN",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port C clock enable"
            },
            {
              "name": "GPIODEN",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port D clock enable"
            },
            {
              "name": "GPIOEEN",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port E clock enable"
            },
            {
              "name": "GPIOHEN",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port H clock enable"
            },
            {
              "name": "CRCEN",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC clock enable"
            },
            {
              "name": "DMA1EN",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA1 clock enable"
            },
            {
              "name": "DMA2EN",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA2 clock enable"
            }
          ],
          "description": "AHB1 peripheral clock register"
        },
        {
          "name": "AHB2ENR",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OTGFSEN",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USB OTG FS clock enable"
            }
          ],
          "description": "AHB2 peripheral clock enable\n          register"
        },
        {
          "name": "APB1ENR",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "TIM2EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM2 clock enable"
            },
            {
              "name": "TIM3EN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM3 clock enable"
            },
            {
              "name": "TIM4EN",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM4 clock enable"
            },
            {
              "name": "TIM5EN",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM5 clock enable"
            },
            {
              "name": "WWDGEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Window watchdog clock\n              enable"
            },
            {
              "name": "SPI2EN",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI2 clock enable"
            },
            {
              "name": "SPI3EN",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI3 clock enable"
            },
            {
              "name": "USART2EN",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART 2 clock enable"
            },
            {
              "name": "I2C1EN",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C1 clock enable"
            },
            {
              "name": "I2C2EN",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C2 clock enable"
            },
            {
              "name": "I2C3EN",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C3 clock enable"
            },
            {
              "name": "PWREN",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Power interface clock\n              enable"
            }
          ],
          "description": "APB1 peripheral clock enable\n          register"
        },
        {
          "name": "APB2ENR",
          "offset": 68,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "TIM1EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM1 clock enable"
            },
            {
              "name": "USART1EN",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART1 clock enable"
            },
            {
              "name": "USART6EN",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART6 clock enable"
            },
            {
              "name": "ADC1EN",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ADC1 clock enable"
            },
            {
              "name": "SDIOEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SDIO clock enable"
            },
            {
              "name": "SPI1EN",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI1 clock enable"
            },
            {
              "name": "SYSCFGEN",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "System configuration controller clock\n              enable"
            },
            {
              "name": "TIM9EN",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM9 clock enable"
            },
            {
              "name": "TIM10EN",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM10 clock enable"
            },
            {
              "name": "TIM11EN",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM11 clock enable"
            }
          ],
          "description": "APB2 peripheral clock enable\n          register"
        },
        {
          "name": "AHB1LPENR",
          "offset": 80,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2120716799,
          "fields": [
            {
              "name": "GPIOALPEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port A clock enable during sleep\n              mode"
            },
            {
              "name": "GPIOBLPEN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port B clock enable during Sleep\n              mode"
            },
            {
              "name": "GPIOCLPEN",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port C clock enable during Sleep\n              mode"
            },
            {
              "name": "GPIODLPEN",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port D clock enable during Sleep\n              mode"
            },
            {
              "name": "GPIOELPEN",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port E clock enable during Sleep\n              mode"
            },
            {
              "name": "GPIOHLPEN",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IO port H clock enable during Sleep\n              mode"
            },
            {
              "name": "CRCLPEN",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC clock enable during Sleep\n              mode"
            },
            {
              "name": "FLITFLPEN",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Flash interface clock enable during\n              Sleep mode"
            },
            {
              "name": "SRAM1LPEN",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SRAM 1interface clock enable during\n              Sleep mode"
            },
            {
              "name": "DMA1LPEN",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA1 clock enable during Sleep\n              mode"
            },
            {
              "name": "DMA2LPEN",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA2 clock enable during Sleep\n              mode"
            }
          ],
          "description": "AHB1 peripheral clock enable in low power\n          mode register"
        },
        {
          "name": "AHB2LPENR",
          "offset": 84,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 241,
          "fields": [
            {
              "name": "OTGFSLPEN",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USB OTG FS clock enable during Sleep\n              mode"
            }
          ],
          "description": "AHB2 peripheral clock enable in low power\n          mode register"
        },
        {
          "name": "APB1LPENR",
          "offset": 96,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 922667519,
          "fields": [
            {
              "name": "TIM2LPEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM2 clock enable during Sleep\n              mode"
            },
            {
              "name": "TIM3LPEN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM3 clock enable during Sleep\n              mode"
            },
            {
              "name": "TIM4LPEN",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM4 clock enable during Sleep\n              mode"
            },
            {
              "name": "TIM5LPEN",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM5 clock enable during Sleep\n              mode"
            },
            {
              "name": "WWDGLPEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Window watchdog clock enable during\n              Sleep mode"
            },
            {
              "name": "SPI2LPEN",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI2 clock enable during Sleep\n              mode"
            },
            {
              "name": "SPI3LPEN",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI3 clock enable during Sleep\n              mode"
            },
            {
              "name": "USART2LPEN",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART2 clock enable during Sleep\n              mode"
            },
            {
              "name": "I2C1LPEN",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C1 clock enable during Sleep\n              mode"
            },
            {
              "name": "I2C2LPEN",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C2 clock enable during Sleep\n              mode"
            },
            {
              "name": "I2C3LPEN",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C3 clock enable during Sleep\n              mode"
            },
            {
              "name": "PWRLPEN",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Power interface clock enable during\n              Sleep mode"
            }
          ],
          "description": "APB1 peripheral clock enable in low power\n          mode register"
        },
        {
          "name": "APB2LPENR",
          "offset": 100,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 483123,
          "fields": [
            {
              "name": "TIM1LPEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM1 clock enable during Sleep\n              mode"
            },
            {
              "name": "USART1LPEN",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART1 clock enable during Sleep\n              mode"
            },
            {
              "name": "USART6LPEN",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART6 clock enable during Sleep\n              mode"
            },
            {
              "name": "ADC1LPEN",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ADC1 clock enable during Sleep\n              mode"
            },
            {
              "name": "SDIOLPEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SDIO clock enable during Sleep\n              mode"
            },
            {
              "name": "SPI1LPEN",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI 1 clock enable during Sleep\n              mode"
            },
            {
              "name": "SYSCFGLPEN",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "System configuration controller clock\n              enable during Sleep mode"
            },
            {
              "name": "TIM9LPEN",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM9 clock enable during sleep\n              mode"
            },
            {
              "name": "TIM10LPEN",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM10 clock enable during Sleep\n              mode"
            },
            {
              "name": "TIM11LPEN",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM11 clock enable during Sleep\n              mode"
            }
          ],
          "description": "APB2 peripheral clock enabled in low power\n          mode register"
        },
        {
          "name": "BDCR",
          "offset": 112,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LSEON",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External low-speed oscillator\n              enable"
            },
            {
              "name": "LSERDY",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "External low-speed oscillator\n              ready"
            },
            {
              "name": "LSEBYP",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External low-speed oscillator\n              bypass"
            },
            {
              "name": "RTCSEL0",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RTC clock source selection"
            },
            {
              "name": "RTCSEL1",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RTC clock source selection"
            },
            {
              "name": "RTCEN",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RTC clock enable"
            },
            {
              "name": "BDRST",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Backup domain software\n              reset"
            }
          ],
          "description": "Backup domain control register"
        },
        {
          "name": "CSR",
          "offset": 116,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 234881024,
          "fields": [
            {
              "name": "LSION",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Internal low-speed oscillator\n              enable"
            },
            {
              "name": "LSIRDY",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Internal low-speed oscillator\n              ready"
            },
            {
              "name": "RMVF",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Remove reset flag"
            },
            {
              "name": "BORRSTF",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "BOR reset flag"
            },
            {
              "name": "PADRSTF",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PIN reset flag"
            },
            {
              "name": "PORRSTF",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "POR/PDR reset flag"
            },
            {
              "name": "SFTRSTF",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software reset flag"
            },
            {
              "name": "WDGRSTF",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Independent watchdog reset\n              flag"
            },
            {
              "name": "WWDGRSTF",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Window watchdog reset flag"
            },
            {
              "name": "LPWRRSTF",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Low-power reset flag"
            }
          ],
          "description": "clock control & status\n          register"
        },
        {
          "name": "SSCGR",
          "offset": 128,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MODPER",
              "bit_offset": 0,
              "bit_width": 13,
              "access": "ReadWrite",
              "description": "Modulation period"
            },
            {
              "name": "INCSTEP",
              "bit_offset": 13,
              "bit_width": 15,
              "access": "ReadWrite",
              "description": "Incrementation step"
            },
            {
              "name": "SPREADSEL",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Spread Select"
            },
            {
              "name": "SSCGEN",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Spread spectrum modulation\n              enable"
            }
          ],
          "description": "spread spectrum clock generation\n          register"
        },
        {
          "name": "PLLI2SCFGR",
          "offset": 132,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 536883200,
          "fields": [
            {
              "name": "PLLI2SNx",
              "bit_offset": 6,
              "bit_width": 9,
              "access": "ReadWrite",
              "description": "PLLI2S multiplication factor for\n              VCO"
            },
            {
              "name": "PLLI2SRx",
              "bit_offset": 28,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "PLLI2S division factor for I2S\n              clocks"
            }
          ],
          "description": "PLLI2S configuration register"
        }
      ],
      "interrupts": [
        {
          "name": "RCC",
          "description": "RCC global interrupt",
          "value": 5
        }
      ]
    },
    "WWDG": {
      "name": "WWDG",
      "base_address": 1073753088,
      "description": "Window watchdog",
      "registers": [
        {
          "name": "CR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 127,
          "fields": [
            {
              "name": "T",
              "bit_offset": 0,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "7-bit counter (MSB to LSB)"
            },
            {
              "name": "WDGA",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Activation bit"
            }
          ],
          "description": "Control register"
        },
        {
          "name": "CFR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 127,
          "fields": [
            {
              "name": "W",
              "bit_offset": 0,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "7-bit window value"
            },
            {
              "name": "WDGTB0",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Timer base"
            },
            {
              "name": "WDGTB1",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Timer base"
            },
            {
              "name": "EWI",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Early wakeup interrupt"
            }
          ],
          "description": "Configuration register"
        },
        {
          "name": "SR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EWIF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Early wakeup interrupt\n              flag"
            }
          ],
          "description": "Status register"
        }
      ],
      "interrupts": []
    },
    "TIM1": {
      "name": "TIM1",
      "base_address": 1073807360,
      "description": "Advanced-timers",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Counter enable"
            },
            {
              "name": "UDIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update disable"
            },
            {
              "name": "URS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update request source"
            },
            {
              "name": "OPM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "One-pulse mode"
            },
            {
              "name": "DIR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direction"
            },
            {
              "name": "CMS",
              "bit_offset": 5,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Center-aligned mode\n              selection"
            },
            {
              "name": "ARPE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Auto-reload preload enable"
            },
            {
              "name": "CKD",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Clock division"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCPC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare preloaded\n              control"
            },
            {
              "name": "CCUS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare control update\n              selection"
            },
            {
              "name": "CCDS",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare DMA\n              selection"
            },
            {
              "name": "MMS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Master mode selection"
            },
            {
              "name": "TI1S",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TI1 selection"
            },
            {
              "name": "OIS1",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 1"
            },
            {
              "name": "OIS1N",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 1"
            },
            {
              "name": "OIS2",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 2"
            },
            {
              "name": "OIS2N",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 2"
            },
            {
              "name": "OIS3",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 3"
            },
            {
              "name": "OIS3N",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 3"
            },
            {
              "name": "OIS4",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Idle state 4"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SMCR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SMS",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Slave mode selection"
            },
            {
              "name": "TS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Trigger selection"
            },
            {
              "name": "MSM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master/Slave mode"
            },
            {
              "name": "ETF",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "External trigger filter"
            },
            {
              "name": "ETPS",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "External trigger prescaler"
            },
            {
              "name": "ECE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External clock enable"
            },
            {
              "name": "ETP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External trigger polarity"
            }
          ],
          "description": "slave mode control register"
        },
        {
          "name": "DIER",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt enable"
            },
            {
              "name": "CC1IE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 interrupt\n              enable"
            },
            {
              "name": "CC2IE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              enable"
            },
            {
              "name": "CC3IE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              enable"
            },
            {
              "name": "CC4IE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              enable"
            },
            {
              "name": "COMIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "COM interrupt enable"
            },
            {
              "name": "TIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt enable"
            },
            {
              "name": "BIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Break interrupt enable"
            },
            {
              "name": "UDE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update DMA request enable"
            },
            {
              "name": "CC1DE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 DMA request\n              enable"
            },
            {
              "name": "CC2DE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 DMA request\n              enable"
            },
            {
              "name": "CC3DE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 DMA request\n              enable"
            },
            {
              "name": "CC4DE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 DMA request\n              enable"
            },
            {
              "name": "COMDE",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "COM DMA request enable"
            },
            {
              "name": "TDE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger DMA request enable"
            }
          ],
          "description": "DMA/Interrupt enable register"
        },
        {
          "name": "SR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt flag"
            },
            {
              "name": "CC1IF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1 interrupt\n              flag"
            },
            {
              "name": "CC2IF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              flag"
            },
            {
              "name": "CC3IF",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              flag"
            },
            {
              "name": "CC4IF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              flag"
            },
            {
              "name": "COMIF",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "COM interrupt flag"
            },
            {
              "name": "TIF",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt flag"
            },
            {
              "name": "BIF",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Break interrupt flag"
            },
            {
              "name": "CC1OF",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 overcapture\n              flag"
            },
            {
              "name": "CC2OF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2 overcapture\n              flag"
            },
            {
              "name": "CC3OF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 overcapture\n              flag"
            },
            {
              "name": "CC4OF",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 overcapture\n              flag"
            }
          ],
          "description": "status register"
        },
        {
          "name": "EGR",
          "offset": 20,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "UG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update generation"
            },
            {
              "name": "CC1G",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1\n              generation"
            },
            {
              "name": "CC2G",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2\n              generation"
            },
            {
              "name": "CC3G",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              generation"
            },
            {
              "name": "CC4G",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 4\n              generation"
            },
            {
              "name": "COMG",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare control update\n              generation"
            },
            {
              "name": "TG",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger generation"
            },
            {
              "name": "BG",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Break generation"
            }
          ],
          "description": "event generation register"
        },
        {
          "name": "CCMR1_Output",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "OC1FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 fast\n              enable"
            },
            {
              "name": "OC1PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 preload\n              enable"
            },
            {
              "name": "OC1M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output Compare 1 mode"
            },
            {
              "name": "OC1CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 clear\n              enable"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 2\n              selection"
            },
            {
              "name": "OC2FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 2 fast\n              enable"
            },
            {
              "name": "OC2PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 2 preload\n              enable"
            },
            {
              "name": "OC2M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output Compare 2 mode"
            },
            {
              "name": "OC2CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 2 clear\n              enable"
            }
          ],
          "description": "capture/compare mode register 1 (output\n          mode)"
        },
        {
          "name": "CCMR1_Input",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "ICPCS",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 1 prescaler"
            },
            {
              "name": "IC1F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 1 filter"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 2\n              selection"
            },
            {
              "name": "IC2PCS",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 2 prescaler"
            },
            {
              "name": "IC2F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 2 filter"
            }
          ],
          "description": "capture/compare mode register 1 (input\n          mode)"
        },
        {
          "name": "CCMR2_Output",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 3\n              selection"
            },
            {
              "name": "OC3FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 3 fast\n              enable"
            },
            {
              "name": "OC3PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 3 preload\n              enable"
            },
            {
              "name": "OC3M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output compare 3 mode"
            },
            {
              "name": "OC3CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 3 clear\n              enable"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 4\n              selection"
            },
            {
              "name": "OC4FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 4 fast\n              enable"
            },
            {
              "name": "OC4PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 4 preload\n              enable"
            },
            {
              "name": "OC4M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output compare 4 mode"
            },
            {
              "name": "OC4CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output compare 4 clear\n              enable"
            }
          ],
          "description": "capture/compare mode register 2 (output\n          mode)"
        },
        {
          "name": "CCMR2_Input",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              selection"
            },
            {
              "name": "IC3PSC",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 3 prescaler"
            },
            {
              "name": "IC3F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 3 filter"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 4\n              selection"
            },
            {
              "name": "IC4PSC",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 4 prescaler"
            },
            {
              "name": "IC4F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 4 filter"
            }
          ],
          "description": "capture/compare mode register 2 (input\n          mode)"
        },
        {
          "name": "CCER",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1E",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              enable"
            },
            {
              "name": "CC1P",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC1NE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 complementary output\n              enable"
            },
            {
              "name": "CC1NP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC2E",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              enable"
            },
            {
              "name": "CC2P",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC2NE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 complementary output\n              enable"
            },
            {
              "name": "CC2NP",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC3E",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              enable"
            },
            {
              "name": "CC3P",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC3NE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 complementary output\n              enable"
            },
            {
              "name": "CC3NP",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC4E",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 output\n              enable"
            },
            {
              "name": "CC4P",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            }
          ],
          "description": "capture/compare enable\n          register"
        },
        {
          "name": "CNT",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CNT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "counter value"
            }
          ],
          "description": "counter"
        },
        {
          "name": "PSC",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Prescaler value"
            }
          ],
          "description": "prescaler"
        },
        {
          "name": "ARR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ARR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Auto-reload value"
            }
          ],
          "description": "auto-reload register"
        },
        {
          "name": "RCR",
          "offset": 48,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "REP",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Repetition counter value"
            }
          ],
          "description": "repetition counter register"
        },
        {
          "name": "CCR1",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR1",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 value"
            }
          ],
          "description": "capture/compare register 1"
        },
        {
          "name": "CCR2",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR2",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 value"
            }
          ],
          "description": "capture/compare register 2"
        },
        {
          "name": "CCR3",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR3",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare value"
            }
          ],
          "description": "capture/compare register 3"
        },
        {
          "name": "CCR4",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR4",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare value"
            }
          ],
          "description": "capture/compare register 4"
        },
        {
          "name": "BDTR",
          "offset": 68,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DTG",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Dead-time generator setup"
            },
            {
              "name": "LOCK",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Lock configuration"
            },
            {
              "name": "OSSI",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Off-state selection for Idle\n              mode"
            },
            {
              "name": "OSSR",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Off-state selection for Run\n              mode"
            },
            {
              "name": "BKE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Break enable"
            },
            {
              "name": "BKP",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Break polarity"
            },
            {
              "name": "AOE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Automatic output enable"
            },
            {
              "name": "MOE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Main output enable"
            }
          ],
          "description": "break and dead-time register"
        },
        {
          "name": "DCR",
          "offset": 72,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DBA",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA base address"
            },
            {
              "name": "DBL",
              "bit_offset": 8,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA burst length"
            }
          ],
          "description": "DMA control register"
        },
        {
          "name": "DMAR",
          "offset": 76,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DMAB",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "DMA register for burst\n              accesses"
            }
          ],
          "description": "DMA address for full transfer"
        }
      ],
      "interrupts": [
        {
          "name": "TIM1_BRK_TIM9",
          "description": "TIM1 Break interrupt and TIM9 global\n        interrupt",
          "value": 24
        },
        {
          "name": "TIM1_UP_TIM10",
          "description": "TIM1 Update interrupt and TIM10 global\n        interrupt",
          "value": 25
        },
        {
          "name": "TIM1_TRG_COM_TIM11",
          "description": "TIM1 Trigger and Commutation interrupts and\n        TIM11 global interrupt",
          "value": 26
        },
        {
          "name": "TIM1_CC",
          "description": "TIM1 Capture Compare interrupt",
          "value": 27
        }
      ]
    },
    "I2C1": {
      "name": "I2C1",
      "base_address": 1073763328,
      "description": "Inter-integrated circuit",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral enable"
            },
            {
              "name": "SMBUS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus mode"
            },
            {
              "name": "SMBTYPE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus type"
            },
            {
              "name": "ENARP",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ARP enable"
            },
            {
              "name": "ENPEC",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PEC enable"
            },
            {
              "name": "ENGC",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "General call enable"
            },
            {
              "name": "NOSTRETCH",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock stretching disable (Slave\n              mode)"
            },
            {
              "name": "START",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Start generation"
            },
            {
              "name": "STOP",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stop generation"
            },
            {
              "name": "ACK",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Acknowledge enable"
            },
            {
              "name": "POS",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Acknowledge/PEC Position (for data\n              reception)"
            },
            {
              "name": "PEC",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Packet error checking"
            },
            {
              "name": "ALERT",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus alert"
            },
            {
              "name": "SWRST",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software reset"
            }
          ],
          "description": "Control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "FREQ",
              "bit_offset": 0,
              "bit_width": 6,
              "access": "ReadWrite",
              "description": "Peripheral clock frequency"
            },
            {
              "name": "ITERREN",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "ITEVTEN",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event interrupt enable"
            },
            {
              "name": "ITBUFEN",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Buffer interrupt enable"
            },
            {
              "name": "DMAEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA requests enable"
            },
            {
              "name": "LAST",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA last transfer"
            }
          ],
          "description": "Control register 2"
        },
        {
          "name": "OAR1",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ADD0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interface address"
            },
            {
              "name": "ADD7",
              "bit_offset": 1,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Interface address"
            },
            {
              "name": "ADD10",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Interface address"
            },
            {
              "name": "ADDMODE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Addressing mode (slave\n              mode)"
            }
          ],
          "description": "Own address register 1"
        },
        {
          "name": "OAR2",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ENDUAL",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Dual addressing mode\n              enable"
            },
            {
              "name": "ADD2",
              "bit_offset": 1,
              "bit_width": 7,
              "access": "ReadWrite",
              "description": "Interface address"
            }
          ],
          "description": "Own address register 2"
        },
        {
          "name": "DR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "8-bit data register"
            }
          ],
          "description": "Data register"
        },
        {
          "name": "SR1",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SB",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Start bit (Master mode)"
            },
            {
              "name": "ADDR",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Address sent (master mode)/matched\n              (slave mode)"
            },
            {
              "name": "BTF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Byte transfer finished"
            },
            {
              "name": "ADD10",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "10-bit header sent (Master\n              mode)"
            },
            {
              "name": "STOPF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Stop detection (slave\n              mode)"
            },
            {
              "name": "RxNE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Data register not empty\n              (receivers)"
            },
            {
              "name": "TxE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Data register empty\n              (transmitters)"
            },
            {
              "name": "BERR",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bus error"
            },
            {
              "name": "ARLO",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Arbitration lost (master\n              mode)"
            },
            {
              "name": "AF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Acknowledge failure"
            },
            {
              "name": "OVR",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Overrun/Underrun"
            },
            {
              "name": "PECERR",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PEC Error in reception"
            },
            {
              "name": "TIMEOUT",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Timeout or Tlow error"
            },
            {
              "name": "SMBALERT",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus alert"
            }
          ],
          "description": "Status register 1"
        },
        {
          "name": "SR2",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "MSL",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master/slave"
            },
            {
              "name": "BUSY",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bus busy"
            },
            {
              "name": "TRA",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmitter/receiver"
            },
            {
              "name": "GENCALL",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "General call address (Slave\n              mode)"
            },
            {
              "name": "SMBDEFAULT",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus device default address (Slave\n              mode)"
            },
            {
              "name": "SMBHOST",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SMBus host header (Slave\n              mode)"
            },
            {
              "name": "DUALF",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Dual flag (Slave mode)"
            },
            {
              "name": "PEC",
              "bit_offset": 8,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "acket error checking\n              register"
            }
          ],
          "description": "Status register 2"
        },
        {
          "name": "CCR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "Clock control register in Fast/Standard\n              mode (Master mode)"
            },
            {
              "name": "DUTY",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Fast mode duty cycle"
            },
            {
              "name": "F_S",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2C master mode selection"
            }
          ],
          "description": "Clock control register"
        },
        {
          "name": "TRISE",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2,
          "fields": [
            {
              "name": "TRISE",
              "bit_offset": 0,
              "bit_width": 6,
              "access": "ReadWrite",
              "description": "Maximum rise time in Fast/Standard mode\n              (Master mode)"
            }
          ],
          "description": "TRISE register"
        }
      ],
      "interrupts": [
        {
          "name": "I2C3_EV",
          "description": "I2C3 event interrupt",
          "value": 72
        },
        {
          "name": "I2C3_ER",
          "description": "I2C3 error interrupt",
          "value": 73
        },
        {
          "name": "I2C1_EV",
          "description": "I2C1 event interrupt",
          "value": 31
        },
        {
          "name": "I2C1_ER",
          "description": "I2C1 error interrupt",
          "value": 32
        }
      ]
    },
    "I2S2ext": {
      "name": "I2S2ext",
      "base_address": 1073755136,
      "description": "Serial peripheral interface",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CPHA",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock phase"
            },
            {
              "name": "CPOL",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock polarity"
            },
            {
              "name": "MSTR",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master selection"
            },
            {
              "name": "BR",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Baud rate control"
            },
            {
              "name": "SPE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI enable"
            },
            {
              "name": "LSBFIRST",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "SSI",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Internal slave select"
            },
            {
              "name": "SSM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software slave management"
            },
            {
              "name": "RXONLY",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receive only"
            },
            {
              "name": "DFF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data frame format"
            },
            {
              "name": "CRCNEXT",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC transfer next"
            },
            {
              "name": "CRCEN",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Hardware CRC calculation\n              enable"
            },
            {
              "name": "BIDIOE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output enable in bidirectional\n              mode"
            },
            {
              "name": "BIDIMODE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bidirectional data mode\n              enable"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "RXDMAEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rx buffer DMA enable"
            },
            {
              "name": "TXDMAEN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer DMA enable"
            },
            {
              "name": "SSOE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SS output enable"
            },
            {
              "name": "FRF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "ERRIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "RXNEIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RX buffer not empty interrupt\n              enable"
            },
            {
              "name": "TXEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer empty interrupt\n              enable"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2,
          "fields": [
            {
              "name": "RXNE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Receive buffer not empty"
            },
            {
              "name": "TXE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Transmit buffer empty"
            },
            {
              "name": "CHSIDE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Channel side"
            },
            {
              "name": "UDR",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Underrun flag"
            },
            {
              "name": "CRCERR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC error flag"
            },
            {
              "name": "MODF",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Mode fault"
            },
            {
              "name": "OVR",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Overrun flag"
            },
            {
              "name": "BSY",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Busy flag"
            },
            {
              "name": "TIFRFE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "TI frame format error"
            }
          ],
          "description": "status register"
        },
        {
          "name": "DR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Data register"
            }
          ],
          "description": "data register"
        },
        {
          "name": "CRCPR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 7,
          "fields": [
            {
              "name": "CRCPOLY",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "CRC polynomial register"
            }
          ],
          "description": "CRC polynomial register"
        },
        {
          "name": "RXCRCR",
          "offset": 20,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "RxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Rx CRC register"
            }
          ],
          "description": "RX CRC register"
        },
        {
          "name": "TXCRCR",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "TxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Tx CRC register"
            }
          ],
          "description": "TX CRC register"
        },
        {
          "name": "I2SCFGR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CHLEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel length (number of bits per audio\n              channel)"
            },
            {
              "name": "DATLEN",
              "bit_offset": 1,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data length to be\n              transferred"
            },
            {
              "name": "CKPOL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Steady state clock\n              polarity"
            },
            {
              "name": "I2SSTD",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S standard selection"
            },
            {
              "name": "PCMSYNC",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PCM frame synchronization"
            },
            {
              "name": "I2SCFG",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S configuration mode"
            },
            {
              "name": "I2SE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S Enable"
            },
            {
              "name": "I2SMOD",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S mode selection"
            }
          ],
          "description": "I2S configuration register"
        },
        {
          "name": "I2SPR",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 10,
          "fields": [
            {
              "name": "I2SDIV",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "I2S Linear prescaler"
            },
            {
              "name": "ODD",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd factor for the\n              prescaler"
            },
            {
              "name": "MCKOE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master clock output enable"
            }
          ],
          "description": "I2S prescaler register"
        }
      ],
      "interrupts": []
    },
    "GPIOE": {
      "name": "GPIOE",
      "base_address": 1073876992,
      "description": "General-purpose I/Os",
      "registers": [
        {
          "name": "MODER",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MODER0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "MODER15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port mode register"
        },
        {
          "name": "OTYPER",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OT0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OT15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output type register"
        },
        {
          "name": "OSPEEDR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "OSPEEDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "OSPEEDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output speed\n          register"
        },
        {
          "name": "PUPDR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PUPDR0",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR1",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR2",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR3",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR4",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR5",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR6",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR7",
              "bit_offset": 14,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR8",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR9",
              "bit_offset": 18,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR10",
              "bit_offset": 20,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR11",
              "bit_offset": 22,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR12",
              "bit_offset": 24,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR13",
              "bit_offset": 26,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR14",
              "bit_offset": 28,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            },
            {
              "name": "PUPDR15",
              "bit_offset": 30,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Port x configuration bits (y =\n              0..15)"
            }
          ],
          "description": "GPIO port pull-up/pull-down\n          register"
        },
        {
          "name": "IDR",
          "offset": 16,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "IDR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            },
            {
              "name": "IDR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port input data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port input data register"
        },
        {
          "name": "ODR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ODR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            },
            {
              "name": "ODR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port output data (y =\n              0..15)"
            }
          ],
          "description": "GPIO port output data register"
        },
        {
          "name": "BSRR",
          "offset": 24,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "BS0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BS15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR0",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x set bit y (y=\n              0..15)"
            },
            {
              "name": "BR1",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR2",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR3",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR4",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR5",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR6",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR7",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR8",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR9",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR10",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR11",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR12",
              "bit_offset": 28,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR13",
              "bit_offset": 29,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR14",
              "bit_offset": 30,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            },
            {
              "name": "BR15",
              "bit_offset": 31,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x reset bit y (y =\n              0..15)"
            }
          ],
          "description": "GPIO port bit set/reset\n          register"
        },
        {
          "name": "LCKR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "LCK0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCK15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            },
            {
              "name": "LCKK",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Port x lock bit y (y=\n              0..15)"
            }
          ],
          "description": "GPIO port configuration lock\n          register"
        },
        {
          "name": "AFRL",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRL0",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL1",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL2",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL3",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL4",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL5",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL6",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
              "name": "AFRL7",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
          ],
          "description": "GPIO alternate function low\n          register"
        },
        {
          "name": "AFRH",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "AFRH8",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH9",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH10",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH11",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH12",
              "bit_offset": 16,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH13",
              "bit_offset": 20,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH14",
              "bit_offset": 24,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
              "name": "AFRH15",
              "bit_offset": 28,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
          ],
          "description": "GPIO alternate function high\n          register"
        }
      ],
      "interrupts": []
    },
    "SPI2": {
      "name": "SPI2",
      "base_address": 1073756160,
      "description": "Serial peripheral interface",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CPHA",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock phase"
            },
            {
              "name": "CPOL",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock polarity"
            },
            {
              "name": "MSTR",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master selection"
            },
            {
              "name": "BR",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Baud rate control"
            },
            {
              "name": "SPE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI enable"
            },
            {
              "name": "LSBFIRST",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "SSI",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Internal slave select"
            },
            {
              "name": "SSM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software slave management"
            },
            {
              "name": "RXONLY",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receive only"
            },
            {
              "name": "DFF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data frame format"
            },
            {
              "name": "CRCNEXT",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC transfer next"
            },
            {
              "name": "CRCEN",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Hardware CRC calculation\n              enable"
            },
            {
              "name": "BIDIOE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output enable in bidirectional\n              mode"
            },
            {
              "name": "BIDIMODE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bidirectional data mode\n              enable"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "RXDMAEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rx buffer DMA enable"
            },
            {
              "name": "TXDMAEN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer DMA enable"
            },
            {
              "name": "SSOE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SS output enable"
            },
            {
              "name": "FRF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "ERRIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "RXNEIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RX buffer not empty interrupt\n              enable"
            },
            {
              "name": "TXEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer empty interrupt\n              enable"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2,
          "fields": [
            {
              "name": "RXNE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Receive buffer not empty"
            },
            {
              "name": "TXE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Transmit buffer empty"
            },
            {
              "name": "CHSIDE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Channel side"
            },
            {
              "name": "UDR",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Underrun flag"
            },
            {
              "name": "CRCERR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC error flag"
            },
            {
              "name": "MODF",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Mode fault"
            },
            {
              "name": "OVR",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Overrun flag"
            },
            {
              "name": "BSY",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Busy flag"
            },
            {
              "name": "TIFRFE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "TI frame format error"
            }
          ],
          "description": "status register"
        },
        {
          "name": "DR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Data register"
            }
          ],
          "description": "data register"
        },
        {
          "name": "CRCPR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 7,
          "fields": [
            {
              "name": "CRCPOLY",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "CRC polynomial register"
            }
          ],
          "description": "CRC polynomial register"
        },
        {
          "name": "RXCRCR",
          "offset": 20,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "RxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Rx CRC register"
            }
          ],
          "description": "RX CRC register"
        },
        {
          "name": "TXCRCR",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "TxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Tx CRC register"
            }
          ],
          "description": "TX CRC register"
        },
        {
          "name": "I2SCFGR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CHLEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel length (number of bits per audio\n              channel)"
            },
            {
              "name": "DATLEN",
              "bit_offset": 1,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data length to be\n              transferred"
            },
            {
              "name": "CKPOL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Steady state clock\n              polarity"
            },
            {
              "name": "I2SSTD",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S standard selection"
            },
            {
              "name": "PCMSYNC",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PCM frame synchronization"
            },
            {
              "name": "I2SCFG",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S configuration mode"
            },
            {
              "name": "I2SE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S Enable"
            },
            {
              "name": "I2SMOD",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S mode selection"
            }
          ],
          "description": "I2S configuration register"
        },
        {
          "name": "I2SPR",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 10,
          "fields": [
            {
              "name": "I2SDIV",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "I2S Linear prescaler"
            },
            {
              "name": "ODD",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd factor for the\n              prescaler"
            },
            {
              "name": "MCKOE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master clock output enable"
            }
          ],
          "description": "I2S prescaler register"
        }
      ],
      "interrupts": [
        {
          "name": "SPI2",
          "description": "SPI2 global interrupt",
          "value": 36
        }
      ]
    },
    "EXTI": {
      "name": "EXTI",
      "base_address": 1073822720,
      "description": "External interrupt/event\n      controller",
      "registers": [
        {
          "name": "IMR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 0"
            },
            {
              "name": "MR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 1"
            },
            {
              "name": "MR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 2"
            },
            {
              "name": "MR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 3"
            },
            {
              "name": "MR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 4"
            },
            {
              "name": "MR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 5"
            },
            {
              "name": "MR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 6"
            },
            {
              "name": "MR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 7"
            },
            {
              "name": "MR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 8"
            },
            {
              "name": "MR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 9"
            },
            {
              "name": "MR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 10"
            },
            {
              "name": "MR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 11"
            },
            {
              "name": "MR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 12"
            },
            {
              "name": "MR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 13"
            },
            {
              "name": "MR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 14"
            },
            {
              "name": "MR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 15"
            },
            {
              "name": "MR16",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 16"
            },
            {
              "name": "MR17",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 17"
            },
            {
              "name": "MR18",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 18"
            },
            {
              "name": "MR19",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 19"
            },
            {
              "name": "MR20",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 20"
            },
            {
              "name": "MR21",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 21"
            },
            {
              "name": "MR22",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Interrupt Mask on line 22"
            }
          ],
          "description": "Interrupt mask register\n          (EXTI_IMR)"
        },
        {
          "name": "EMR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 0"
            },
            {
              "name": "MR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 1"
            },
            {
              "name": "MR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 2"
            },
            {
              "name": "MR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 3"
            },
            {
              "name": "MR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 4"
            },
            {
              "name": "MR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 5"
            },
            {
              "name": "MR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 6"
            },
            {
              "name": "MR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 7"
            },
            {
              "name": "MR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 8"
            },
            {
              "name": "MR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 9"
            },
            {
              "name": "MR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 10"
            },
            {
              "name": "MR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 11"
            },
            {
              "name": "MR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 12"
            },
            {
              "name": "MR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 13"
            },
            {
              "name": "MR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 14"
            },
            {
              "name": "MR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 15"
            },
            {
              "name": "MR16",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 16"
            },
            {
              "name": "MR17",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 17"
            },
            {
              "name": "MR18",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 18"
            },
            {
              "name": "MR19",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 19"
            },
            {
              "name": "MR20",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 20"
            },
            {
              "name": "MR21",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 21"
            },
            {
              "name": "MR22",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Event Mask on line 22"
            }
          ],
          "description": "Event mask register (EXTI_EMR)"
        },
        {
          "name": "RTSR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "TR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 0"
            },
            {
              "name": "TR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 1"
            },
            {
              "name": "TR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 2"
            },
            {
              "name": "TR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 3"
            },
            {
              "name": "TR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 4"
            },
            {
              "name": "TR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 5"
            },
            {
              "name": "TR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 6"
            },
            {
              "name": "TR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 7"
            },
            {
              "name": "TR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 8"
            },
            {
              "name": "TR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 9"
            },
            {
              "name": "TR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 10"
            },
            {
              "name": "TR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 11"
            },
            {
              "name": "TR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 12"
            },
            {
              "name": "TR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 13"
            },
            {
              "name": "TR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 14"
            },
            {
              "name": "TR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 15"
            },
            {
              "name": "TR16",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 16"
            },
            {
              "name": "TR17",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 17"
            },
            {
              "name": "TR18",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 18"
            },
            {
              "name": "TR19",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 19"
            },
            {
              "name": "TR20",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 20"
            },
            {
              "name": "TR21",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 21"
            },
            {
              "name": "TR22",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rising trigger event configuration of\n              line 22"
            }
          ],
          "description": "Rising Trigger selection register\n          (EXTI_RTSR)"
        },
        {
          "name": "FTSR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "TR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 0"
            },
            {
              "name": "TR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 1"
            },
            {
              "name": "TR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 2"
            },
            {
              "name": "TR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 3"
            },
            {
              "name": "TR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 4"
            },
            {
              "name": "TR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 5"
            },
            {
              "name": "TR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 6"
            },
            {
              "name": "TR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 7"
            },
            {
              "name": "TR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 8"
            },
            {
              "name": "TR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 9"
            },
            {
              "name": "TR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 10"
            },
            {
              "name": "TR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 11"
            },
            {
              "name": "TR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 12"
            },
            {
              "name": "TR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 13"
            },
            {
              "name": "TR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 14"
            },
            {
              "name": "TR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 15"
            },
            {
              "name": "TR16",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 16"
            },
            {
              "name": "TR17",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 17"
            },
            {
              "name": "TR18",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 18"
            },
            {
              "name": "TR19",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 19"
            },
            {
              "name": "TR20",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 20"
            },
            {
              "name": "TR21",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 21"
            },
            {
              "name": "TR22",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Falling trigger event configuration of\n              line 22"
            }
          ],
          "description": "Falling Trigger selection register\n          (EXTI_FTSR)"
        },
        {
          "name": "SWIER",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SWIER0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              0"
            },
            {
              "name": "SWIER1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              1"
            },
            {
              "name": "SWIER2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              2"
            },
            {
              "name": "SWIER3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              3"
            },
            {
              "name": "SWIER4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              4"
            },
            {
              "name": "SWIER5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              5"
            },
            {
              "name": "SWIER6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              6"
            },
            {
              "name": "SWIER7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              7"
            },
            {
              "name": "SWIER8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              8"
            },
            {
              "name": "SWIER9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              9"
            },
            {
              "name": "SWIER10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              10"
            },
            {
              "name": "SWIER11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              11"
            },
            {
              "name": "SWIER12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              12"
            },
            {
              "name": "SWIER13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              13"
            },
            {
              "name": "SWIER14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              14"
            },
            {
              "name": "SWIER15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              15"
            },
            {
              "name": "SWIER16",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              16"
            },
            {
              "name": "SWIER17",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              17"
            },
            {
              "name": "SWIER18",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              18"
            },
            {
              "name": "SWIER19",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              19"
            },
            {
              "name": "SWIER20",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              20"
            },
            {
              "name": "SWIER21",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              21"
            },
            {
              "name": "SWIER22",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software Interrupt on line\n              22"
            }
          ],
          "description": "Software interrupt event register\n          (EXTI_SWIER)"
        },
        {
          "name": "PR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PR0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 0"
            },
            {
              "name": "PR1",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 1"
            },
            {
              "name": "PR2",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 2"
            },
            {
              "name": "PR3",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 3"
            },
            {
              "name": "PR4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 4"
            },
            {
              "name": "PR5",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 5"
            },
            {
              "name": "PR6",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 6"
            },
            {
              "name": "PR7",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 7"
            },
            {
              "name": "PR8",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 8"
            },
            {
              "name": "PR9",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 9"
            },
            {
              "name": "PR10",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 10"
            },
            {
              "name": "PR11",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 11"
            },
            {
              "name": "PR12",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 12"
            },
            {
              "name": "PR13",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 13"
            },
            {
              "name": "PR14",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 14"
            },
            {
              "name": "PR15",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 15"
            },
            {
              "name": "PR16",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 16"
            },
            {
              "name": "PR17",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 17"
            },
            {
              "name": "PR18",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 18"
            },
            {
              "name": "PR19",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 19"
            },
            {
              "name": "PR20",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 20"
            },
            {
              "name": "PR21",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 21"
            },
            {
              "name": "PR22",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Pending bit 22"
            }
          ],
          "description": "Pending register (EXTI_PR)"
        }
      ],
      "interrupts": [
        {
          "name": "TAMP_STAMP",
          "description": "Tamper and TimeStamp interrupts through the\n        EXTI line",
          "value": 2
        },
        {
          "name": "EXTI0",
          "description": "EXTI Line0 interrupt",
          "value": 6
        },
        {
          "name": "EXTI1",
          "description": "EXTI Line1 interrupt",
          "value": 7
        },
        {
          "name": "EXTI2",
          "description": "EXTI Line2 interrupt",
          "value": 8
        },
        {
          "name": "EXTI3",
          "description": "EXTI Line3 interrupt",
          "value": 9
        },
        {
          "name": "EXTI4",
          "description": "EXTI Line4 interrupt",
          "value": 10
        },
        {
          "name": "EXTI9_5",
          "description": "EXTI Line[9:5] interrupts",
          "value": 23
        },
        {
          "name": "EXTI15_10",
          "description": "EXTI Line[15:10] interrupts",
          "value": 40
        }
      ]
    },
    "I2S3ext": {
      "name": "I2S3ext",
      "base_address": 1073758208,
      "description": "Serial peripheral interface",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CPHA",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock phase"
            },
            {
              "name": "CPOL",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock polarity"
            },
            {
              "name": "MSTR",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master selection"
            },
            {
              "name": "BR",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Baud rate control"
            },
            {
              "name": "SPE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SPI enable"
            },
            {
              "name": "LSBFIRST",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "SSI",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Internal slave select"
            },
            {
              "name": "SSM",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Software slave management"
            },
            {
              "name": "RXONLY",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receive only"
            },
            {
              "name": "DFF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data frame format"
            },
            {
              "name": "CRCNEXT",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC transfer next"
            },
            {
              "name": "CRCEN",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Hardware CRC calculation\n              enable"
            },
            {
              "name": "BIDIOE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output enable in bidirectional\n              mode"
            },
            {
              "name": "BIDIMODE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Bidirectional data mode\n              enable"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "RXDMAEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rx buffer DMA enable"
            },
            {
              "name": "TXDMAEN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer DMA enable"
            },
            {
              "name": "SSOE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SS output enable"
            },
            {
              "name": "FRF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Frame format"
            },
            {
              "name": "ERRIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "RXNEIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RX buffer not empty interrupt\n              enable"
            },
            {
              "name": "TXEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx buffer empty interrupt\n              enable"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 2,
          "fields": [
            {
              "name": "RXNE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Receive buffer not empty"
            },
            {
              "name": "TXE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Transmit buffer empty"
            },
            {
              "name": "CHSIDE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Channel side"
            },
            {
              "name": "UDR",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Underrun flag"
            },
            {
              "name": "CRCERR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CRC error flag"
            },
            {
              "name": "MODF",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Mode fault"
            },
            {
              "name": "OVR",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Overrun flag"
            },
            {
              "name": "BSY",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Busy flag"
            },
            {
              "name": "TIFRFE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "TI frame format error"
            }
          ],
          "description": "status register"
        },
        {
          "name": "DR",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Data register"
            }
          ],
          "description": "data register"
        },
        {
          "name": "CRCPR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 7,
          "fields": [
            {
              "name": "CRCPOLY",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "CRC polynomial register"
            }
          ],
          "description": "CRC polynomial register"
        },
        {
          "name": "RXCRCR",
          "offset": 20,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "RxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Rx CRC register"
            }
          ],
          "description": "RX CRC register"
        },
        {
          "name": "TXCRCR",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "TxCRC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Tx CRC register"
            }
          ],
          "description": "TX CRC register"
        },
        {
          "name": "I2SCFGR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CHLEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Channel length (number of bits per audio\n              channel)"
            },
            {
              "name": "DATLEN",
              "bit_offset": 1,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data length to be\n              transferred"
            },
            {
              "name": "CKPOL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Steady state clock\n              polarity"
            },
            {
              "name": "I2SSTD",
              "bit_offset": 4,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S standard selection"
            },
            {
              "name": "PCMSYNC",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PCM frame synchronization"
            },
            {
              "name": "I2SCFG",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "I2S configuration mode"
            },
            {
              "name": "I2SE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S Enable"
            },
            {
              "name": "I2SMOD",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "I2S mode selection"
            }
          ],
          "description": "I2S configuration register"
        },
        {
          "name": "I2SPR",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 10,
          "fields": [
            {
              "name": "I2SDIV",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "I2S Linear prescaler"
            },
            {
              "name": "ODD",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Odd factor for the\n              prescaler"
            },
            {
              "name": "MCKOE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master clock output enable"
            }
          ],
          "description": "I2S prescaler register"
        }
      ],
      "interrupts": []
    },
    "SDIO": {
      "name": "SDIO",
      "base_address": 1073818624,
      "description": "Secure digital input/output\n      interface",
      "registers": [
        {
          "name": "POWER",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PWRCTRL",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "PWRCTRL"
            }
          ],
          "description": "power control register"
        },
        {
          "name": "CLKCR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CLKDIV",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Clock divide factor"
            },
            {
              "name": "CLKEN",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock enable bit"
            },
            {
              "name": "PWRSAV",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Power saving configuration\n              bit"
            },
            {
              "name": "BYPASS",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock divider bypass enable\n              bit"
            },
            {
              "name": "WIDBUS",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Wide bus mode enable bit"
            },
            {
              "name": "NEGEDGE",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SDIO_CK dephasing selection\n              bit"
            },
            {
              "name": "HWFC_EN",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "HW Flow Control enable"
            }
          ],
          "description": "SDI clock control register"
        },
        {
          "name": "ARG",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CMDARG",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Command argument"
            }
          ],
          "description": "argument register"
        },
        {
          "name": "CMD",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CMDINDEX",
              "bit_offset": 0,
              "bit_width": 6,
              "access": "ReadWrite",
              "description": "Command index"
            },
            {
              "name": "WAITRESP",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Wait for response bits"
            },
            {
              "name": "WAITINT",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CPSM waits for interrupt\n              request"
            },
            {
              "name": "WAITPEND",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CPSM Waits for ends of data transfer\n              (CmdPend internal signal)."
            },
            {
              "name": "CPSMEN",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command path state machine (CPSM) Enable\n              bit"
            },
            {
              "name": "SDIOSuspend",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SD I/O suspend command"
            },
            {
              "name": "ENCMDcompl",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Enable CMD completion"
            },
            {
              "name": "nIEN",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "not Interrupt Enable"
            },
            {
              "name": "CE_ATACMD",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CE-ATA command"
            }
          ],
          "description": "command register"
        },
        {
          "name": "RESPCMD",
          "offset": 16,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "RESPCMD",
              "bit_offset": 0,
              "bit_width": 6,
              "access": "ReadWrite",
              "description": "Response command index"
            }
          ],
          "description": "command response register"
        },
        {
          "name": "RESP1",
          "offset": 20,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CARDSTATUS1",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Card Status"
            }
          ],
          "description": "response 1..4 register"
        },
        {
          "name": "RESP2",
          "offset": 24,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CARDSTATUS2",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Card Status"
            }
          ],
          "description": "response 1..4 register"
        },
        {
          "name": "RESP3",
          "offset": 28,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CARDSTATUS3",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Card Status"
            }
          ],
          "description": "response 1..4 register"
        },
        {
          "name": "RESP4",
          "offset": 32,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CARDSTATUS4",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Card Status"
            }
          ],
          "description": "response 1..4 register"
        },
        {
          "name": "DTIMER",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DATATIME",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Data timeout period"
            }
          ],
          "description": "data timer register"
        },
        {
          "name": "DLEN",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DATALENGTH",
              "bit_offset": 0,
              "bit_width": 25,
              "access": "ReadWrite",
              "description": "Data length value"
            }
          ],
          "description": "data length register"
        },
        {
          "name": "DCTRL",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DTEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DTEN"
            },
            {
              "name": "DTDIR",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data transfer direction\n              selection"
            },
            {
              "name": "DTMODE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data transfer mode selection 1: Stream\n              or SDIO multibyte data transfer."
            },
            {
              "name": "DMAEN",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA enable bit"
            },
            {
              "name": "DBLOCKSIZE",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Data block size"
            },
            {
              "name": "RWSTART",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Read wait start"
            },
            {
              "name": "RWSTOP",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Read wait stop"
            },
            {
              "name": "RWMOD",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Read wait mode"
            },
            {
              "name": "SDIOEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SD I/O enable functions"
            }
          ],
          "description": "data control register"
        },
        {
          "name": "DCOUNT",
          "offset": 48,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "DATACOUNT",
              "bit_offset": 0,
              "bit_width": 25,
              "access": "ReadWrite",
              "description": "Data count value"
            }
          ],
          "description": "data counter register"
        },
        {
          "name": "STA",
          "offset": 52,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCRCFAIL",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command response received (CRC check\n              failed)"
            },
            {
              "name": "DCRCFAIL",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data block sent/received (CRC check\n              failed)"
            },
            {
              "name": "CTIMEOUT",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command response timeout"
            },
            {
              "name": "DTIMEOUT",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data timeout"
            },
            {
              "name": "TXUNDERR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmit FIFO underrun\n              error"
            },
            {
              "name": "RXOVERR",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Received FIFO overrun\n              error"
            },
            {
              "name": "CMDREND",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command response received (CRC check\n              passed)"
            },
            {
              "name": "CMDSENT",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command sent (no response\n              required)"
            },
            {
              "name": "DATAEND",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data end (data counter, SDIDCOUNT, is\n              zero)"
            },
            {
              "name": "STBITERR",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Start bit not detected on all data\n              signals in wide bus mode"
            },
            {
              "name": "DBCKEND",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data block sent/received (CRC check\n              passed)"
            },
            {
              "name": "CMDACT",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command transfer in\n              progress"
            },
            {
              "name": "TXACT",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data transmit in progress"
            },
            {
              "name": "RXACT",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data receive in progress"
            },
            {
              "name": "TXFIFOHE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmit FIFO half empty: at least 8\n              words can be written into the FIFO"
            },
            {
              "name": "RXFIFOHF",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receive FIFO half full: there are at\n              least 8 words in the FIFO"
            },
            {
              "name": "TXFIFOF",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmit FIFO full"
            },
            {
              "name": "RXFIFOF",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receive FIFO full"
            },
            {
              "name": "TXFIFOE",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmit FIFO empty"
            },
            {
              "name": "RXFIFOE",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receive FIFO empty"
            },
            {
              "name": "TXDAVL",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data available in transmit\n              FIFO"
            },
            {
              "name": "RXDAVL",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data available in receive\n              FIFO"
            },
            {
              "name": "SDIOIT",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SDIO interrupt received"
            },
            {
              "name": "CEATAEND",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CE-ATA command completion signal\n              received for CMD61"
            }
          ],
          "description": "status register"
        },
        {
          "name": "ICR",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCRCFAILC",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CCRCFAIL flag clear bit"
            },
            {
              "name": "DCRCFAILC",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DCRCFAIL flag clear bit"
            },
            {
              "name": "CTIMEOUTC",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CTIMEOUT flag clear bit"
            },
            {
              "name": "DTIMEOUTC",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DTIMEOUT flag clear bit"
            },
            {
              "name": "TXUNDERRC",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TXUNDERR flag clear bit"
            },
            {
              "name": "RXOVERRC",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RXOVERR flag clear bit"
            },
            {
              "name": "CMDRENDC",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CMDREND flag clear bit"
            },
            {
              "name": "CMDSENTC",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CMDSENT flag clear bit"
            },
            {
              "name": "DATAENDC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DATAEND flag clear bit"
            },
            {
              "name": "STBITERRC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "STBITERR flag clear bit"
            },
            {
              "name": "DBCKENDC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBCKEND flag clear bit"
            },
            {
              "name": "SDIOITC",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SDIOIT flag clear bit"
            },
            {
              "name": "CEATAENDC",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CEATAEND flag clear bit"
            }
          ],
          "description": "interrupt clear register"
        },
        {
          "name": "MASK",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCRCFAILIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command CRC fail interrupt\n              enable"
            },
            {
              "name": "DCRCFAILIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data CRC fail interrupt\n              enable"
            },
            {
              "name": "CTIMEOUTIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command timeout interrupt\n              enable"
            },
            {
              "name": "DTIMEOUTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data timeout interrupt\n              enable"
            },
            {
              "name": "TXUNDERRIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx FIFO underrun error interrupt\n              enable"
            },
            {
              "name": "RXOVERRIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rx FIFO overrun error interrupt\n              enable"
            },
            {
              "name": "CMDRENDIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command response received interrupt\n              enable"
            },
            {
              "name": "CMDSENTIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command sent interrupt\n              enable"
            },
            {
              "name": "DATAENDIE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data end interrupt enable"
            },
            {
              "name": "STBITERRIE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Start bit error interrupt\n              enable"
            },
            {
              "name": "DBCKENDIE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data block end interrupt\n              enable"
            },
            {
              "name": "CMDACTIE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Command acting interrupt\n              enable"
            },
            {
              "name": "TXACTIE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data transmit acting interrupt\n              enable"
            },
            {
              "name": "RXACTIE",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data receive acting interrupt\n              enable"
            },
            {
              "name": "TXFIFOHEIE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx FIFO half empty interrupt\n              enable"
            },
            {
              "name": "RXFIFOHFIE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rx FIFO half full interrupt\n              enable"
            },
            {
              "name": "TXFIFOFIE",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx FIFO full interrupt\n              enable"
            },
            {
              "name": "RXFIFOFIE",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rx FIFO full interrupt\n              enable"
            },
            {
              "name": "TXFIFOEIE",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Tx FIFO empty interrupt\n              enable"
            },
            {
              "name": "RXFIFOEIE",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Rx FIFO empty interrupt\n              enable"
            },
            {
              "name": "TXDAVLIE",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data available in Tx FIFO interrupt\n              enable"
            },
            {
              "name": "RXDAVLIE",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Data available in Rx FIFO interrupt\n              enable"
            },
            {
              "name": "SDIOITIE",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "SDIO mode interrupt received interrupt\n              enable"
            },
            {
              "name": "CEATAENDIE",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CE-ATA command completion signal\n              received interrupt enable"
            }
          ],
          "description": "mask register"
        },
        {
          "name": "FIFOCNT",
          "offset": 72,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "FIFOCOUNT",
              "bit_offset": 0,
              "bit_width": 24,
              "access": "ReadWrite",
              "description": "Remaining number of words to be written\n              to or read from the FIFO."
            }
          ],
          "description": "FIFO counter register"
        },
        {
          "name": "FIFO",
          "offset": 128,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "FIFOData",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Receive and transmit FIFO\n              data"
            }
          ],
          "description": "data FIFO register"
        }
      ],
      "interrupts": [
        {
          "name": "SDIO",
          "description": "SDIO global interrupt",
          "value": 49
        }
      ]
    },
    "DBG": {
      "name": "DBG",
      "base_address": 3758366720,
      "description": "Debug support",
      "registers": [
        {
          "name": "DBGMCU_IDCODE",
          "offset": 0,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 268461073,
          "fields": [
            {
              "name": "DEV_ID",
              "bit_offset": 0,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "DEV_ID"
            },
            {
              "name": "REV_ID",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "REV_ID"
            }
          ],
          "description": "IDCODE"
        },
        {
          "name": "DBGMCU_CR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DBG_SLEEP",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_SLEEP"
            },
            {
              "name": "DBG_STOP",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_STOP"
            },
            {
              "name": "DBG_STANDBY",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_STANDBY"
            },
            {
              "name": "TRACE_IOEN",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TRACE_IOEN"
            },
            {
              "name": "TRACE_MODE",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "TRACE_MODE"
            }
          ],
          "description": "Control Register"
        },
        {
          "name": "DBGMCU_APB1_FZ",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DBG_TIM2_STOP",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_TIM2_STOP"
            },
            {
              "name": "DBG_TIM3_STOP",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_TIM3 _STOP"
            },
            {
              "name": "DBG_TIM4_STOP",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_TIM4_STOP"
            },
            {
              "name": "DBG_TIM5_STOP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_TIM5_STOP"
            },
            {
              "name": "DBG_RTC_Stop",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RTC stopped when Core is\n              halted"
            },
            {
              "name": "DBG_WWDG_STOP",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_WWDG_STOP"
            },
            {
              "name": "DBG_IWDEG_STOP",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_IWDEG_STOP"
            },
            {
              "name": "DBG_I2C1_SMBUS_TIMEOUT",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_J2C1_SMBUS_TIMEOUT"
            },
            {
              "name": "DBG_I2C2_SMBUS_TIMEOUT",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_J2C2_SMBUS_TIMEOUT"
            },
            {
              "name": "DBG_I2C3SMBUS_TIMEOUT",
              "bit_offset": 23,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DBG_J2C3SMBUS_TIMEOUT"
            }
          ],
          "description": "Debug MCU APB1 Freeze registe"
        },
        {
          "name": "DBGMCU_APB2_FZ",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DBG_TIM1_STOP",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM1 counter stopped when core is\n              halted"
            },
            {
              "name": "DBG_TIM9_STOP",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM9 counter stopped when core is\n              halted"
            },
            {
              "name": "DBG_TIM10_STOP",
              "bit_offset": 17,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM10 counter stopped when core is\n              halted"
            },
            {
              "name": "DBG_TIM11_STOP",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TIM11 counter stopped when core is\n              halted"
            }
          ],
          "description": "Debug MCU APB2 Freeze registe"
        }
      ],
      "interrupts": []
    },
    "TIM11": {
      "name": "TIM11",
      "base_address": 1073825792,
      "description": "General-purpose-timers",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Counter enable"
            },
            {
              "name": "UDIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update disable"
            },
            {
              "name": "URS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update request source"
            },
            {
              "name": "ARPE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Auto-reload preload enable"
            },
            {
              "name": "CKD",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Clock division"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "DIER",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt enable"
            },
            {
              "name": "CC1IE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 interrupt\n              enable"
            }
          ],
          "description": "DMA/Interrupt enable register"
        },
        {
          "name": "SR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt flag"
            },
            {
              "name": "CC1IF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1 interrupt\n              flag"
            },
            {
              "name": "CC1OF",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 overcapture\n              flag"
            }
          ],
          "description": "status register"
        },
        {
          "name": "EGR",
          "offset": 20,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "UG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update generation"
            },
            {
              "name": "CC1G",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1\n              generation"
            }
          ],
          "description": "event generation register"
        },
        {
          "name": "CCMR1_Output",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "OC1FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 fast\n              enable"
            },
            {
              "name": "OC1PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 preload\n              enable"
            },
            {
              "name": "OC1M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output Compare 1 mode"
            }
          ],
          "description": "capture/compare mode register 1 (output\n          mode)"
        },
        {
          "name": "CCMR1_Input",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "ICPCS",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 1 prescaler"
            },
            {
              "name": "IC1F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 1 filter"
            }
          ],
          "description": "capture/compare mode register 1 (input\n          mode)"
        },
        {
          "name": "CCER",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1E",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              enable"
            },
            {
              "name": "CC1P",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC1NP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            }
          ],
          "description": "capture/compare enable\n          register"
        },
        {
          "name": "CNT",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CNT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "counter value"
            }
          ],
          "description": "counter"
        },
        {
          "name": "PSC",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Prescaler value"
            }
          ],
          "description": "prescaler"
        },
        {
          "name": "ARR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ARR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Auto-reload value"
            }
          ],
          "description": "auto-reload register"
        },
        {
          "name": "CCR1",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR1",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 value"
            }
          ],
          "description": "capture/compare register 1"
        },
        {
          "name": "OR",
          "offset": 80,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "RMP",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input 1 remapping\n              capability"
            }
          ],
          "description": "option register"
        }
      ],
      "interrupts": []
    },
    "TIM5": {
      "name": "TIM5",
      "base_address": 1073744896,
      "description": "General-purpose-timers",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Counter enable"
            },
            {
              "name": "UDIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update disable"
            },
            {
              "name": "URS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update request source"
            },
            {
              "name": "OPM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "One-pulse mode"
            },
            {
              "name": "DIR",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direction"
            },
            {
              "name": "CMS",
              "bit_offset": 5,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Center-aligned mode\n              selection"
            },
            {
              "name": "ARPE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Auto-reload preload enable"
            },
            {
              "name": "CKD",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Clock division"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCDS",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare DMA\n              selection"
            },
            {
              "name": "MMS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Master mode selection"
            },
            {
              "name": "TI1S",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TI1 selection"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SMCR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SMS",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Slave mode selection"
            },
            {
              "name": "TS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Trigger selection"
            },
            {
              "name": "MSM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master/Slave mode"
            },
            {
              "name": "ETF",
              "bit_offset": 8,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "External trigger filter"
            },
            {
              "name": "ETPS",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "External trigger prescaler"
            },
            {
              "name": "ECE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External clock enable"
            },
            {
              "name": "ETP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "External trigger polarity"
            }
          ],
          "description": "slave mode control register"
        },
        {
          "name": "DIER",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt enable"
            },
            {
              "name": "CC1IE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 interrupt\n              enable"
            },
            {
              "name": "CC2IE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              enable"
            },
            {
              "name": "CC3IE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              enable"
            },
            {
              "name": "CC4IE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              enable"
            },
            {
              "name": "TIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt enable"
            },
            {
              "name": "UDE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update DMA request enable"
            },
            {
              "name": "CC1DE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 DMA request\n              enable"
            },
            {
              "name": "CC2DE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 DMA request\n              enable"
            },
            {
              "name": "CC3DE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 DMA request\n              enable"
            },
            {
              "name": "CC4DE",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 DMA request\n              enable"
            },
            {
              "name": "TDE",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger DMA request enable"
            }
          ],
          "description": "DMA/Interrupt enable register"
        },
        {
          "name": "SR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt flag"
            },
            {
              "name": "CC1IF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1 interrupt\n              flag"
            },
            {
              "name": "CC2IF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              flag"
            },
            {
              "name": "CC3IF",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 interrupt\n              flag"
            },
            {
              "name": "CC4IF",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 interrupt\n              flag"
            },
            {
              "name": "TIF",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt flag"
            },
            {
              "name": "CC1OF",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 overcapture\n              flag"
            },
            {
              "name": "CC2OF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2 overcapture\n              flag"
            },
            {
              "name": "CC3OF",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 overcapture\n              flag"
            },
            {
              "name": "CC4OF",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 overcapture\n              flag"
            }
          ],
          "description": "status register"
        },
        {
          "name": "EGR",
          "offset": 20,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "UG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update generation"
            },
            {
              "name": "CC1G",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1\n              generation"
            },
            {
              "name": "CC2G",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2\n              generation"
            },
            {
              "name": "CC3G",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              generation"
            },
            {
              "name": "CC4G",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 4\n              generation"
            },
            {
              "name": "TG",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger generation"
            }
          ],
          "description": "event generation register"
        },
        {
          "name": "CCMR1_Output",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC1S"
            },
            {
              "name": "OC1FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1FE"
            },
            {
              "name": "OC1PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1PE"
            },
            {
              "name": "OC1M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC1M"
            },
            {
              "name": "OC1CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC1CE"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC2S"
            },
            {
              "name": "OC2FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2FE"
            },
            {
              "name": "OC2PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2PE"
            },
            {
              "name": "OC2M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC2M"
            },
            {
              "name": "OC2CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC2CE"
            }
          ],
          "description": "capture/compare mode register 1 (output\n          mode)"
        },
        {
          "name": "CCMR1_Input",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "ICPCS",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 1 prescaler"
            },
            {
              "name": "IC1F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 1 filter"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 2\n              selection"
            },
            {
              "name": "IC2PCS",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 2 prescaler"
            },
            {
              "name": "IC2F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 2 filter"
            }
          ],
          "description": "capture/compare mode register 1 (input\n          mode)"
        },
        {
          "name": "CCMR2_Output",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC3S"
            },
            {
              "name": "OC3FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3FE"
            },
            {
              "name": "OC3PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3PE"
            },
            {
              "name": "OC3M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC3M"
            },
            {
              "name": "OC3CE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC3CE"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "CC4S"
            },
            {
              "name": "OC4FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4FE"
            },
            {
              "name": "OC4PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4PE"
            },
            {
              "name": "OC4M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "OC4M"
            },
            {
              "name": "OC4CE",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "OC4CE"
            }
          ],
          "description": "capture/compare mode register 2 (output\n          mode)"
        },
        {
          "name": "CCMR2_Input",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC3S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/compare 3\n              selection"
            },
            {
              "name": "IC3PSC",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 3 prescaler"
            },
            {
              "name": "IC3F",
              "bit_offset": 4,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 3 filter"
            },
            {
              "name": "CC4S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 4\n              selection"
            },
            {
              "name": "IC4PSC",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 4 prescaler"
            },
            {
              "name": "IC4F",
              "bit_offset": 12,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Input capture 4 filter"
            }
          ],
          "description": "capture/compare mode register 2 (input\n          mode)"
        },
        {
          "name": "CCER",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1E",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              enable"
            },
            {
              "name": "CC1P",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC1NP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC2E",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              enable"
            },
            {
              "name": "CC2P",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC2NP",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC3E",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              enable"
            },
            {
              "name": "CC3P",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC3NP",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC4E",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 output\n              enable"
            },
            {
              "name": "CC4P",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 3 output\n              Polarity"
            },
            {
              "name": "CC4NP",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 4 output\n              Polarity"
            }
          ],
          "description": "capture/compare enable\n          register"
        },
        {
          "name": "CNT",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CNT_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low counter value"
            },
            {
              "name": "CNT_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High counter value"
            }
          ],
          "description": "counter"
        },
        {
          "name": "PSC",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Prescaler value"
            }
          ],
          "description": "prescaler"
        },
        {
          "name": "ARR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ARR_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Auto-reload value"
            },
            {
              "name": "ARR_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Auto-reload value"
            }
          ],
          "description": "auto-reload register"
        },
        {
          "name": "CCR1",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR1_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare 1\n              value"
            },
            {
              "name": "CCR1_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare 1\n              value"
            }
          ],
          "description": "capture/compare register 1"
        },
        {
          "name": "CCR2",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR2_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare 2\n              value"
            },
            {
              "name": "CCR2_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare 2\n              value"
            }
          ],
          "description": "capture/compare register 2"
        },
        {
          "name": "CCR3",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR3_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare value"
            },
            {
              "name": "CCR3_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare value"
            }
          ],
          "description": "capture/compare register 3"
        },
        {
          "name": "CCR4",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR4_L",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Low Capture/Compare value"
            },
            {
              "name": "CCR4_H",
              "bit_offset": 16,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "High Capture/Compare value"
            }
          ],
          "description": "capture/compare register 4"
        },
        {
          "name": "DCR",
          "offset": 72,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DBA",
              "bit_offset": 0,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA base address"
            },
            {
              "name": "DBL",
              "bit_offset": 8,
              "bit_width": 5,
              "access": "ReadWrite",
              "description": "DMA burst length"
            }
          ],
          "description": "DMA control register"
        },
        {
          "name": "DMAR",
          "offset": 76,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DMAB",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "DMA register for burst\n              accesses"
            }
          ],
          "description": "DMA address for full transfer"
        },
        {
          "name": "OR",
          "offset": 80,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "IT4_RMP",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Timer Input 4 remap"
            }
          ],
          "description": "TIM5 option register"
        }
      ],
      "interrupts": [
        {
          "name": "TIM5",
          "description": "TIM5 global interrupt",
          "value": 50
        }
      ]
    },
    "TIM9": {
      "name": "TIM9",
      "base_address": 1073823744,
      "description": "General purpose timers",
      "registers": [
        {
          "name": "CR1",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CEN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Counter enable"
            },
            {
              "name": "UDIS",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update disable"
            },
            {
              "name": "URS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update request source"
            },
            {
              "name": "OPM",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "One-pulse mode"
            },
            {
              "name": "ARPE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Auto-reload preload enable"
            },
            {
              "name": "CKD",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Clock division"
            }
          ],
          "description": "control register 1"
        },
        {
          "name": "CR2",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "MMS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Master mode selection"
            }
          ],
          "description": "control register 2"
        },
        {
          "name": "SMCR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SMS",
              "bit_offset": 0,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Slave mode selection"
            },
            {
              "name": "TS",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Trigger selection"
            },
            {
              "name": "MSM",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Master/Slave mode"
            }
          ],
          "description": "slave mode control register"
        },
        {
          "name": "DIER",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt enable"
            },
            {
              "name": "CC1IE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 interrupt\n              enable"
            },
            {
              "name": "CC2IE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              enable"
            },
            {
              "name": "TIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt enable"
            }
          ],
          "description": "DMA/Interrupt enable register"
        },
        {
          "name": "SR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "UIF",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update interrupt flag"
            },
            {
              "name": "CC1IF",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1 interrupt\n              flag"
            },
            {
              "name": "CC2IF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 interrupt\n              flag"
            },
            {
              "name": "TIF",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger interrupt flag"
            },
            {
              "name": "CC1OF",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 overcapture\n              flag"
            },
            {
              "name": "CC2OF",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2 overcapture\n              flag"
            }
          ],
          "description": "status register"
        },
        {
          "name": "EGR",
          "offset": 20,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "UG",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Update generation"
            },
            {
              "name": "CC1G",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 1\n              generation"
            },
            {
              "name": "CC2G",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/compare 2\n              generation"
            },
            {
              "name": "TG",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Trigger generation"
            }
          ],
          "description": "event generation register"
        },
        {
          "name": "CCMR1_Output",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "OC1FE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 fast\n              enable"
            },
            {
              "name": "OC1PE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 1 preload\n              enable"
            },
            {
              "name": "OC1M",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output Compare 1 mode"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 2\n              selection"
            },
            {
              "name": "OC2FE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 2 fast\n              enable"
            },
            {
              "name": "OC2PE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Output Compare 2 preload\n              enable"
            },
            {
              "name": "OC2M",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Output Compare 2 mode"
            }
          ],
          "description": "capture/compare mode register 1 (output\n          mode)"
        },
        {
          "name": "CCMR1_Input",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1S",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 1\n              selection"
            },
            {
              "name": "ICPCS",
              "bit_offset": 2,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 1 prescaler"
            },
            {
              "name": "IC1F",
              "bit_offset": 4,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Input capture 1 filter"
            },
            {
              "name": "CC2S",
              "bit_offset": 8,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Capture/Compare 2\n              selection"
            },
            {
              "name": "IC2PCS",
              "bit_offset": 10,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Input capture 2 prescaler"
            },
            {
              "name": "IC2F",
              "bit_offset": 12,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Input capture 2 filter"
            }
          ],
          "description": "capture/compare mode register 1 (input\n          mode)"
        },
        {
          "name": "CCER",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CC1E",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              enable"
            },
            {
              "name": "CC1P",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC1NP",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 output\n              Polarity"
            },
            {
              "name": "CC2E",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              enable"
            },
            {
              "name": "CC2P",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            },
            {
              "name": "CC2NP",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 output\n              Polarity"
            }
          ],
          "description": "capture/compare enable\n          register"
        },
        {
          "name": "CNT",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CNT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "counter value"
            }
          ],
          "description": "counter"
        },
        {
          "name": "PSC",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Prescaler value"
            }
          ],
          "description": "prescaler"
        },
        {
          "name": "ARR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ARR",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Auto-reload value"
            }
          ],
          "description": "auto-reload register"
        },
        {
          "name": "CCR1",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR1",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare 1 value"
            }
          ],
          "description": "capture/compare register 1"
        },
        {
          "name": "CCR2",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "CCR2",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Capture/Compare 2 value"
            }
          ],
          "description": "capture/compare register 2"
        }
      ],
      "interrupts": []
    },
    "USART1": {
      "name": "USART1",
      "base_address": 1073811456,
      "description": "Universal synchronous asynchronous receiver\n      transmitter",
      "registers": [
        {
          "name": "SR",
          "offset": 0,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 12582912,
          "fields": [
            {
              "name": "PE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Parity error"
            },
            {
              "name": "FE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Framing error"
            },
            {
              "name": "NF",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Noise detected flag"
            },
            {
              "name": "ORE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Overrun error"
            },
            {
              "name": "IDLE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "IDLE line detected"
            },
            {
              "name": "RXNE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Read data register not\n              empty"
            },
            {
              "name": "TC",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmission complete"
            },
            {
              "name": "TXE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadOnly",
              "description": "Transmit data register\n              empty"
            },
            {
              "name": "LBD",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LIN break detection flag"
            },
            {
              "name": "CTS",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CTS flag"
            }
          ],
          "description": "Status register"
        },
        {
          "name": "DR",
          "offset": 4,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DR",
              "bit_offset": 0,
              "bit_width": 9,
              "access": "ReadWrite",
              "description": "Data value"
            }
          ],
          "description": "Data register"
        },
        {
          "name": "BRR",
          "offset": 8,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "DIV_Fraction",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "fraction of USARTDIV"
            },
            {
              "name": "DIV_Mantissa",
              "bit_offset": 4,
              "bit_width": 12,
              "access": "ReadWrite",
              "description": "mantissa of USARTDIV"
            }
          ],
          "description": "Baud rate register"
        },
        {
          "name": "CR1",
          "offset": 12,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "SBK",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Send break"
            },
            {
              "name": "RWU",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receiver wakeup"
            },
            {
              "name": "RE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Receiver enable"
            },
            {
              "name": "TE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmitter enable"
            },
            {
              "name": "IDLEIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IDLE interrupt enable"
            },
            {
              "name": "RXNEIE",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RXNE interrupt enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transmission complete interrupt\n              enable"
            },
            {
              "name": "TXEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "TXE interrupt enable"
            },
            {
              "name": "PEIE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "PE interrupt enable"
            },
            {
              "name": "PS",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Parity selection"
            },
            {
              "name": "PCE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Parity control enable"
            },
            {
              "name": "WAKE",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Wakeup method"
            },
            {
              "name": "M",
              "bit_offset": 12,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Word length"
            },
            {
              "name": "UE",
              "bit_offset": 13,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "USART enable"
            },
            {
              "name": "OVER8",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Oversampling mode"
            }
          ],
          "description": "Control register 1"
        },
        {
          "name": "CR2",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "ADD",
              "bit_offset": 0,
              "bit_width": 4,
              "access": "ReadWrite",
              "description": "Address of the USART node"
            },
            {
              "name": "LBDL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "lin break detection length"
            },
            {
              "name": "LBDIE",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LIN break detection interrupt\n              enable"
            },
            {
              "name": "LBCL",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Last bit clock pulse"
            },
            {
              "name": "CPHA",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock phase"
            },
            {
              "name": "CPOL",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock polarity"
            },
            {
              "name": "CLKEN",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Clock enable"
            },
            {
              "name": "STOP",
              "bit_offset": 12,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "STOP bits"
            },
            {
              "name": "LINEN",
              "bit_offset": 14,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "LIN mode enable"
            }
          ],
          "description": "Control register 2"
        },
        {
          "name": "CR3",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EIE",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Error interrupt enable"
            },
            {
              "name": "IREN",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IrDA mode enable"
            },
            {
              "name": "IRLP",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "IrDA low-power"
            },
            {
              "name": "HDSEL",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half-duplex selection"
            },
            {
              "name": "NACK",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Smartcard NACK enable"
            },
            {
              "name": "SCEN",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Smartcard mode enable"
            },
            {
              "name": "DMAR",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA enable receiver"
            },
            {
              "name": "DMAT",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "DMA enable transmitter"
            },
            {
              "name": "RTSE",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "RTS enable"
            },
            {
              "name": "CTSE",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CTS enable"
            },
            {
              "name": "CTSIE",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "CTS interrupt enable"
            },
            {
              "name": "ONEBIT",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "One sample bit method\n              enable"
            }
          ],
          "description": "Control register 3"
        },
        {
          "name": "GTPR",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PSC",
              "bit_offset": 0,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Prescaler value"
            },
            {
              "name": "GT",
              "bit_offset": 8,
              "bit_width": 8,
              "access": "ReadWrite",
              "description": "Guard time value"
            }
          ],
          "description": "Guard time and prescaler\n          register"
        }
      ],
      "interrupts": [
        {
          "name": "USART1",
          "description": "USART1 global interrupt",
          "value": 37
        }
      ]
    },
    "DMA2": {
      "name": "DMA2",
      "base_address": 1073898496,
      "description": "DMA controller",
      "registers": [
        {
          "name": "LISR",
          "offset": 0,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "FEIF0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "DMEIF0",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
              "name": "TEIF0",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "HTIF0",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
              "name": "TCIF0",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "FEIF1",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "DMEIF1",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
              "name": "TEIF1",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "HTIF1",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
              "name": "TCIF1",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "FEIF2",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "DMEIF2",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
              "name": "TEIF2",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "HTIF2",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
              "name": "TCIF2",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "FEIF3",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "DMEIF3",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
              "name": "TEIF3",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
              "name": "HTIF3",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
              "name": "TCIF3",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            }
          ],
          "description": "low interrupt status register"
        },
        {
          "name": "HISR",
          "offset": 4,
          "size": 32,
          "access": "ReadOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "FEIF4",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "DMEIF4",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
              "name": "TEIF4",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "HTIF4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
              "name": "TCIF4",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
              "name": "FEIF5",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "DMEIF5",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
              "name": "TEIF5",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "HTIF5",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
              "name": "TCIF5",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
              "name": "FEIF6",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "DMEIF6",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
              "name": "TEIF6",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "HTIF6",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
              "name": "TCIF6",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
              "name": "FEIF7",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "DMEIF7",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
              "name": "TEIF7",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
              "name": "HTIF7",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
              "name": "TCIF7",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            }
          ],
          "description": "high interrupt status register"
        },
        {
          "name": "LIFCR",
          "offset": 8,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CFEIF0",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
              "name": "CDMEIF0",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CTEIF0",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CHTIF0",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CTCIF0",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CFEIF1",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
              "name": "CDMEIF1",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CTEIF1",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CHTIF1",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CTCIF1",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CFEIF2",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
              "name": "CDMEIF2",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CTEIF2",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CHTIF2",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CTCIF2",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CFEIF3",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
              "name": "CDMEIF3",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
              "name": "CTEIF3",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CHTIF3",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
              "name": "CTCIF3",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            }
          ],
          "description": "low interrupt flag clear\n          register"
        },
        {
          "name": "HIFCR",
          "offset": 12,
          "size": 32,
          "access": "WriteOnly",
          "reset_value": 0,
          "fields": [
            {
              "name": "CFEIF4",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
              "name": "CDMEIF4",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CTEIF4",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CHTIF4",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CTCIF4",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CFEIF5",
              "bit_offset": 6,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
              "name": "CDMEIF5",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CTEIF5",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CHTIF5",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CTCIF5",
              "bit_offset": 11,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CFEIF6",
              "bit_offset": 16,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
              "name": "CDMEIF6",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CTEIF6",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CHTIF6",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CTCIF6",
              "bit_offset": 21,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CFEIF7",
              "bit_offset": 22,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
              "name": "CDMEIF7",
              "bit_offset": 24,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
              "name": "CTEIF7",
              "bit_offset": 25,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CHTIF7",
              "bit_offset": 26,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
              "name": "CTCIF7",
              "bit_offset": 27,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            }
          ],
          "description": "high interrupt flag clear\n          register"
        },
        {
          "name": "S0CR",
          "offset": 16,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S0NDTR",
          "offset": 20,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S0PAR",
          "offset": 24,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S0M0AR",
          "offset": 28,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S0M1AR",
          "offset": 32,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S0FCR",
          "offset": 36,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S1CR",
          "offset": 40,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S1NDTR",
          "offset": 44,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S1PAR",
          "offset": 48,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S1M0AR",
          "offset": 52,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S1M1AR",
          "offset": 56,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S1FCR",
          "offset": 60,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S2CR",
          "offset": 64,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S2NDTR",
          "offset": 68,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S2PAR",
          "offset": 72,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S2M0AR",
          "offset": 76,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S2M1AR",
          "offset": 80,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S2FCR",
          "offset": 84,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S3CR",
          "offset": 88,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S3NDTR",
          "offset": 92,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S3PAR",
          "offset": 96,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S3M0AR",
          "offset": 100,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S3M1AR",
          "offset": 104,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S3FCR",
          "offset": 108,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S4CR",
          "offset": 112,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S4NDTR",
          "offset": 116,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S4PAR",
          "offset": 120,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S4M0AR",
          "offset": 124,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S4M1AR",
          "offset": 128,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S4FCR",
          "offset": 132,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S5CR",
          "offset": 136,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S5NDTR",
          "offset": 140,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S5PAR",
          "offset": 144,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S5M0AR",
          "offset": 148,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S5M1AR",
          "offset": 152,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S5FCR",
          "offset": 156,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S6CR",
          "offset": 160,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S6NDTR",
          "offset": 164,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S6PAR",
          "offset": 168,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S6M0AR",
          "offset": 172,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S6M1AR",
          "offset": 176,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S6FCR",
          "offset": 180,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        },
        {
          "name": "S7CR",
          "offset": 184,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "EN",
              "bit_offset": 0,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Stream enable / flag stream ready when\n              read low"
            },
            {
              "name": "DMEIE",
              "bit_offset": 1,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode error interrupt\n              enable"
            },
            {
              "name": "TEIE",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer error interrupt\n              enable"
            },
            {
              "name": "HTIE",
              "bit_offset": 3,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Half transfer interrupt\n              enable"
            },
            {
              "name": "TCIE",
              "bit_offset": 4,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Transfer complete interrupt\n              enable"
            },
            {
              "name": "PFCTRL",
              "bit_offset": 5,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral flow controller"
            },
            {
              "name": "DIR",
              "bit_offset": 6,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Data transfer direction"
            },
            {
              "name": "CIRC",
              "bit_offset": 8,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Circular mode"
            },
            {
              "name": "PINC",
              "bit_offset": 9,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment mode"
            },
            {
              "name": "MINC",
              "bit_offset": 10,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Memory increment mode"
            },
            {
              "name": "PSIZE",
              "bit_offset": 11,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral data size"
            },
            {
              "name": "MSIZE",
              "bit_offset": 13,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory data size"
            },
            {
              "name": "PINCOS",
              "bit_offset": 15,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Peripheral increment offset\n              size"
            },
            {
              "name": "PL",
              "bit_offset": 16,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Priority level"
            },
            {
              "name": "DBM",
              "bit_offset": 18,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Double buffer mode"
            },
            {
              "name": "CT",
              "bit_offset": 19,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Current target (only in double buffer\n              mode)"
            },
            {
              "name": "ACK",
              "bit_offset": 20,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "ACK"
            },
            {
              "name": "PBURST",
              "bit_offset": 21,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Peripheral burst transfer\n              configuration"
            },
            {
              "name": "MBURST",
              "bit_offset": 23,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "Memory burst transfer\n              configuration"
            },
            {
              "name": "CHSEL",
              "bit_offset": 25,
              "bit_width": 3,
              "access": "ReadWrite",
              "description": "Channel selection"
            }
          ],
          "description": "stream x configuration\n          register"
        },
        {
          "name": "S7NDTR",
          "offset": 188,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "NDT",
              "bit_offset": 0,
              "bit_width": 16,
              "access": "ReadWrite",
              "description": "Number of data items to\n              transfer"
            }
          ],
          "description": "stream x number of data\n          register"
        },
        {
          "name": "S7PAR",
          "offset": 192,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "PA",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Peripheral address"
            }
          ],
          "description": "stream x peripheral address\n          register"
        },
        {
          "name": "S7M0AR",
          "offset": 196,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M0A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 0 address"
            }
          ],
          "description": "stream x memory 0 address\n          register"
        },
        {
          "name": "S7M1AR",
          "offset": 200,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 0,
          "fields": [
            {
              "name": "M1A",
              "bit_offset": 0,
              "bit_width": 32,
              "access": "ReadWrite",
              "description": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
          ],
          "description": "stream x memory 1 address\n          register"
        },
        {
          "name": "S7FCR",
          "offset": 204,
          "size": 32,
          "access": "ReadWrite",
          "reset_value": 33,
          "fields": [
            {
              "name": "FTH",
              "bit_offset": 0,
              "bit_width": 2,
              "access": "ReadWrite",
              "description": "FIFO threshold selection"
            },
            {
              "name": "DMDIS",
              "bit_offset": 2,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "Direct mode disable"
            },
            {
              "name": "FS",
              "bit_offset": 3,
              "bit_width": 3,
              "access": "ReadOnly",
              "description": "FIFO status"
            },
            {
              "name": "FEIE",
              "bit_offset": 7,
              "bit_width": 1,
              "access": "ReadWrite",
              "description": "FIFO error interrupt\n              enable"
            }
          ],
          "description": "stream x FIFO control register"
        }
      ],
      "interrupts": [
        {
          "name": "DMA2_Stream0",
          "description": "DMA2 Stream0 global interrupt",
          "value": 56
        },
        {
          "name": "DMA2_Stream1",
          "description": "DMA2 Stream1 global interrupt",
          "value": 57
        },
        {
          "name": "DMA2_Stream2",
          "description": "DMA2 Stream2 global interrupt",
          "value": 58
        },
        {
          "name": "DMA2_Stream3",
          "description": "DMA2 Stream3 global interrupt",
          "value": 59
        },
        {
          "name": "DMA2_Stream4",
          "description": "DMA2 Stream4 global interrupt",
          "value": 60
        },
        {
          "name": "DMA2_Stream5",
          "description": "DMA2 Stream5 global interrupt",
          "value": 68
        },
        {
          "name": "DMA2_Stream6",
          "description": "DMA2 Stream6 global interrupt",
          "value": 69
        },
        {
          "name": "DMA2_Stream7",
          "description": "DMA2 Stream7 global interrupt",
          "value": 70
        }
      ]
    }
  },
  "interrupt_mapping": {
    "SPI2": 36,
    "DMA2_Stream2": 58,
    "EXTI4": 10,
    "TIM2": 28,
    "TIM3": 29,
    "EXTI22_RTC_WKUP": 3,
    "DMA1_Stream7": 47,
    "EXTI17_RTC_Alarm": 41,
    "USART6": 71,
    "DMA2_Stream3": 59,
    "DMA2_Stream4": 60,
    "I2C1_EV": 31,
    "EXTI15_10": 40,
    "TIM5": 50,
    "TIM1_TRG_COM_TIM11": 26,
    "DMA2_Stream1": 57,
    "SDIO": 49,
    "EXTI1": 7,
    "EXTI0": 6,
    "TIM1_CC": 27,
    "DMA2_Stream0": 56,
    "FLASH": 4,
    "DMA2_Stream6": 69,
    "TIM1_BRK_TIM9": 24,
    "TAMP_STAMP": 2,
    "EXTI9_5": 23,
    "TIM1_UP_TIM10": 25,
    "DMA2_Stream5": 68,
    "DMA2_Stream7": 70,
    "DMA1_Stream2": 13,
    "RCC": 5,
    "ADC": 18,
    "DMA1_Stream4": 15,
    "DMA1_Stream5": 16,
    "I2C3_EV": 72,
    "I2C3_ER": 73,
    "DMA1_Stream6": 17,
    "I2C2_EV": 33,
    "I2C1_ER": 32,
    "TIM4": 30,
    "SPI1": 35,
    "SPI3": 51,
    "EXTI18_OTG_FS_WKUP": 42,
    "EXTI3": 9,
    "EXTI2": 8,
    "USART1": 37,
    "OTG_FS": 67,
    "DMA1_Stream1": 12,
    "EXTI16_PVD": 1,
    "DMA1_Stream0": 11,
    "DMA1_Stream3": 14,
    "USART2": 38,
    "I2C2_ER": 34,
    "SPI4": 84
  }
}