Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6cc6b1ab2a514e6a8074490bd5abeaaa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'memtoreg_e' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/datapath.sv:93]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd0' [C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/datapath.sv:132]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mips.sv" Line 12. Module mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/maindec.sv" Line 15. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/hazard_unit.sv" Line 23. Module hazard_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_pc.sv" Line 1. Module pr_pc has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_f_d.sv" Line 1. Module pr_f_d has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/signext.sv" Line 8. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_d_e.sv" Line 1. Module pr_d_e has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv" Line 23. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv" Line 23. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv" Line 23. Module mux3(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_e_m.sv" Line 1. Module pr_e_m has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_m_w.sv" Line 1. Module pr_m_w has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv" Line 23. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/imem.sv" Line 15. Module imem has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mips.sv" Line 12. Module mips has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/maindec.sv" Line 15. Module maindec has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/hazard_unit.sv" Line 23. Module hazard_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_pc.sv" Line 1. Module pr_pc has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_f_d.sv" Line 1. Module pr_f_d has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/signext.sv" Line 8. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_d_e.sv" Line 1. Module pr_d_e has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv" Line 23. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv" Line 23. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux2.sv" Line 9. Module mux2(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv" Line 23. Module mux3(WIDTH=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_e_m.sv" Line 1. Module pr_e_m has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/pr_m_w.sv" Line 1. Module pr_m_w has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/mux3.sv" Line 23. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/labella/Documents/ece212_labell_borek/source directories/mips_L_pipeline-master - Lab12/mips_L_pipeline-master/sv/imem.sv" Line 15. Module imem has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.pr_pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pr_f_d
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.pr_d_e
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.pr_e_m
Compiling module xil_defaultlib.pr_m_w
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
