==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SIM-1] CSim done with 0 errors.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'FILTER_CONVOLUTION/Filter_convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 197.910 ; gain = 108.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 197.910 ; gain = 108.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mediaPixel' into 'Filter_Convolution' (FILTER_CONVOLUTION/Filter_convolution.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 197.910 ; gain = 108.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 197.910 ; gain = 108.473
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_col' (FILTER_CONVOLUTION/Filter_convolution.cpp:45) in function 'Filter_Convolution' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (FILTER_CONVOLUTION/Filter_convolution.cpp:48) in function 'Filter_Convolution' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (FILTER_CONVOLUTION/Filter_convolution.cpp:49) in function 'Filter_Convolution' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (FILTER_CONVOLUTION/Filter_convolution.cpp:55) in function 'Filter_Convolution' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (FILTER_CONVOLUTION/Filter_convolution.cpp:62) in function 'Filter_Convolution' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (FILTER_CONVOLUTION/Filter_convolution.cpp:68) in function 'Filter_Convolution' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Edge_i' (FILTER_CONVOLUTION/Filter_convolution.cpp:11) in function 'Filter_Convolution' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Edge_j' (FILTER_CONVOLUTION/Filter_convolution.cpp:12) in function 'Filter_Convolution' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'M' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'M.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'M.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'M.2' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer_temp.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.V'  in dimension 2 completely.
WARNING: [XFORM 203-124] Array  'in_img.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_img.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_Convolution' (FILTER_CONVOLUTION/Filter_convolution.cpp:22)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 197.910 ; gain = 108.473
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_row' (FILTER_CONVOLUTION/Filter_convolution.cpp:42:53) in function 'Filter_Convolution'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (FILTER_CONVOLUTION/Filter_convolution.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.1' (FILTER_CONVOLUTION/Filter_convolution.cpp:77:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 197.910 ; gain = 108.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_Convolution' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_Convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_row_Loop_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (9.739ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Filter_Convolution' consists of the following:
	'load' operation ('window_V_2_1_load', FILTER_CONVOLUTION/Filter_convolution.cpp:50) on static variable 'window_V_2_1' [117]  (0 ns)
	'mul' operation of DSP[184] ('mul_ln1371_6', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [169]  (3.36 ns)
	'add' operation of DSP[184] ('add_ln1371_5', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [184]  (3.02 ns)
	'add' operation ('add_ln1371_6', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [186]  (1.68 ns)
	'add' operation ('add_ln1371_7', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [188]  (1.68 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.197 seconds; current allocated memory: 125.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 125.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter_Convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_Convolution/id_filter_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_Convolution/in_img_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_Convolution/out_img_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter_Convolution' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_2' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_M_0_0' to 'Filter_Convolutiobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_M_0_1' to 'Filter_Convolutiocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_M_0_2' to 'Filter_ConvolutiodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_M_1_0' to 'Filter_ConvolutioeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_M_1_1' to 'Filter_ConvolutiofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_M_1_2' to 'Filter_Convolutiog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_M_2_0' to 'Filter_Convolutiohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_M_2_1' to 'Filter_Convolutioibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_M_2_2' to 'Filter_ConvolutiojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_SumF' to 'Filter_ConvolutiokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_Offset' to 'Filter_ConvolutiolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_line_buffer_V_0' to 'Filter_Convolutiomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_line_buffer_V_1' to 'Filter_Convolutioncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_sdiv_14ns_6ns_8_18_1' to 'Filter_Convolutioocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_mac_muladd_8ns_2s_11ns_11_1_1' to 'Filter_ConvolutiopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_mac_muladd_8ns_3s_11ns_11_1_1' to 'Filter_ConvolutioqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_mac_muladd_8ns_3s_12ns_13_1_1' to 'Filter_ConvolutiorcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Filter_Convolution_mac_muladd_8ns_2s_11s_12_1_1' to 'Filter_Convolutiosc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Filter_Convolutioocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter_ConvolutiopcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter_ConvolutioqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter_ConvolutiorcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Filter_Convolutiosc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter_Convolution'.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 127.143 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.68 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'Filter_Convolutioocq_div'
INFO: [RTMG 210-279] Implementing memory 'Filter_Convolutiobkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Filter_Convolutiocud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Filter_ConvolutiodEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Filter_ConvolutioeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Filter_ConvolutiofYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Filter_Convolutiog8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Filter_Convolutiohbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Filter_Convolutioibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Filter_ConvolutiojbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Filter_ConvolutiokbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Filter_ConvolutiolbW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'Filter_Convolutiomb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 197.910 ; gain = 108.473
INFO: [VHDL 208-304] Generating VHDL RTL for Filter_Convolution.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter_Convolution.
INFO: [HLS 200-112] Total elapsed time: 23.297 seconds; peak allocated memory: 127.143 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
