
*** Running vivado
    with args -log int_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source int_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source int_top.tcl -notrace
Command: synth_design -top int_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 949.059 ; gain = 235.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'int_top' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/int_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'sseg_x4_top' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/sseg_x4_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'digit_selector' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v:23]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_selector' (2#1) [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'segment_display' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/segment_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_display' (3#1) [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/segment_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sseg_x4_top' (4#1) [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/sseg_x4_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'integrator' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:23]
	Parameter step bound to: 16'b0000000000000001 
	Parameter scalef bound to: 8 - type: integer 
	Parameter scalef2 bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'integrator' (5#1) [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (6#1) [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'create_pulse_from_step' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/create_pulse_from_step.v:24]
INFO: [Synth 8-6155] done synthesizing module 'create_pulse_from_step' (7#1) [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/create_pulse_from_step.v:24]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/state_machine.v:23]
	Parameter display bound to: 2'b00 
	Parameter wait1 bound to: 2'b01 
	Parameter wait2 bound to: 2'b10 
	Parameter calc bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (8#1) [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'int_top' (9#1) [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/int_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1022.340 ; gain = 308.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.340 ; gain = 308.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.340 ; gain = 308.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1022.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/paulmcb/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/paulmcb/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/paulmcb/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/int_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/int_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1122.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1122.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1122.336 ; gain = 408.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1122.336 ; gain = 408.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1122.336 ; gain = 408.383
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:72]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'digit_sel_reg' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v:44]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 display |                             0001 |                              000
                   wait1 |                             0010 |                              001
                   wait2 |                             0100 |                              010
                    calc |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1122.336 ; gain = 408.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                16x48  Multipliers := 1     
	                 8x64  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module int_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module digit_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module integrator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                16x48  Multipliers := 1     
	                 8x64  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module create_pulse_from_step 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module state_machine 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'int1/current_pos_reg[23:0]' into 'int1/current_pos_reg[23:0]' [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'int1/temp_x0_reg' and it is trimmed from '64' to '24' bits. [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:52]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:72]
WARNING: [Synth 8-6014] Unused sequential element int1/x2_p1_reg was removed.  [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:64]
WARNING: [Synth 8-6014] Unused sequential element int1/x1_p1_reg was removed.  [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:51]
WARNING: [Synth 8-6014] Unused sequential element int1/x2_p1_reg was removed.  [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:64]
WARNING: [Synth 8-6014] Unused sequential element int1/x2_p11 was removed.  [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:72]
WARNING: [Synth 8-6014] Unused sequential element int1/x2_p1_reg was removed.  [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:64]
WARNING: [Synth 8-6014] Unused sequential element int1/x1_p1_reg was removed.  [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:51]
WARNING: [Synth 8-6014] Unused sequential element int1/x2_p1_reg was removed.  [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:64]
WARNING: [Synth 8-6014] Unused sequential element int1/x2_p11 was removed.  [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:72]
WARNING: [Synth 8-6014] Unused sequential element int1/x2_p1_reg was removed.  [C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v:64]
DSP Report: Generating DSP int1/x1_p1_reg, operation Mode is: (A2*B2)'.
DSP Report: register int1/x1_reg is absorbed into DSP int1/x1_p1_reg.
DSP Report: register int1/current_pos_reg is absorbed into DSP int1/x1_p1_reg.
DSP Report: register int1/x1_p1_reg is absorbed into DSP int1/x1_p1_reg.
DSP Report: operator int1/x1_p10 is absorbed into DSP int1/x1_p1_reg.
DSP Report: Generating DSP int1/x2_p12, operation Mode is: A2*B2.
DSP Report: register int1/x2_p12 is absorbed into DSP int1/x2_p12.
DSP Report: register int1/x2_p12 is absorbed into DSP int1/x2_p12.
DSP Report: operator int1/x2_p12 is absorbed into DSP int1/x2_p12.
DSP Report: operator int1/x2_p12 is absorbed into DSP int1/x2_p12.
DSP Report: Generating DSP int1/x2_p12, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register int1/x2_p12 is absorbed into DSP int1/x2_p12.
DSP Report: register int1/x2_p12 is absorbed into DSP int1/x2_p12.
DSP Report: operator int1/x2_p12 is absorbed into DSP int1/x2_p12.
DSP Report: operator int1/x2_p12 is absorbed into DSP int1/x2_p12.
DSP Report: Generating DSP int1/x2_p1_reg, operation Mode is: (A2*B)'.
DSP Report: register int1/x2_p1_reg is absorbed into DSP int1/x2_p1_reg.
DSP Report: register int1/x2_p1_reg is absorbed into DSP int1/x2_p1_reg.
DSP Report: operator int1/x2_p11 is absorbed into DSP int1/x2_p1_reg.
DSP Report: operator int1/x2_p11 is absorbed into DSP int1/x2_p1_reg.
DSP Report: Generating DSP int1/x2_p11, operation Mode is: A*B2.
DSP Report: register int1/x2_p11 is absorbed into DSP int1/x2_p11.
DSP Report: operator int1/x2_p11 is absorbed into DSP int1/x2_p11.
DSP Report: operator int1/x2_p11 is absorbed into DSP int1/x2_p11.
DSP Report: Generating DSP int1/x2_p1_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register int1/x2_p1_reg is absorbed into DSP int1/x2_p1_reg.
DSP Report: register int1/x2_p1_reg is absorbed into DSP int1/x2_p1_reg.
DSP Report: operator int1/x2_p11 is absorbed into DSP int1/x2_p1_reg.
DSP Report: operator int1/x2_p11 is absorbed into DSP int1/x2_p1_reg.
DSP Report: Generating DSP int1/temp_x01, operation Mode is: A*B2.
DSP Report: register sm/tempz_reg is absorbed into DSP int1/temp_x01.
DSP Report: operator int1/temp_x01 is absorbed into DSP int1/temp_x01.
WARNING: [Synth 8-3917] design int_top has port dp driven by constant 1
WARNING: [Synth 8-3917] design int_top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design int_top has port led[4] driven by constant 0
INFO: [Synth 8-3886] merging instance 'int1/temp_x0_reg[0]' (FDE) to 'int1/temp_x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'int1/temp_x0_reg[1]' (FDE) to 'int1/temp_x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'int1/temp_x0_reg[2]' (FDE) to 'int1/temp_x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'int1/temp_x0_reg[3]' (FDE) to 'int1/temp_x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'int1/temp_x0_reg[4]' (FDE) to 'int1/temp_x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'int1/temp_x0_reg[5]' (FDE) to 'int1/temp_x0_reg[7]'
INFO: [Synth 8-3886] merging instance 'int1/temp_x0_reg[6]' (FDE) to 'int1/temp_x0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int1/temp_x0_reg[7] )
WARNING: [Synth 8-3332] Sequential element (sseg1/selector1/digit_sel_reg[3]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (sseg1/selector1/digit_sel_reg[2]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (sseg1/selector1/digit_sel_reg[1]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (sseg1/selector1/digit_sel_reg[0]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (sseg1/selector1/seg_reg[3]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (sseg1/selector1/seg_reg[2]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (sseg1/selector1/seg_reg[1]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (sseg1/selector1/seg_reg[0]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[47]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[46]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[45]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[44]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[43]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[42]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[41]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[40]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[39]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[38]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[37]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[36]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[35]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[34]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[33]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[32]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[31]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[30]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[29]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[28]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[27]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[26]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[25]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[24]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[23]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[22]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[21]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[20]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[19]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[18]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[17]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[16]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[15]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[14]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[13]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[12]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[11]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[10]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[9]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[8]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[7]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[6]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[5]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[4]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[3]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[2]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[1]) is unused and will be removed from module int_top.
WARNING: [Synth 8-3332] Sequential element (int1/x2_p1_reg[0]) is unused and will be removed from module int_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.336 ; gain = 408.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|integrator  | (A2*B2)'         | 24     | 16     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|int_top     | A2*B2            | 25     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|int_top     | (PCIN>>17)+A2*B2 | 25     | 8      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|int_top     | (A2*B)'          | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|int_top     | A*B2             | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|int_top     | (PCIN>>17)+A*B2  | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|int_top     | A*B2             | 16     | 8      | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1160.227 ; gain = 446.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1162.305 ; gain = 448.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1184.750 ; gain = 470.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1195.645 ; gain = 481.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1195.645 ; gain = 481.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1195.645 ; gain = 481.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1195.645 ; gain = 481.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1195.645 ; gain = 481.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1195.645 ; gain = 481.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|int_top     | ns_pulse1/step_tm1_reg  | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|int_top     | rst_pulse1/step_tm1_reg | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    48|
|3     |DSP48E1   |     1|
|4     |DSP48E1_3 |     2|
|5     |DSP48E1_4 |     1|
|6     |DSP48E1_5 |     1|
|7     |DSP48E1_6 |     2|
|8     |LUT1      |    25|
|9     |LUT2      |   143|
|10    |LUT3      |    31|
|11    |LUT4      |    19|
|12    |LUT5      |     3|
|13    |LUT6      |    33|
|14    |SRL16E    |     2|
|15    |FDCE      |    16|
|16    |FDRE      |   172|
|17    |IBUF      |    19|
|18    |OBUF      |    28|
+------+----------+------+

Report Instance Areas: 
+------+--------------+-------------------------+------+
|      |Instance      |Module                   |Cells |
+------+--------------+-------------------------+------+
|1     |top           |                         |   548|
|2     |  dbC         |debounce                 |     2|
|3     |  dbD         |debounce_0               |     2|
|4     |  int1        |integrator               |   369|
|5     |  ns_pulse1   |create_pulse_from_step   |     6|
|6     |  rst_pulse1  |create_pulse_from_step_1 |     3|
|7     |  sm          |state_machine            |    57|
|8     |  sseg1       |sseg_x4_top              |    44|
|9     |    clock1    |clk_gen                  |    25|
|10    |    selector1 |digit_selector           |    19|
+------+--------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1195.645 ; gain = 481.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1195.645 ; gain = 381.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1195.645 ; gain = 481.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1207.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1208.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1208.680 ; gain = 783.270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1208.680 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.runs/synth_1/int_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file int_top_utilization_synth.rpt -pb int_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 15:20:41 2024...
