Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 6E22EAF0C29
	for <lists+qemu-devel@lfdr.de>; Wed,  2 Jul 2025 09:03:22 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1uWrUa-0001X7-Le; Wed, 02 Jul 2025 03:02:52 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <gaosong@loongson.cn>)
 id 1uWrUS-0001TT-NI
 for qemu-devel@nongnu.org; Wed, 02 Jul 2025 03:02:45 -0400
Received: from mail.loongson.cn ([114.242.206.163])
 by eggs.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <gaosong@loongson.cn>) id 1uWrUL-00011w-AW
 for qemu-devel@nongnu.org; Wed, 02 Jul 2025 03:02:43 -0400
Received: from loongson.cn (unknown [10.20.42.239])
 by gateway (Coremail) with SMTP id _____8AxHHJ42WRo5A0hAQ--.6350S3;
 Wed, 02 Jul 2025 15:02:16 +0800 (CST)
Received: from [10.20.42.239] (unknown [10.20.42.239])
 by front1 (Coremail) with SMTP id qMiowJCxM+R02WRodWQGAA--.36559S3;
 Wed, 02 Jul 2025 15:02:15 +0800 (CST)
Subject: Re: [PATCH v3 1/9] hw/loongarch: move some machine define to virt.h
To: Bibo Mao <maobibo@loongson.cn>
Cc: qemu-devel@nongnu.org, philmd@linaro.org, jiaxun.yang@flygoat.com
References: <20250627030138.2482055-1-gaosong@loongson.cn>
 <20250627030138.2482055-2-gaosong@loongson.cn>
 <85faff6d-f077-413c-76b0-abbb2abd2d7c@loongson.cn>
From: gaosong <gaosong@loongson.cn>
Message-ID: <bbb9db16-a0c8-3c57-21b3-903d47d761e2@loongson.cn>
Date: Wed, 2 Jul 2025 15:05:02 +0800
User-Agent: Mozilla/5.0 (X11; Linux loongarch64; rv:68.0) Gecko/20100101
 Thunderbird/68.7.0
MIME-Version: 1.0
In-Reply-To: <85faff6d-f077-413c-76b0-abbb2abd2d7c@loongson.cn>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
Content-Language: en-US
X-CM-TRANSID: qMiowJCxM+R02WRodWQGAA--.36559S3
X-CM-SenderInfo: 5jdr20tqj6z05rqj20fqof0/
X-Coremail-Antispam: 1Uk129KBj93XoW3JF43GFyxCrW3Cw18KrWUJrc_yoW7CryUpr
 1rAFyUJryUJr4xGw10qwnxJryUJr4UJw1UKr1UWF4UJr4UXw10qr1jqw42gFyDZr48Gr18
 tr1DJr15Zr1DXrbCm3ZEXasCq-sJn29KB7ZKAUJUUUU8529EdanIXcx71UUUUU7KY7ZEXa
 sCq-sGcSsGvfJ3Ic02F40EFcxC0VAKzVAqx4xG6I80ebIjqfuFe4nvWSU5nxnvy29KBjDU
 0xBIdaVrnRJUUUvjb4IE77IF4wAFF20E14v26r1j6r4UM7CY07I20VC2zVCF04k26cxKx2
 IYs7xG6rWj6s0DM7CIcVAFz4kK6r1Y6r17M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48v
 e4kI8wA2z4x0Y4vE2Ix0cI8IcVAFwI0_Gr0_Xr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI
 0_Gr0_Cr1l84ACjcxK6I8E87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_
 GcCE3s1le2I262IYc4CY6c8Ij28IcVAaY2xG8wAqjxCEc2xF0cIa020Ex4CE44I27wAqx4
 xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_JrI_JrylYx0Ex4A2jsIE14v2
 6r1j6r4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrwCYjI0SjxkI62AI1cAE67
 vIY487MxAIw28IcxkI7VAKI48JMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAF
 wI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUAVWUtwCIc4
 0Y0x0EwIxGrwCI42IY6xIIjxv20xvE14v26r1j6r1xMIIF0xvE2Ix0cI8IcVCY1x0267AK
 xVWUJVW8JwCI42IY6xAIw20EY4v20xvaj40_Jr0_JF4lIxAIcVC2z280aVAFwI0_Jr0_Gr
 1lIxAIcVC2z280aVCY1x0267AKxVWUJVW8JbIYCTnIWIevJa73UjIFyTuYvjxU70PfDUUU
 U
Received-SPF: pass client-ip=114.242.206.163; envelope-from=gaosong@loongson.cn;
 helo=mail.loongson.cn
X-Spam_score_int: -39
X-Spam_score: -4.0
X-Spam_bar: ----
X-Spam_report: (-4.0 / 5.0 requ) BAYES_00=-1.9, NICE_REPLY_A=-2.077,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,
 SPF_PASS=-0.001, T_SPF_HELO_TEMPERROR=0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

在 2025/7/2 上午9:42, Bibo Mao 写道:
>
>
> On 2025/6/27 上午11:01, Song Gao wrote:
>> move som machine define to virt.h and define avec feature and status 
>> bit.
>> Use the IOCSRF_AVEC bit for avdance interrupt controller drivers
>> avecintc_enable[1] and set the default value of the MISC_FUNC_REG bit 
>> IOCSRM_AVEC_EN.
>> and set the default value of the MISC_FUNC_REG bit IOCSRM_AVEC_EN.
>>
>> [1]:https://github.com/torvalds/linux/blob/master/drivers/irqchip/irq-loongarch-avec.c 
>>
>>
>> Signed-off-by: Song Gao <gaosong@loongson.cn>
>> ---
>>   hw/loongarch/virt.c         |  4 ++++
>>   include/hw/loongarch/virt.h | 20 ++++++++++++++++++++
>>   target/loongarch/cpu.h      | 21 ---------------------
>>   3 files changed, 24 insertions(+), 21 deletions(-)
>>
>> diff --git a/hw/loongarch/virt.c b/hw/loongarch/virt.c
>> index b15ada2078..6a169d4824 100644
>> --- a/hw/loongarch/virt.c
>> +++ b/hw/loongarch/virt.c
>> @@ -574,6 +574,8 @@ static MemTxResult virt_iocsr_misc_read(void 
>> *opaque, hwaddr addr,
>>           break;
>>       case FEATURE_REG:
>>           ret = BIT(IOCSRF_MSI) | BIT(IOCSRF_EXTIOI) | 
>> BIT(IOCSRF_CSRIPI);
>> +        /*TODO: check bit IOCSRF_AVEC with virt_is_avec_enabled */
> Space needed with /*TODO.
> Does this patch pass with command scripts/checkpatch.pl?
Hmm,  I did . I think it is  the checkpatch.pl  missing.
>> +        ret |= BIT(IOCSRF_AVEC);
> Why is AVEC capability enabled always? If there is TODO, this patch 
> should not be the first one.
I will correct on v3 .
>>           if (kvm_enabled()) {
>>               ret |= BIT(IOCSRF_VM);
>>           }
>> @@ -603,6 +605,8 @@ static MemTxResult virt_iocsr_misc_read(void 
>> *opaque, hwaddr addr,
>>           if (features & BIT(EXTIOI_ENABLE_INT_ENCODE)) {
>>               ret |= BIT_ULL(IOCSRM_EXTIOI_INT_ENCODE);
>>           }
>> +        /* enable avec default */
>> +        ret |= BIT_ULL(IOCSRM_AVEC_EN);
>>           break;
>>       default:
>>           g_assert_not_reached();
>> diff --git a/include/hw/loongarch/virt.h b/include/hw/loongarch/virt.h
>> index 602feab0f0..cc6656619d 100644
>> --- a/include/hw/loongarch/virt.h
>> +++ b/include/hw/loongarch/virt.h
>> @@ -13,6 +13,26 @@
>>   #include "hw/block/flash.h"
>>   #include "hw/loongarch/boot.h"
>>   +#define IOCSRF_TEMP             0
>> +#define IOCSRF_NODECNT          1
>> +#define IOCSRF_MSI              2
>> +#define IOCSRF_EXTIOI           3
>> +#define IOCSRF_CSRIPI           4
>> +#define IOCSRF_FREQCSR          5
>> +#define IOCSRF_FREQSCALE        6
>> +#define IOCSRF_DVFSV1           7
>> +#define IOCSRF_GMOD             9
>> +#define IOCSRF_VM               11
>> +#define IOCSRF_AVEC             15
>> +
>> +#define VERSION_REG             0x0
>> +#define FEATURE_REG             0x8
>> +#define VENDOR_REG              0x10
>> +#define CPUNAME_REG             0x20
>> +#define MISC_FUNC_REG           0x420
>> +#define IOCSRM_EXTIOI_EN        48
>> +#define IOCSRM_EXTIOI_INT_ENCODE 49
>> +#define IOCSRM_AVEC_EN           51
> I suggest to split it into two patches, one is purely code moving 
> between header files, the other is actual code modification.
>
Got it,  i will split this patch.

thanks.
Song Gao
> Regards
> Bibo Mao
>
>>   #define LOONGARCH_MAX_CPUS      256
>>     #define VIRT_FWCFG_BASE         0x1e020000UL
>> diff --git a/target/loongarch/cpu.h b/target/loongarch/cpu.h
>> index 9538e8d61d..56fc4a1459 100644
>> --- a/target/loongarch/cpu.h
>> +++ b/target/loongarch/cpu.h
>> @@ -21,27 +21,6 @@
>>   #include "cpu-csr.h"
>>   #include "cpu-qom.h"
>>   -#define IOCSRF_TEMP             0
>> -#define IOCSRF_NODECNT          1
>> -#define IOCSRF_MSI              2
>> -#define IOCSRF_EXTIOI           3
>> -#define IOCSRF_CSRIPI           4
>> -#define IOCSRF_FREQCSR          5
>> -#define IOCSRF_FREQSCALE        6
>> -#define IOCSRF_DVFSV1           7
>> -#define IOCSRF_GMOD             9
>> -#define IOCSRF_VM               11
>> -
>> -#define VERSION_REG             0x0
>> -#define FEATURE_REG             0x8
>> -#define VENDOR_REG              0x10
>> -#define CPUNAME_REG             0x20
>> -#define MISC_FUNC_REG           0x420
>> -#define IOCSRM_EXTIOI_EN        48
>> -#define IOCSRM_EXTIOI_INT_ENCODE 49
>> -
>> -#define IOCSR_MEM_SIZE          0x428
>> -
>>   #define FCSR0_M1    0x1f         /* FCSR1 mask, Enables */
>>   #define FCSR0_M2    0x1f1f0000   /* FCSR2 mask, Cause and Flags */
>>   #define FCSR0_M3    0x300        /* FCSR3 mask, Round Mode */
>>


