# systemverilog-fundamentals
Practical SystemVerilog and Verilog code repository showcasing foundational learning and early experimentation.

**Author:** Russel Sofia

## Overview

1. Digital Design with SystemVerilog HDL (in-progress)
2. Verilog Lint Essentials for RTL Design Engineer (in-progress)
3. Verification Series Part 1 to 8 (planned)
4. Communication Series Part 1 and 2 (planned)
5. FPGA Timings Part 1: Static Timing Analysis (STA) and Part 2: Clock Domain Crossing (CDC) (planned)
6. Building SDRAM Controller in Verilog from Scratch (planned)
7. PyUVM Series Part 1 to 4 (planned)

---

## 1. Digital Design with SystemVerilog HDL

- Implementation of basic Digital Circuits:
  1. Arithmetic Digital Blocks: Adders, Subtractors, Multipliers, Dividers, and Square Root
  2. Digital Building Blocks: Priority Encoder, ALU, Registers, Counters
  3. Finite State Machines (FSMs): Moore and Mealy bit sequence detector
  4. Algorithm: Fibonnaci Number Generator
- Implementation of CDCs:
  1. CDC Synchronizers: 2-stage FF, Toggle, Pulse, Recirculating Mux, Handshake Synchronizer, Asynchronous FIFO
- Implementation of Bus and Interface protocols:
  1. Bus Matrix AXI: full and AXI-lite bus matrix controller
  2. Peripheral Protocols: SPI, I2C and UART
- Implementation of Advanced Digital Circuits:
  1. Pipeline components: Basic pipeline stage, hazard detection, stall mechanism
  2. Out-of-order execution concepts (simplified reorder buffer or scheduler)
  3. Cache controller and simple ECC memory module
  4. Clock, Reset, and Power domain handling: Clock gating, power gating, reset synchronization

## 2. Verilog Lint Essentials for RTL Design Engineer

- Lint Rules: Reset, Clock, Assignment, Naming, Loop, Function & Task, Case, Combinational Logic, Structural Modeling, Multiple Drivers, Code Hygine, Synthesis

## 3. Verification Series

- Verification Series Part 1: SystemVerilog Essentials
- Verification Series Part 2: Hands-On SystemVerilog Projects  
- Verification Series Part 3: UVM Essentials  
- Verification Series Part 4: UVM Projects  
- Verification Series Part 5: UVM RAL Essentials  
- Verification Series Part 6: SystemVerilog Essentials  
- Verification Series Part 7: SystemVerilog Essentials
- Verification Series Part 8: Code Coverage with Vivado 2024.1

## 4. Communication Series in Verilog

- Part 1: UART, SPI and I2C
- Part 2: AMBA APB
- Part 3: AMBA AXI

## 5. FPGA Timings with Vivado 2024

- Part 1: Static Timing Analysis (STA)  
- Part 2: Clock Domain Crossing (CDC)

## 6. Building SDRAM Controller in Verilog from Scratch

## 7. PyUVM Series

- Part 1 : Python Fundamentals
- Part 2 : COCOTB fundamentals
- Part 3 : Python OOPS fundamentals
- Part 4 : Python OOPS verification env projects

---

### Extra Resources
1. RTL Design
- [RTL Design Tutorial](https://hdlbits.01xz.net/wiki/Problem_sets)
- [RTL Design Interview Practice](https://quicksilicon.in/)
2. Verification
- [ChipVerify UVM Tutorials](https://www.chipverify.com/tutorials/uvm)
- [Cracking Digital VLSI Verification Interview: Interview Success](https://www.amazon.com/Cracking-Digital-VLSI-Verification-Interview/dp/1519089864)
