/**
 *
 * @file TIMER_RegisterDefines_Control_32_SYNC.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 6 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 6 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERDEFINES_TIMER_REGISTERDEFINES_CONTROL_32_TIMER_REGISTERDEFINES_CONTROL_32_SYNC_H_
#define XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERDEFINES_TIMER_REGISTERDEFINES_CONTROL_32_TIMER_REGISTERDEFINES_CONTROL_32_SYNC_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
************************************ 5 SYNC *********************************************
******************************************************************************************/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCT0_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_R_SYNCT0_BIT    (0UL)
#define GPTM_CTL_SYNC_R_SYNCT0_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCT0_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_R_SYNCT0_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_R_SYNCT0_BOTH    ((uint32_t) 0x00000003UL)

#define GPTM_CTL_SYNC_SYNCT0_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCT0_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCT0_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCT0_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCT0_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCT1_MASK    ((uint32_t) 0x0000000CUL)
#define GPTM_CTL_SYNC_R_SYNCT1_BIT    (2UL)
#define GPTM_CTL_SYNC_R_SYNCT1_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCT1_TA    ((uint32_t) 0x00000004UL)
#define GPTM_CTL_SYNC_R_SYNCT1_TB    ((uint32_t) 0x00000008UL)
#define GPTM_CTL_SYNC_R_SYNCT1_BOTH    ((uint32_t) 0x0000000CUL)

#define GPTM_CTL_SYNC_SYNCT1_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCT1_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCT1_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCT1_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCT1_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCT2_MASK    ((uint32_t) 0x00000030UL)
#define GPTM_CTL_SYNC_R_SYNCT2_BIT    (4UL)
#define GPTM_CTL_SYNC_R_SYNCT2_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCT2_TA    ((uint32_t) 0x00000010UL)
#define GPTM_CTL_SYNC_R_SYNCT2_TB    ((uint32_t) 0x00000020UL)
#define GPTM_CTL_SYNC_R_SYNCT2_BOTH    ((uint32_t) 0x00000030UL)

#define GPTM_CTL_SYNC_SYNCT2_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCT2_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCT2_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCT2_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCT2_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCT3_MASK    ((uint32_t) 0x000000C0UL)
#define GPTM_CTL_SYNC_R_SYNCT3_BIT    (6UL)
#define GPTM_CTL_SYNC_R_SYNCT3_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCT3_TA    ((uint32_t) 0x00000040UL)
#define GPTM_CTL_SYNC_R_SYNCT3_TB    ((uint32_t) 0x00000080UL)
#define GPTM_CTL_SYNC_R_SYNCT3_BOTH    ((uint32_t) 0x000000C0UL)

#define GPTM_CTL_SYNC_SYNCT3_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCT3_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCT3_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCT3_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCT3_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCT4_MASK    ((uint32_t) 0x00000300UL)
#define GPTM_CTL_SYNC_R_SYNCT4_BIT    (8UL)
#define GPTM_CTL_SYNC_R_SYNCT4_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCT4_TA    ((uint32_t) 0x00000100UL)
#define GPTM_CTL_SYNC_R_SYNCT4_TB    ((uint32_t) 0x00000200UL)
#define GPTM_CTL_SYNC_R_SYNCT4_BOTH    ((uint32_t) 0x00000300UL)

#define GPTM_CTL_SYNC_SYNCT4_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCT4_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCT4_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCT4_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCT4_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCT5_MASK    ((uint32_t) 0x00000C00UL)
#define GPTM_CTL_SYNC_R_SYNCT5_BIT    (10UL)
#define GPTM_CTL_SYNC_R_SYNCT5_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCT5_TA    ((uint32_t) 0x00000400UL)
#define GPTM_CTL_SYNC_R_SYNCT5_TB    ((uint32_t) 0x00000800UL)
#define GPTM_CTL_SYNC_R_SYNCT5_BOTH    ((uint32_t) 0x00000C00UL)

#define GPTM_CTL_SYNC_SYNCT5_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCT5_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCT5_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCT5_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCT5_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCWT0_MASK    ((uint32_t) 0x00003000UL)
#define GPTM_CTL_SYNC_R_SYNCWT0_BIT    (12UL)
#define GPTM_CTL_SYNC_R_SYNCWT0_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCWT0_TA    ((uint32_t) 0x00001000UL)
#define GPTM_CTL_SYNC_R_SYNCWT0_TB    ((uint32_t) 0x00002000UL)
#define GPTM_CTL_SYNC_R_SYNCWT0_BOTH    ((uint32_t) 0x00003000UL)

#define GPTM_CTL_SYNC_SYNCWT0_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCWT0_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCWT0_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCWT0_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCWT0_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCWT1_MASK    ((uint32_t) 0x0000C000UL)
#define GPTM_CTL_SYNC_R_SYNCWT1_BIT    (14UL)
#define GPTM_CTL_SYNC_R_SYNCWT1_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCWT1_TA    ((uint32_t) 0x00004000UL)
#define GPTM_CTL_SYNC_R_SYNCWT1_TB    ((uint32_t) 0x00008000UL)
#define GPTM_CTL_SYNC_R_SYNCWT1_BOTH    ((uint32_t) 0x0000C000UL)

#define GPTM_CTL_SYNC_SYNCWT1_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCWT1_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCWT1_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCWT1_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCWT1_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCWT2_MASK    ((uint32_t) 0x00030000UL)
#define GPTM_CTL_SYNC_R_SYNCWT2_BIT    (16UL)
#define GPTM_CTL_SYNC_R_SYNCWT2_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCWT2_TA    ((uint32_t) 0x00010000UL)
#define GPTM_CTL_SYNC_R_SYNCWT2_TB    ((uint32_t) 0x00020000UL)
#define GPTM_CTL_SYNC_R_SYNCWT2_BOTH    ((uint32_t) 0x00030000UL)

#define GPTM_CTL_SYNC_SYNCWT2_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCWT2_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCWT2_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCWT2_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCWT2_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCWT3_MASK    ((uint32_t) 0x000C0000UL)
#define GPTM_CTL_SYNC_R_SYNCWT3_BIT    (18UL)
#define GPTM_CTL_SYNC_R_SYNCWT3_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCWT3_TA    ((uint32_t) 0x00040000UL)
#define GPTM_CTL_SYNC_R_SYNCWT3_TB    ((uint32_t) 0x00080000UL)
#define GPTM_CTL_SYNC_R_SYNCWT3_BOTH    ((uint32_t) 0x000C0000UL)

#define GPTM_CTL_SYNC_SYNCWT3_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCWT3_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCWT3_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCWT3_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCWT3_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCWT4_MASK    ((uint32_t) 0x0030000UL)
#define GPTM_CTL_SYNC_R_SYNCWT4_BIT    (20UL)
#define GPTM_CTL_SYNC_R_SYNCWT4_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCWT4_TA    ((uint32_t) 0x00100000UL)
#define GPTM_CTL_SYNC_R_SYNCWT4_TB    ((uint32_t) 0x00200000UL)
#define GPTM_CTL_SYNC_R_SYNCWT4_BOTH    ((uint32_t) 0x00300000UL)

#define GPTM_CTL_SYNC_SYNCWT4_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCWT4_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCWT4_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCWT4_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCWT4_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

/*----------*/
#define GPTM_CTL_SYNC_R_SYNCWT5_MASK    ((uint32_t) 0x00C00000UL)
#define GPTM_CTL_SYNC_R_SYNCWT5_BIT    (22UL)
#define GPTM_CTL_SYNC_R_SYNCWT5_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_R_SYNCWT5_TA    ((uint32_t) 0x00400000UL)
#define GPTM_CTL_SYNC_R_SYNCWT5_TB    ((uint32_t) 0x00800000UL)
#define GPTM_CTL_SYNC_R_SYNCWT5_BOTH    ((uint32_t) 0x00C00000UL)

#define GPTM_CTL_SYNC_SYNCWT5_MASK    ((uint32_t) 0x00000003UL)
#define GPTM_CTL_SYNC_SYNCWT5_NA    ((uint32_t) 0x00000000UL)
#define GPTM_CTL_SYNC_SYNCWT5_TA    ((uint32_t) 0x00000001UL)
#define GPTM_CTL_SYNC_SYNCWT5_TB    ((uint32_t) 0x00000002UL)
#define GPTM_CTL_SYNC_SYNCWT5_BOTH    ((uint32_t) 0x00000003UL)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_TIMER_TIMER_PERIPHERAL_TIMER_REGISTER_TIMER_REGISTERDEFINES_TIMER_REGISTERDEFINES_CONTROL_32_TIMER_REGISTERDEFINES_CONTROL_32_SYNC_H_ */
