Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 19:49:41 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (52.67,15.36)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0393      1.0500    0.0874      0.0874 r    (52.42,15.36)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0092
  U300/I (INVD1BWP16P90CPD)                                                                               0.0393      1.0700    0.0005      0.0879 r    (51.57,16.67)
  U300/ZN (INVD1BWP16P90CPD)                                                                              0.0446      1.0500    0.0429      0.1308 f    (51.64,16.68)
  n392 (net)                                                                           8      0.0094
  U270/A2 (NR2D1BWP16P90CPD)                                                                              0.0447      1.0700    0.0003      0.1311 f    (50.21,15.85)
  U270/ZN (NR2D1BWP16P90CPD)                                                                              0.0229      1.0500    0.0263      0.1575 r    (50.33,15.85)
  n219 (net)                                                                           3      0.0025
  U271/B1 (IND2D1BWP16P90CPD)                                                                             0.0229      1.0700    0.0002      0.1577 r    (49.01,14.06)
  U271/ZN (IND2D1BWP16P90CPD)                                                                             0.0613      1.0500    0.0481      0.2058 f    (49.04,14.06)
  n217 (net)                                                                           7      0.0070
  U272/B1 (IND2D1BWP16P90CPD)                                                                             0.0611      1.0700    0.0003      0.2061 f    (51.55,14.04)
  U272/ZN (IND2D1BWP16P90CPD)                                                                             0.0226      1.0500    0.0249      0.2310 r    (51.58,14.04)
  n141 (net)                                                                           2      0.0021
  U279/A3 (NR3SKPBD1BWP16P90CPD)                                                                          0.0226      1.0700    0.0001      0.2311 r    (52.15,13.94)
  U279/ZN (NR3SKPBD1BWP16P90CPD)                                                                          0.0220      1.0500    0.0232      0.2543 f    (52.30,13.92)
  n143 (net)                                                                           1      0.0013
  U274/B (IAO21D1BWP16P90CPD)                                                                             0.0220      1.0700    0.0001      0.2544 f    (55.69,12.18)
  U274/ZN (IAO21D1BWP16P90CPD)                                                                            0.0276      1.0500    0.0254      0.2798 r    (55.70,12.24)
  n146 (net)                                                                           4      0.0029
  U273/B (OA21D1BWP16P90CPD)                                                                              0.0276      1.0700    0.0001      0.2799 r    (55.63,12.24)
  U273/Z (OA21D1BWP16P90CPD)                                                                              0.0100      1.0500    0.0291      0.3090 r    (55.76,12.24)
  n464 (net)                                                                           1      0.0014
  U304/B (AOI21D2BWP16P90CPDULVT)                                                                         0.0100      1.0700    0.0001      0.3090 r    (57.06,12.18)
  U304/ZN (AOI21D2BWP16P90CPDULVT)                                                                        0.0081      1.0500    0.0052      0.3143 f    (56.89,12.22)
  n479 (net)                                                                           1      0.0007
  U278/A2 (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0081      1.0700    0.0000      0.3143 f    (56.90,11.93)
  U278/ZN (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0088      1.0500    0.0082      0.3225 r    (57.01,11.93)
  n256 (net)                                                                           1      0.0008
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0088      1.0700    0.0001      0.3226 r    (56.66,10.82)     s, n
  data arrival time                                                                                                                         0.3226

  clock clock (fall edge)                                                                                                       0.5930      0.5930
  clock network delay (ideal)                                                                                                   0.0000      0.5930
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5930 f    (58.70,10.79)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5630
  duty cycle clock jitter                                                                                                      -0.0090      0.5540
  library setup time                                                                                                  1.0000   -0.0054      0.5486
  data required time                                                                                                                        0.5485
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5485
  data arrival time                                                                                                                        -0.3226
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2260



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0100      1.0500    0.0057      0.5057 f    (61.75,13.65)
  tdi (net)                                                                            6      0.0062
  U535/I (BUFFD3BWP16P90CPD)                                                                              0.0100      1.0700    0.0008      0.5065 f    (59.11,16.60)
  U535/Z (BUFFD3BWP16P90CPD)                                                                              0.1322      1.0500    0.0965      0.6030 f    (59.33,16.60)
  dbg_datf_si[0] (net)                                                                 1      0.1005
  dbg_datf_si[0] (out)                                                                                    0.1322      1.0700    0.0113      0.6143 f    (61.75,16.05)
  data arrival time                                                                                                                         0.6143

  clock clock (rise edge)                                                                                                       1.1860      1.1860
  clock network delay (ideal)                                                                                                   0.0000      1.1860
  clock uncertainty                                                                                                            -0.0300      1.1560
  cycle clock jitter                                                                                                           -0.0070      1.1490
  output external delay                                                                                                        -0.5000      0.6490
  data required time                                                                                                                        0.6490
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6490
  data arrival time                                                                                                                        -0.6143
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0347



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_enable_reg (recovery check against falling-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  trstn (in)                                                                                              0.0082      1.0500    0.0040      0.5040 r    (61.75,11.49)
  trstn (net)                                                                          2      0.0043
  U289/I (BUFFD1BWP16P90CPD)                                                                              0.0082      1.0700    0.0009      0.5049 r    (46.42,13.06)
  U289/Z (BUFFD1BWP16P90CPD)                                                                              0.1057      1.0500    0.0721      0.5770 r    (46.57,13.06)
  n382 (net)                                                                          19      0.0299
  i_img2_jtag_tap_tdo_enable_reg/CDN (DFNCNQD4BWP16P90CPDULVT)                                            0.1060      1.0700    0.0028      0.5798 r    (61.92,13.36)     s, n
  data arrival time                                                                                                                         0.5798

  clock clock (fall edge)                                                                                                       0.5930      0.5930
  clock network delay (ideal)                                                                                                   0.0000      0.5930
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0400      0.9300    0.0000      0.5930 f    (63.03,13.39)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5630
  duty cycle clock jitter                                                                                                      -0.0090      0.5540
  library setup time                                                                                                  1.0000    0.0010      0.5550
  data required time                                                                                                                        0.5550
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5550
  data arrival time                                                                                                                        -0.5798
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0248



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5930      0.5930
  clock network delay (ideal)                                                                                                   0.0000      0.5930

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0400      1.0700    0.0000      0.5930 f    (58.70,10.79)     s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                                     0.0065      1.0500    0.0392      0.6322 r    (58.27,10.79)     s, n
  n407 (net)                                                                           1      0.0038
  U537/I (CKBD14BWP16P90CPDULVT)                                                                          0.0065      1.0700    0.0003      0.6325 r    (60.01,11.95)
  U537/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0216      1.0500    0.0217      0.6542 r    (60.92,11.95)
  tdo (net)                                                                            1      0.1001
  tdo (out)                                                                                               0.0224      1.0700    0.0057      0.6599 r    (61.75,11.97)
  data arrival time                                                                                                                         0.6599

  clock clock (rise edge)                                                                                                       1.1860      1.1860
  clock network delay (ideal)                                                                                                   0.0000      1.1860
  clock uncertainty                                                                                                            -0.0300      1.1560
  duty cycle clock jitter                                                                                                      -0.0090      1.1470
  output external delay                                                                                                        -0.5000      0.6470
  data required time                                                                                                                        0.6470
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6470
  data arrival time                                                                                                                        -0.6599
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0129


1
