// Seed: 2448015744
module module_0;
  logic [-1 : -1] id_1 = id_1;
  wire id_2;
  wire id_3;
  logic [1 : -1 'd0] id_4 = -1'b0;
  wire id_5;
  initial begin : LABEL_0
    $clog2(35);
    ;
    assert (1);
  end
  logic id_6;
  ;
  final $clog2(4);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output logic [7:0] id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7[-1'b0] = id_2;
  module_0 modCall_1 ();
endmodule
