// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=192, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE // -- Begin function _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2634[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE
.visible .entry _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE(
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5[32]
)
.reqntid 192, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<257>;
	.reg .b16 	%rs<195>;
	.reg .b32 	%r<3071>;
	.reg .f32 	%f<790>;
	.reg .b64 	%rd<256>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r263, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd17, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r264, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p4, %r264, 13919;
	@%p4 bra 	$L__BB0_164;
	bra.uni 	$L__BB0_1;
$L__BB0_164:                            // %L10
	ld.param.u64 	%rd18, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_5];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r265, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	mul.lo.s32 	%r5, %r4, 192;
	or.b32  	%r266, %r2, %r265;
	add.s32 	%r267, %r266, %r5;
	mul.wide.u32 	%rd24, %r267, 4;
	add.s64 	%rd5, %rd18, %rd24;
	mov.u32 	%r268, 1;
	st.global.u32 	[%rd5], %r268;
	and.b32  	%r6, %r265, 3;
	shr.u32 	%r7, %r265, 2;
	mul.lo.s32 	%r269, %r6, %r7;
	and.b32  	%r270, %r269, 7;
	cvt.rn.f32.s32 	%f205, %r270;
	mov.f32 	%f206, 0f40800000;
	div.approx.f32 	%f1, %f205, %f206;
	abs.f32 	%f788, %f1;
	setp.lt.f32 	%p5, %f788, 0f40000000;
	setp.gtu.f32 	%p256, %f788, 0f4B800000;
	mov.f32 	%f784, %f788;
	@%p5 bra 	$L__BB0_176;
// %bb.165:
	@%p256 bra 	$L__BB0_172;
	bra.uni 	$L__BB0_166;
$L__BB0_172:
	mov.b32 	%r153, %f788;
	and.b32  	%r271, %r153, 8388607;
	or.b32  	%r3054, %r271, 1065353216;
	mov.b32 	%f783, %r3054;
	add.s32 	%r272, %r153, -1073741824;
	and.b32  	%r3055, %r272, -8388608;
	setp.eq.s32 	%p12, %r3055, 0;
	@%p12 bra 	$L__BB0_175;
// %bb.173:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f216, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f215,%f216;
	// end inline asm
$L__BB0_174:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r273, %r3055, 192937984;
	add.s32 	%r274, %r3054, %r273;
	mov.b32 	%f217, %r274;
	mul.f32 	%f218, %f215, %f217;
	sub.f32 	%f219, %f217, %f218;
	fma.rn.f32 	%f220, %f219, %f215, %f218;
	sub.f32 	%f221, %f217, %f220;
	fma.rz.f32 	%f222, %f221, %f215, %f220;
	cvt.rzi.f32.f32 	%f223, %f222;
	sub.f32 	%f783, %f217, %f223;
	sub.s32 	%r3055, %r3055, %r273;
	mov.b32 	%r3054, %f783;
	setp.ne.s32 	%p13, %r3055, 0;
	setp.ne.s32 	%p14, %r3054, 0;
	and.pred  	%p15, %p13, %p14;
	@%p15 bra 	$L__BB0_174;
$L__BB0_175:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p16, %r153, 2139095039;
	selp.f32 	%f224, 0f7FFFFFFF, 0f4B800000, %p16;
	mul.f32 	%f225, %f783, 0f34000000;
	mul.f32 	%f784, %f224, %f225;
	bra.uni 	$L__BB0_176;
$L__BB0_166:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f207, 0f40000000;
	div.approx.f32 	%f208, %f788, %f207;
	cvt.rzi.f32.f32 	%f782, %f208;
	fma.rn.f32 	%f172, %f782, 0fC0000000, %f788;
	mov.b32 	%r152, %f172;
	setp.lt.u32 	%p7, %r152, 1073741824;
	@%p7 bra 	$L__BB0_171;
// %bb.167:
	setp.lt.u32 	%p8, %r152, -2147483647;
	@%p8 bra 	$L__BB0_169;
// %bb.168:
	add.f32 	%f213, %f782, 0fBF800000;
	setp.lt.f32 	%p11, %f172, 0fC0000000;
	add.f32 	%f214, %f213, 0fBF800000;
	selp.f32 	%f782, %f214, %f213, %p11;
	bra.uni 	$L__BB0_171;
$L__BB0_169:
	add.f32 	%f782, %f782, 0f3F800000;
	setp.ltu.f32 	%p9, %f172, 0f40800000;
	@%p9 bra 	$L__BB0_171;
// %bb.170:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f209, %f782, 0f3F800000;
	fma.rn.f32 	%f211, %f207, 0fC0400000, %f172;
	setp.ge.f32 	%p10, %f211, 0f00000000;
	add.f32 	%f212, %f209, 0f3F800000;
	selp.f32 	%f782, %f212, %f209, %p10;
$L__BB0_171:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f784, %f782, 0fC0000000, %f788;
$L__BB0_176:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f226, %f784;
	setp.gtu.f32 	%p17, %f226, 0f7F800000;
	mov.b32 	%r275, %f1;
	and.b32  	%r160, %r275, -2147483648;
	@%p17 bra 	$L__BB0_178;
// %bb.177:
	mov.b32 	%r276, %f784;
	or.b32  	%r277, %r160, %r276;
	mov.b32 	%f784, %r277;
$L__BB0_178:                            // %__nv_fmodf.exit
	add.f32 	%f227, %f784, %f784;
	mov.b32 	%r284, %f227;
	and.b32  	%r285, %r284, -2147483648;
	or.b32  	%r286, %r285, 1056964608;
	mov.b32 	%f228, %r286;
	add.f32 	%f229, %f227, %f228;
	cvt.rzi.f32.f32 	%f230, %f229;
	abs.f32 	%f231, %f227;
	setp.gt.f32 	%p18, %f231, 0f4B000000;
	selp.f32 	%f232, %f227, %f230, %p18;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p19, %f231, 0f3F000000;
	shl.b32 	%r163, %r265, 1;
	and.b32  	%r164, %r163, 2;
	mul.lo.s32 	%r292, %r164, %r7;
	cvt.rn.f32.s32 	%f259, %r292;
	mov.f32 	%f260, 0f41400000;
	div.approx.f32 	%f186, %f259, %f260;
	abs.f32 	%f734, %f186;
	setp.lt.f32 	%p25, %f734, 0f40000000;
	@%p25 bra 	$L__BB0_13;
// %bb.2:
	setp.gtu.f32 	%p26, %f734, 0f4B800000;
	@%p26 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_3;
$L__BB0_9:
	mov.b32 	%r9, %f734;
	and.b32  	%r293, %r9, 8388607;
	or.b32  	%r3002, %r293, 1065353216;
	mov.b32 	%f733, %r3002;
	add.s32 	%r294, %r9, -1073741824;
	and.b32  	%r3003, %r294, -8388608;
	setp.eq.s32 	%p32, %r3003, 0;
	@%p32 bra 	$L__BB0_12;
// %bb.10:                              // %__nv_fmaf_rn.exit4.i.i.i1991.preheader
	mov.f32 	%f270, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f269,%f270;
	// end inline asm
$L__BB0_11:                             // %__nv_fmaf_rn.exit4.i.i.i1991
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r295, %r3003, 192937984;
	add.s32 	%r296, %r3002, %r295;
	mov.b32 	%f271, %r296;
	mul.f32 	%f272, %f269, %f271;
	sub.f32 	%f273, %f271, %f272;
	fma.rn.f32 	%f274, %f273, %f269, %f272;
	sub.f32 	%f275, %f271, %f274;
	fma.rz.f32 	%f276, %f275, %f269, %f274;
	cvt.rzi.f32.f32 	%f277, %f276;
	sub.f32 	%f733, %f271, %f277;
	sub.s32 	%r3003, %r3003, %r295;
	mov.b32 	%r3002, %f733;
	setp.ne.s32 	%p33, %r3003, 0;
	setp.ne.s32 	%p34, %r3002, 0;
	and.pred  	%p35, %p33, %p34;
	@%p35 bra 	$L__BB0_11;
$L__BB0_12:                             // %__internal_fmodf_slowpath_mod.exit.i.i1993
	setp.gt.u32 	%p36, %r9, 2139095039;
	selp.f32 	%f278, 0f7FFFFFFF, 0f4B800000, %p36;
	mul.f32 	%f279, %f733, 0f34000000;
	mul.f32 	%f734, %f278, %f279;
	bra.uni 	$L__BB0_13;
$L__BB0_3:                              // %__nv_fast_fdividef.exit.i.i.i1970
	mov.f32 	%f261, 0f40000000;
	div.approx.f32 	%f262, %f734, %f261;
	cvt.rzi.f32.f32 	%f732, %f262;
	fma.rn.f32 	%f4, %f732, 0fC0000000, %f734;
	mov.b32 	%r8, %f4;
	setp.lt.u32 	%p27, %r8, 1073741824;
	@%p27 bra 	$L__BB0_8;
// %bb.4:
	setp.lt.u32 	%p28, %r8, -2147483647;
	@%p28 bra 	$L__BB0_6;
// %bb.5:
	add.f32 	%f267, %f732, 0fBF800000;
	setp.lt.f32 	%p31, %f4, 0fC0000000;
	add.f32 	%f268, %f267, 0fBF800000;
	selp.f32 	%f732, %f268, %f267, %p31;
	bra.uni 	$L__BB0_8;
$L__BB0_6:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p29, %f4, 0f40800000;
	@%p29 bra 	$L__BB0_8;
// %bb.7:                               // %__nv_fmaf_rn.exit.i.i.i1974
	add.f32 	%f263, %f732, 0f3F800000;
	fma.rn.f32 	%f265, %f261, 0fC0400000, %f4;
	setp.ge.f32 	%p30, %f265, 0f00000000;
	add.f32 	%f266, %f263, 0f3F800000;
	selp.f32 	%f732, %f266, %f263, %p30;
$L__BB0_8:                              // %__internal_fmodf_fastpath_quot.exit.i.i1977
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_13:                             // %__internal_fmodf_kernel.exit.i1996
	selp.f32 	%f234, %f233, %f232, %p19;
	or.b32  	%r165, %r164, 1;
	abs.f32 	%f280, %f734;
	setp.gtu.f32 	%p37, %f280, 0f7F800000;
	@%p37 bra 	$L__BB0_15;
// %bb.14:
	mov.b32 	%r297, %f186;
	and.b32  	%r298, %r297, -2147483648;
	mov.b32 	%r299, %f734;
	or.b32  	%r300, %r298, %r299;
	mov.b32 	%f734, %r300;
$L__BB0_15:                             // %__nv_fmodf.exit1997
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f784;
	mov.f32 	%f250, 0f00000000;
	add.f32 	%f282, %f734, %f734;
	mov.b32 	%r301, %f282;
	and.b32  	%r302, %r301, -2147483648;
	or.b32  	%r303, %r302, 1056964608;
	mov.b32 	%f283, %r303;
	add.f32 	%f284, %f282, %f283;
	cvt.rzi.f32.f32 	%f285, %f284;
	abs.f32 	%f286, %f282;
	setp.gt.f32 	%p38, %f286, 0f4B000000;
	selp.f32 	%f287, %f282, %f285, %p38;
	cvt.rzi.f32.f32 	%f288, %f282;
	setp.lt.f32 	%p39, %f286, 0f3F000000;
	selp.f32 	%f289, %f288, %f287, %p39;
	setp.eq.s32 	%p45, %r165, 3;
	mov.f32 	%f740, %f250;
	mov.f32 	%f741, %f250;
	@%p45 bra 	$L__BB0_31;
// %bb.16:                              // %L242
	mul.lo.s32 	%r309, %r165, %r7;
	mul.hi.u32 	%r310, %r309, -1431655765;
	shr.u32 	%r311, %r310, 4;
	mul.lo.s32 	%r312, %r311, 24;
	sub.s32 	%r313, %r309, %r312;
	cvt.rn.f32.s32 	%f311, %r313;
	div.approx.f32 	%f20, %f311, %f260;
	abs.f32 	%f738, %f20;
	setp.lt.f32 	%p46, %f738, 0f40000000;
	@%p46 bra 	$L__BB0_28;
// %bb.17:
	setp.gtu.f32 	%p47, %f738, 0f4B800000;
	@%p47 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_18;
$L__BB0_24:
	mov.b32 	%r17, %f738;
	and.b32  	%r314, %r17, 8388607;
	or.b32  	%r3004, %r314, 1065353216;
	mov.b32 	%f737, %r3004;
	add.s32 	%r315, %r17, -1073741824;
	and.b32  	%r3005, %r315, -8388608;
	setp.eq.s32 	%p53, %r3005, 0;
	@%p53 bra 	$L__BB0_27;
// %bb.25:                              // %__nv_fmaf_rn.exit4.i.i.i2022.preheader
	mov.f32 	%f322, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f321,%f322;
	// end inline asm
$L__BB0_26:                             // %__nv_fmaf_rn.exit4.i.i.i2022
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r316, %r3005, 192937984;
	add.s32 	%r317, %r3004, %r316;
	mov.b32 	%f323, %r317;
	mul.f32 	%f324, %f321, %f323;
	sub.f32 	%f325, %f323, %f324;
	fma.rn.f32 	%f326, %f325, %f321, %f324;
	sub.f32 	%f327, %f323, %f326;
	fma.rz.f32 	%f328, %f327, %f321, %f326;
	cvt.rzi.f32.f32 	%f329, %f328;
	sub.f32 	%f737, %f323, %f329;
	sub.s32 	%r3005, %r3005, %r316;
	mov.b32 	%r3004, %f737;
	setp.ne.s32 	%p54, %r3005, 0;
	setp.ne.s32 	%p55, %r3004, 0;
	and.pred  	%p56, %p54, %p55;
	@%p56 bra 	$L__BB0_26;
$L__BB0_27:                             // %__internal_fmodf_slowpath_mod.exit.i.i2024
	setp.gt.u32 	%p57, %r17, 2139095039;
	selp.f32 	%f330, 0f7FFFFFFF, 0f4B800000, %p57;
	mul.f32 	%f331, %f737, 0f34000000;
	mul.f32 	%f738, %f330, %f331;
	bra.uni 	$L__BB0_28;
$L__BB0_18:                             // %__nv_fast_fdividef.exit.i.i.i2001
	mov.f32 	%f313, 0f40000000;
	div.approx.f32 	%f314, %f738, %f313;
	cvt.rzi.f32.f32 	%f736, %f314;
	fma.rn.f32 	%f23, %f736, 0fC0000000, %f738;
	mov.b32 	%r16, %f23;
	setp.lt.u32 	%p48, %r16, 1073741824;
	@%p48 bra 	$L__BB0_23;
// %bb.19:
	setp.lt.u32 	%p49, %r16, -2147483647;
	@%p49 bra 	$L__BB0_21;
// %bb.20:
	add.f32 	%f319, %f736, 0fBF800000;
	setp.lt.f32 	%p52, %f23, 0fC0000000;
	add.f32 	%f320, %f319, 0fBF800000;
	selp.f32 	%f736, %f320, %f319, %p52;
	bra.uni 	$L__BB0_23;
$L__BB0_21:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p50, %f23, 0f40800000;
	@%p50 bra 	$L__BB0_23;
// %bb.22:                              // %__nv_fmaf_rn.exit.i.i.i2005
	add.f32 	%f315, %f736, 0f3F800000;
	fma.rn.f32 	%f317, %f313, 0fC0400000, %f23;
	setp.ge.f32 	%p51, %f317, 0f00000000;
	add.f32 	%f318, %f315, 0f3F800000;
	selp.f32 	%f736, %f318, %f315, %p51;
$L__BB0_23:                             // %__internal_fmodf_fastpath_quot.exit.i.i2008
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_28:                             // %__internal_fmodf_kernel.exit.i2027
	abs.f32 	%f332, %f738;
	setp.gtu.f32 	%p58, %f332, 0f7F800000;
	@%p58 bra 	$L__BB0_30;
// %bb.29:
	mov.b32 	%r318, %f20;
	and.b32  	%r319, %r318, -2147483648;
	mov.b32 	%r320, %f738;
	or.b32  	%r321, %r319, %r320;
	mov.b32 	%f738, %r321;
$L__BB0_30:                             // %__nv_fmodf.exit2028
	add.f32 	%f333, %f738, %f738;
	mov.b32 	%r322, %f333;
	and.b32  	%r323, %r322, -2147483648;
	or.b32  	%r324, %r323, 1056964608;
	mov.b32 	%f334, %r324;
	add.f32 	%f335, %f333, %f334;
	cvt.rzi.f32.f32 	%f336, %f335;
	abs.f32 	%f337, %f333;
	setp.gt.f32 	%p59, %f337, 0f4B000000;
	selp.f32 	%f338, %f333, %f336, %p59;
	cvt.rzi.f32.f32 	%f339, %f333;
	setp.lt.f32 	%p60, %f337, 0f3F000000;
	selp.f32 	%f340, %f339, %f338, %p60;
	cvt.rzi.s32.f32 	%r325, %f340;
	fma.rn.f32 	%f341, %f340, 0fBF000000, %f738;
	mul.f32 	%f342, %f341, %f341;
	fma.rn.f32 	%f343, %f342, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f344, %f342, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f345, %f343, %f342, 0fC0A55DF6;
	fma.rn.f32 	%f346, %f344, %f342, 0f4081E0CF;
	fma.rn.f32 	%f347, %f342, %f341, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f342, 0fC09DE9E6;
	fma.rn.f32 	%f349, %f345, %f347, 0f00000000;
	fma.rn.f32 	%f350, %f348, %f342, 0f3F800000;
	fma.rn.f32 	%f351, %f341, 0f40490FDB, %f349;
	and.b32  	%r326, %r325, 1;
	setp.eq.b32 	%p61, %r326, 1;
	selp.f32 	%f352, %f350, %f351, %p61;
	selp.f32 	%f353, %f351, %f350, %p61;
	and.b32  	%r327, %r325, 2;
	setp.eq.s32 	%p62, %r327, 0;
	neg.f32 	%f354, %f352;
	selp.f32 	%f355, %f352, %f354, %p62;
	add.s32 	%r328, %r325, 1;
	and.b32  	%r329, %r328, 2;
	setp.eq.s32 	%p63, %r329, 0;
	mov.f32 	%f356, 0f00000000;
	sub.f32 	%f357, %f356, %f353;
	selp.f32 	%f358, %f353, %f357, %p63;
	cvt.rzi.f32.f32 	%f359, %f738;
	setp.eq.f32 	%p64, %f359, %f738;
	mul.f32 	%f360, %f738, 0f00000000;
	selp.f32 	%f741, %f360, %f355, %p64;
	abs.f32 	%f361, %f738;
	setp.gt.f32 	%p65, %f361, 0f4B800000;
	add.f32 	%f362, %f741, 0f3F800000;
	selp.f32 	%f740, %f362, %f358, %p65;
$L__BB0_31:                             // %L276
	mul.f32 	%f236, %f235, %f235;
	fma.rn.f32 	%f290, %f289, 0fBF000000, %f734;
	and.b32  	%r26, %r7, 3;
	setp.eq.s32 	%p66, %r26, 3;
	mov.f32 	%f731, 0f3FC00000;
	mov.f32 	%f746, %f250;
	mov.f32 	%f755, %f250;
	@%p66 bra 	$L__BB0_47;
// %bb.32:                              // %L314
	mul.lo.s32 	%r336, %r164, %r26;
	cvt.u16.u32 	%rs9, %r336;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 9;
	mul.lo.s16 	%rs12, %rs11, 3;
	sub.s16 	%rs13, %rs9, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f364, %rs14;
	div.approx.f32 	%f41, %f364, %f731;
	abs.f32 	%f744, %f41;
	setp.lt.f32 	%p67, %f744, 0f40000000;
	@%p67 bra 	$L__BB0_44;
// %bb.33:
	setp.gtu.f32 	%p68, %f744, 0f4B800000;
	@%p68 bra 	$L__BB0_40;
	bra.uni 	$L__BB0_34;
$L__BB0_40:
	mov.b32 	%r28, %f744;
	and.b32  	%r337, %r28, 8388607;
	or.b32  	%r3006, %r337, 1065353216;
	mov.b32 	%f743, %r3006;
	add.s32 	%r338, %r28, -1073741824;
	and.b32  	%r3007, %r338, -8388608;
	setp.eq.s32 	%p74, %r3007, 0;
	@%p74 bra 	$L__BB0_43;
// %bb.41:                              // %__nv_fmaf_rn.exit4.i.i.i2053.preheader
	mov.f32 	%f375, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f374,%f375;
	// end inline asm
$L__BB0_42:                             // %__nv_fmaf_rn.exit4.i.i.i2053
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r339, %r3007, 192937984;
	add.s32 	%r340, %r3006, %r339;
	mov.b32 	%f376, %r340;
	mul.f32 	%f377, %f374, %f376;
	sub.f32 	%f378, %f376, %f377;
	fma.rn.f32 	%f379, %f378, %f374, %f377;
	sub.f32 	%f380, %f376, %f379;
	fma.rz.f32 	%f381, %f380, %f374, %f379;
	cvt.rzi.f32.f32 	%f382, %f381;
	sub.f32 	%f743, %f376, %f382;
	sub.s32 	%r3007, %r3007, %r339;
	mov.b32 	%r3006, %f743;
	setp.ne.s32 	%p75, %r3007, 0;
	setp.ne.s32 	%p76, %r3006, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_42;
$L__BB0_43:                             // %__internal_fmodf_slowpath_mod.exit.i.i2055
	setp.gt.u32 	%p78, %r28, 2139095039;
	selp.f32 	%f383, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f384, %f743, 0f34000000;
	mul.f32 	%f744, %f383, %f384;
	bra.uni 	$L__BB0_44;
$L__BB0_34:                             // %__nv_fast_fdividef.exit.i.i.i2032
	mov.f32 	%f366, 0f40000000;
	div.approx.f32 	%f367, %f744, %f366;
	cvt.rzi.f32.f32 	%f742, %f367;
	fma.rn.f32 	%f44, %f742, 0fC0000000, %f744;
	mov.b32 	%r27, %f44;
	setp.lt.u32 	%p69, %r27, 1073741824;
	@%p69 bra 	$L__BB0_39;
// %bb.35:
	setp.lt.u32 	%p70, %r27, -2147483647;
	@%p70 bra 	$L__BB0_37;
// %bb.36:
	add.f32 	%f372, %f742, 0fBF800000;
	setp.lt.f32 	%p73, %f44, 0fC0000000;
	add.f32 	%f373, %f372, 0fBF800000;
	selp.f32 	%f742, %f373, %f372, %p73;
	bra.uni 	$L__BB0_39;
$L__BB0_37:
	add.f32 	%f742, %f742, 0f3F800000;
	setp.ltu.f32 	%p71, %f44, 0f40800000;
	@%p71 bra 	$L__BB0_39;
// %bb.38:                              // %__nv_fmaf_rn.exit.i.i.i2036
	add.f32 	%f368, %f742, 0f3F800000;
	fma.rn.f32 	%f370, %f366, 0fC0400000, %f44;
	setp.ge.f32 	%p72, %f370, 0f00000000;
	add.f32 	%f371, %f368, 0f3F800000;
	selp.f32 	%f742, %f371, %f368, %p72;
$L__BB0_39:                             // %__internal_fmodf_fastpath_quot.exit.i.i2039
	fma.rn.f32 	%f744, %f742, 0fC0000000, %f744;
$L__BB0_44:                             // %__internal_fmodf_kernel.exit.i2058
	abs.f32 	%f385, %f744;
	setp.gtu.f32 	%p79, %f385, 0f7F800000;
	@%p79 bra 	$L__BB0_46;
// %bb.45:
	mov.b32 	%r341, %f41;
	and.b32  	%r342, %r341, -2147483648;
	mov.b32 	%r343, %f744;
	or.b32  	%r344, %r342, %r343;
	mov.b32 	%f744, %r344;
$L__BB0_46:                             // %__nv_fmodf.exit2059
	add.f32 	%f386, %f744, %f744;
	mov.b32 	%r345, %f386;
	and.b32  	%r346, %r345, -2147483648;
	or.b32  	%r347, %r346, 1056964608;
	mov.b32 	%f387, %r347;
	add.f32 	%f388, %f386, %f387;
	cvt.rzi.f32.f32 	%f389, %f388;
	abs.f32 	%f390, %f386;
	setp.gt.f32 	%p80, %f390, 0f4B000000;
	selp.f32 	%f391, %f386, %f389, %p80;
	cvt.rzi.f32.f32 	%f392, %f386;
	setp.lt.f32 	%p81, %f390, 0f3F000000;
	selp.f32 	%f393, %f392, %f391, %p81;
	cvt.rzi.s32.f32 	%r348, %f393;
	fma.rn.f32 	%f394, %f393, 0fBF000000, %f744;
	mul.f32 	%f395, %f394, %f394;
	fma.rn.f32 	%f396, %f395, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f397, %f395, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f398, %f396, %f395, 0fC0A55DF6;
	fma.rn.f32 	%f399, %f397, %f395, 0f4081E0CF;
	fma.rn.f32 	%f400, %f395, %f394, 0f00000000;
	fma.rn.f32 	%f401, %f399, %f395, 0fC09DE9E6;
	fma.rn.f32 	%f402, %f398, %f400, 0f00000000;
	fma.rn.f32 	%f403, %f401, %f395, 0f3F800000;
	fma.rn.f32 	%f404, %f394, 0f40490FDB, %f402;
	and.b32  	%r349, %r348, 1;
	setp.eq.b32 	%p82, %r349, 1;
	selp.f32 	%f405, %f403, %f404, %p82;
	selp.f32 	%f406, %f404, %f403, %p82;
	and.b32  	%r350, %r348, 2;
	setp.eq.s32 	%p83, %r350, 0;
	neg.f32 	%f407, %f405;
	selp.f32 	%f408, %f405, %f407, %p83;
	add.s32 	%r351, %r348, 1;
	and.b32  	%r352, %r351, 2;
	setp.eq.s32 	%p84, %r352, 0;
	mov.f32 	%f409, 0f00000000;
	sub.f32 	%f410, %f409, %f406;
	selp.f32 	%f411, %f406, %f410, %p84;
	cvt.rzi.f32.f32 	%f412, %f744;
	setp.eq.f32 	%p85, %f412, %f744;
	mul.f32 	%f413, %f744, 0f00000000;
	selp.f32 	%f755, %f413, %f408, %p85;
	abs.f32 	%f414, %f744;
	setp.gt.f32 	%p86, %f414, 0f4B800000;
	add.f32 	%f415, %f755, 0f3F800000;
	selp.f32 	%f746, %f415, %f411, %p86;
$L__BB0_47:                             // %L348
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f291, %f290, %f290;
	or.pred  	%p89, %p45, %p66;
	mov.f32 	%f752, %f250;
	mov.f32 	%f757, %f250;
	@%p89 bra 	$L__BB0_63;
// %bb.48:                              // %L356
	mul.lo.s32 	%r353, %r165, %r26;
	mul.hi.u32 	%r354, %r353, -1431655765;
	shr.u32 	%r355, %r354, 1;
	mul.lo.s32 	%r356, %r355, 3;
	sub.s32 	%r357, %r353, %r356;
	cvt.rn.f32.s32 	%f417, %r357;
	div.approx.f32 	%f62, %f417, %f731;
	abs.f32 	%f750, %f62;
	setp.lt.f32 	%p90, %f750, 0f40000000;
	@%p90 bra 	$L__BB0_60;
// %bb.49:
	setp.gtu.f32 	%p91, %f750, 0f4B800000;
	@%p91 bra 	$L__BB0_56;
	bra.uni 	$L__BB0_50;
$L__BB0_56:
	mov.b32 	%r36, %f750;
	and.b32  	%r358, %r36, 8388607;
	or.b32  	%r3008, %r358, 1065353216;
	mov.b32 	%f749, %r3008;
	add.s32 	%r359, %r36, -1073741824;
	and.b32  	%r3009, %r359, -8388608;
	setp.eq.s32 	%p97, %r3009, 0;
	@%p97 bra 	$L__BB0_59;
// %bb.57:                              // %__nv_fmaf_rn.exit4.i.i.i2084.preheader
	mov.f32 	%f428, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f427,%f428;
	// end inline asm
$L__BB0_58:                             // %__nv_fmaf_rn.exit4.i.i.i2084
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r360, %r3009, 192937984;
	add.s32 	%r361, %r3008, %r360;
	mov.b32 	%f429, %r361;
	mul.f32 	%f430, %f427, %f429;
	sub.f32 	%f431, %f429, %f430;
	fma.rn.f32 	%f432, %f431, %f427, %f430;
	sub.f32 	%f433, %f429, %f432;
	fma.rz.f32 	%f434, %f433, %f427, %f432;
	cvt.rzi.f32.f32 	%f435, %f434;
	sub.f32 	%f749, %f429, %f435;
	sub.s32 	%r3009, %r3009, %r360;
	mov.b32 	%r3008, %f749;
	setp.ne.s32 	%p98, %r3009, 0;
	setp.ne.s32 	%p99, %r3008, 0;
	and.pred  	%p100, %p98, %p99;
	@%p100 bra 	$L__BB0_58;
$L__BB0_59:                             // %__internal_fmodf_slowpath_mod.exit.i.i2086
	setp.gt.u32 	%p101, %r36, 2139095039;
	selp.f32 	%f436, 0f7FFFFFFF, 0f4B800000, %p101;
	mul.f32 	%f437, %f749, 0f34000000;
	mul.f32 	%f750, %f436, %f437;
	bra.uni 	$L__BB0_60;
$L__BB0_50:                             // %__nv_fast_fdividef.exit.i.i.i2063
	mov.f32 	%f419, 0f40000000;
	div.approx.f32 	%f420, %f750, %f419;
	cvt.rzi.f32.f32 	%f748, %f420;
	fma.rn.f32 	%f65, %f748, 0fC0000000, %f750;
	mov.b32 	%r35, %f65;
	setp.lt.u32 	%p92, %r35, 1073741824;
	@%p92 bra 	$L__BB0_55;
// %bb.51:
	setp.lt.u32 	%p93, %r35, -2147483647;
	@%p93 bra 	$L__BB0_53;
// %bb.52:
	add.f32 	%f425, %f748, 0fBF800000;
	setp.lt.f32 	%p96, %f65, 0fC0000000;
	add.f32 	%f426, %f425, 0fBF800000;
	selp.f32 	%f748, %f426, %f425, %p96;
	bra.uni 	$L__BB0_55;
$L__BB0_53:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p94, %f65, 0f40800000;
	@%p94 bra 	$L__BB0_55;
// %bb.54:                              // %__nv_fmaf_rn.exit.i.i.i2067
	add.f32 	%f421, %f748, 0f3F800000;
	fma.rn.f32 	%f423, %f419, 0fC0400000, %f65;
	setp.ge.f32 	%p95, %f423, 0f00000000;
	add.f32 	%f424, %f421, 0f3F800000;
	selp.f32 	%f748, %f424, %f421, %p95;
$L__BB0_55:                             // %__internal_fmodf_fastpath_quot.exit.i.i2070
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_60:                             // %__internal_fmodf_kernel.exit.i2089
	abs.f32 	%f438, %f750;
	setp.gtu.f32 	%p102, %f438, 0f7F800000;
	@%p102 bra 	$L__BB0_62;
// %bb.61:
	mov.b32 	%r362, %f62;
	and.b32  	%r363, %r362, -2147483648;
	mov.b32 	%r364, %f750;
	or.b32  	%r365, %r363, %r364;
	mov.b32 	%f750, %r365;
$L__BB0_62:                             // %__nv_fmodf.exit2090
	add.f32 	%f439, %f750, %f750;
	mov.b32 	%r366, %f439;
	and.b32  	%r367, %r366, -2147483648;
	or.b32  	%r368, %r367, 1056964608;
	mov.b32 	%f440, %r368;
	add.f32 	%f441, %f439, %f440;
	cvt.rzi.f32.f32 	%f442, %f441;
	abs.f32 	%f443, %f439;
	setp.gt.f32 	%p103, %f443, 0f4B000000;
	selp.f32 	%f444, %f439, %f442, %p103;
	cvt.rzi.f32.f32 	%f445, %f439;
	setp.lt.f32 	%p104, %f443, 0f3F000000;
	selp.f32 	%f446, %f445, %f444, %p104;
	cvt.rzi.s32.f32 	%r369, %f446;
	fma.rn.f32 	%f447, %f446, 0fBF000000, %f750;
	mul.f32 	%f448, %f447, %f447;
	fma.rn.f32 	%f449, %f448, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f450, %f448, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f451, %f449, %f448, 0fC0A55DF6;
	fma.rn.f32 	%f452, %f450, %f448, 0f4081E0CF;
	fma.rn.f32 	%f453, %f448, %f447, 0f00000000;
	fma.rn.f32 	%f454, %f452, %f448, 0fC09DE9E6;
	fma.rn.f32 	%f455, %f451, %f453, 0f00000000;
	fma.rn.f32 	%f456, %f454, %f448, 0f3F800000;
	fma.rn.f32 	%f457, %f447, 0f40490FDB, %f455;
	and.b32  	%r370, %r369, 1;
	setp.eq.b32 	%p105, %r370, 1;
	selp.f32 	%f458, %f456, %f457, %p105;
	selp.f32 	%f459, %f457, %f456, %p105;
	and.b32  	%r371, %r369, 2;
	setp.eq.s32 	%p106, %r371, 0;
	neg.f32 	%f460, %f458;
	selp.f32 	%f461, %f458, %f460, %p106;
	add.s32 	%r372, %r369, 1;
	and.b32  	%r373, %r372, 2;
	setp.eq.s32 	%p107, %r373, 0;
	mov.f32 	%f462, 0f00000000;
	sub.f32 	%f463, %f462, %f459;
	selp.f32 	%f464, %f459, %f463, %p107;
	cvt.rzi.f32.f32 	%f465, %f750;
	setp.eq.f32 	%p108, %f465, %f750;
	mul.f32 	%f466, %f750, 0f00000000;
	selp.f32 	%f757, %f466, %f461, %p108;
	abs.f32 	%f467, %f750;
	setp.gt.f32 	%p109, %f467, 0f4B800000;
	add.f32 	%f468, %f757, 0f3F800000;
	selp.f32 	%f752, %f468, %f464, %p109;
$L__BB0_63:                             // %L390
	cvt.rzi.s32.f32 	%r287, %f234;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	fma.rn.f32 	%f292, %f291, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f293, %f291, 0f3E684E12, 0fBFAAD2E0;
	and.b32  	%r43, %r265, 2;
	setp.eq.s32 	%p110, %r43, 0;
	mov.f32 	%f754, %f746;
	mov.f32 	%f756, %f752;
	@%p110 bra 	$L__BB0_65;
// %bb.64:                              // %L399
	neg.f32 	%f756, %f757;
	neg.f32 	%f754, %f755;
	mov.f32 	%f755, %f746;
	mov.f32 	%f757, %f752;
$L__BB0_65:                             // %L401
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r288, %r287, 1;
	cvt.rzi.s32.f32 	%r304, %f289;
	fma.rn.f32 	%f294, %f292, %f291, 0fC0A55DF6;
	fma.rn.f32 	%f295, %f293, %f291, 0f4081E0CF;
	fma.rn.f32 	%f296, %f291, %f290, 0f00000000;
	@%p5 bra 	$L__BB0_186;
// %bb.66:
	@%p256 bra 	$L__BB0_182;
	bra.uni 	$L__BB0_67;
$L__BB0_182:
	mov.b32 	%r167, %f788;
	and.b32  	%r380, %r167, 8388607;
	or.b32  	%r3056, %r380, 1065353216;
	mov.b32 	%f787, %r3056;
	add.s32 	%r381, %r167, -1073741824;
	and.b32  	%r3057, %r381, -8388608;
	setp.eq.s32 	%p118, %r3057, 0;
	@%p118 bra 	$L__BB0_185;
// %bb.183:                             // %__nv_fmaf_rn.exit4.i.i.i2115.preheader
	mov.f32 	%f478, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f477,%f478;
	// end inline asm
$L__BB0_184:                            // %__nv_fmaf_rn.exit4.i.i.i2115
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r382, %r3057, 192937984;
	add.s32 	%r383, %r3056, %r382;
	mov.b32 	%f479, %r383;
	mul.f32 	%f480, %f477, %f479;
	sub.f32 	%f481, %f479, %f480;
	fma.rn.f32 	%f482, %f481, %f477, %f480;
	sub.f32 	%f483, %f479, %f482;
	fma.rz.f32 	%f484, %f483, %f477, %f482;
	cvt.rzi.f32.f32 	%f485, %f484;
	sub.f32 	%f787, %f479, %f485;
	sub.s32 	%r3057, %r3057, %r382;
	mov.b32 	%r3056, %f787;
	setp.ne.s32 	%p119, %r3057, 0;
	setp.ne.s32 	%p120, %r3056, 0;
	and.pred  	%p121, %p119, %p120;
	@%p121 bra 	$L__BB0_184;
$L__BB0_185:                            // %__internal_fmodf_slowpath_mod.exit.i.i2117
	setp.gt.u32 	%p122, %r167, 2139095039;
	selp.f32 	%f486, 0f7FFFFFFF, 0f4B800000, %p122;
	mul.f32 	%f487, %f787, 0f34000000;
	mul.f32 	%f788, %f486, %f487;
	bra.uni 	$L__BB0_186;
$L__BB0_67:                             // %__nv_fast_fdividef.exit.i.i.i2094
	mov.f32 	%f469, 0f40000000;
	div.approx.f32 	%f470, %f788, %f469;
	cvt.rzi.f32.f32 	%f786, %f470;
	fma.rn.f32 	%f189, %f786, 0fC0000000, %f788;
	mov.b32 	%r166, %f189;
	setp.lt.u32 	%p113, %r166, 1073741824;
	@%p113 bra 	$L__BB0_181;
// %bb.68:
	setp.lt.u32 	%p114, %r166, -2147483647;
	@%p114 bra 	$L__BB0_179;
// %bb.69:
	add.f32 	%f475, %f786, 0fBF800000;
	setp.lt.f32 	%p117, %f189, 0fC0000000;
	add.f32 	%f476, %f475, 0fBF800000;
	selp.f32 	%f786, %f476, %f475, %p117;
	bra.uni 	$L__BB0_181;
$L__BB0_179:
	add.f32 	%f786, %f786, 0f3F800000;
	setp.ltu.f32 	%p115, %f189, 0f40800000;
	@%p115 bra 	$L__BB0_181;
// %bb.180:                             // %__nv_fmaf_rn.exit.i.i.i2098
	add.f32 	%f471, %f786, 0f3F800000;
	fma.rn.f32 	%f473, %f469, 0fC0400000, %f189;
	setp.ge.f32 	%p116, %f473, 0f00000000;
	add.f32 	%f474, %f471, 0f3F800000;
	selp.f32 	%f786, %f474, %f471, %p116;
$L__BB0_181:                            // %__internal_fmodf_fastpath_quot.exit.i.i2101
	fma.rn.f32 	%f788, %f786, 0fC0000000, %f788;
$L__BB0_186:                            // %__internal_fmodf_kernel.exit.i2120
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p20, %r288, 1;
	fma.rn.f32 	%f297, %f295, %f291, 0fC09DE9E6;
	fma.rn.f32 	%f298, %f294, %f296, 0f00000000;
	and.b32  	%r305, %r304, 1;
	abs.f32 	%f488, %f788;
	setp.gtu.f32 	%p123, %f488, 0f7F800000;
	@%p123 bra 	$L__BB0_188;
// %bb.187:
	mov.b32 	%r384, %f788;
	or.b32  	%r385, %r160, %r384;
	mov.b32 	%f788, %r385;
$L__BB0_188:                            // %__nv_fmodf.exit2121
	selp.f32 	%f246, %f244, %f245, %p20;
	and.b32  	%r289, %r287, 2;
	fma.rn.f32 	%f299, %f297, %f291, 0f3F800000;
	fma.rn.f32 	%f300, %f290, 0f40490FDB, %f298;
	setp.eq.b32 	%p40, %r305, 1;
	add.f32 	%f489, %f788, %f788;
	mov.b32 	%r392, %f489;
	and.b32  	%r393, %r392, -2147483648;
	or.b32  	%r394, %r393, 1056964608;
	mov.b32 	%f490, %r394;
	add.f32 	%f491, %f489, %f490;
	cvt.rzi.f32.f32 	%f492, %f491;
	abs.f32 	%f493, %f489;
	setp.gt.f32 	%p124, %f493, 0f4B000000;
	selp.f32 	%f494, %f489, %f492, %p124;
	cvt.rzi.f32.f32 	%f495, %f489;
	setp.lt.f32 	%p125, %f493, 0f3F000000;
	selp.f32 	%f496, %f495, %f494, %p125;
	cvt.rzi.s32.f32 	%r395, %f496;
	fma.rn.f32 	%f497, %f496, 0fBF000000, %f788;
	mul.f32 	%f498, %f497, %f497;
	fma.rn.f32 	%f499, %f498, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f500, %f498, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f501, %f499, %f498, 0fC0A55DF6;
	fma.rn.f32 	%f502, %f500, %f498, 0f4081E0CF;
	fma.rn.f32 	%f503, %f498, %f497, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f498, 0fC09DE9E6;
	fma.rn.f32 	%f505, %f501, %f503, 0f00000000;
	fma.rn.f32 	%f506, %f504, %f498, 0f3F800000;
	fma.rn.f32 	%f507, %f497, 0f40490FDB, %f505;
	and.b32  	%r396, %r395, 1;
	setp.eq.b32 	%p126, %r396, 1;
	selp.f32 	%f508, %f506, %f507, %p126;
	and.b32  	%r397, %r395, 2;
	mov.f32 	%f776, 0f00000000;
	mov.f32 	%f521, 0f41000000;
	div.approx.f32 	%f203, %f776, %f521;
	abs.f32 	%f760, %f203;
	setp.lt.f32 	%p131, %f760, 0f40000000;
	@%p131 bra 	$L__BB0_81;
// %bb.70:
	setp.gtu.f32 	%p132, %f760, 0f4B800000;
	@%p132 bra 	$L__BB0_77;
	bra.uni 	$L__BB0_71;
$L__BB0_77:
	mov.b32 	%r47, %f760;
	and.b32  	%r400, %r47, 8388607;
	or.b32  	%r3010, %r400, 1065353216;
	mov.b32 	%f759, %r3010;
	add.s32 	%r401, %r47, -1073741824;
	and.b32  	%r3011, %r401, -8388608;
	setp.eq.s32 	%p138, %r3011, 0;
	@%p138 bra 	$L__BB0_80;
// %bb.78:                              // %__nv_fmaf_rn.exit4.i.i.i2146.preheader
	mov.f32 	%f531, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f530,%f531;
	// end inline asm
$L__BB0_79:                             // %__nv_fmaf_rn.exit4.i.i.i2146
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r402, %r3011, 192937984;
	add.s32 	%r403, %r3010, %r402;
	mov.b32 	%f532, %r403;
	mul.f32 	%f533, %f530, %f532;
	sub.f32 	%f534, %f532, %f533;
	fma.rn.f32 	%f535, %f534, %f530, %f533;
	sub.f32 	%f536, %f532, %f535;
	fma.rz.f32 	%f537, %f536, %f530, %f535;
	cvt.rzi.f32.f32 	%f538, %f537;
	sub.f32 	%f759, %f532, %f538;
	sub.s32 	%r3011, %r3011, %r402;
	mov.b32 	%r3010, %f759;
	setp.ne.s32 	%p139, %r3011, 0;
	setp.ne.s32 	%p140, %r3010, 0;
	and.pred  	%p141, %p139, %p140;
	@%p141 bra 	$L__BB0_79;
$L__BB0_80:                             // %__internal_fmodf_slowpath_mod.exit.i.i2148
	setp.gt.u32 	%p142, %r47, 2139095039;
	selp.f32 	%f539, 0f7FFFFFFF, 0f4B800000, %p142;
	mul.f32 	%f540, %f759, 0f34000000;
	mul.f32 	%f760, %f539, %f540;
	bra.uni 	$L__BB0_81;
$L__BB0_71:                             // %__nv_fast_fdividef.exit.i.i.i2125
	mov.f32 	%f522, 0f40000000;
	div.approx.f32 	%f523, %f760, %f522;
	cvt.rzi.f32.f32 	%f758, %f523;
	fma.rn.f32 	%f90, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f90;
	setp.lt.u32 	%p133, %r46, 1073741824;
	@%p133 bra 	$L__BB0_76;
// %bb.72:
	setp.lt.u32 	%p134, %r46, -2147483647;
	@%p134 bra 	$L__BB0_74;
// %bb.73:
	add.f32 	%f528, %f758, 0fBF800000;
	setp.lt.f32 	%p137, %f90, 0fC0000000;
	add.f32 	%f529, %f528, 0fBF800000;
	selp.f32 	%f758, %f529, %f528, %p137;
	bra.uni 	$L__BB0_76;
$L__BB0_74:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p135, %f90, 0f40800000;
	@%p135 bra 	$L__BB0_76;
// %bb.75:                              // %__nv_fmaf_rn.exit.i.i.i2129
	add.f32 	%f524, %f758, 0f3F800000;
	fma.rn.f32 	%f526, %f522, 0fC0400000, %f90;
	setp.ge.f32 	%p136, %f526, 0f00000000;
	add.f32 	%f527, %f524, 0f3F800000;
	selp.f32 	%f758, %f527, %f524, %p136;
$L__BB0_76:                             // %__internal_fmodf_fastpath_quot.exit.i.i2132
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
$L__BB0_81:                             // %__internal_fmodf_kernel.exit.i2151
	setp.eq.s32 	%p21, %r289, 0;
	neg.f32 	%f248, %f246;
	add.s32 	%r290, %r287, 1;
	cvt.rzi.f32.f32 	%f253, %f784;
	selp.f32 	%f301, %f299, %f300, %p40;
	and.b32  	%r306, %r304, 2;
	setp.eq.s32 	%p127, %r397, 0;
	neg.f32 	%f510, %f508;
	add.s32 	%r398, %r395, 1;
	cvt.rzi.f32.f32 	%f515, %f788;
	abs.f32 	%f541, %f760;
	setp.gtu.f32 	%p143, %f541, 0f7F800000;
	@%p143 bra 	$L__BB0_83;
// %bb.82:
	mov.b32 	%r404, %f203;
	and.b32  	%r405, %r404, -2147483648;
	mov.b32 	%r406, %f760;
	or.b32  	%r407, %r405, %r406;
	mov.b32 	%f760, %r407;
$L__BB0_83:                             // %__nv_fmodf.exit2152
	selp.f32 	%f247, %f245, %f244, %p20;
	selp.f32 	%f249, %f246, %f248, %p21;
	and.b32  	%r291, %r290, 2;
	setp.eq.f32 	%p23, %f253, %f784;
	mul.f32 	%f254, %f784, 0f00000000;
	setp.eq.s32 	%p41, %r306, 0;
	neg.f32 	%f303, %f301;
	add.s32 	%r307, %r304, 1;
	cvt.rzi.f32.f32 	%f307, %f734;
	selp.f32 	%f509, %f507, %f506, %p126;
	selp.f32 	%f511, %f508, %f510, %p127;
	and.b32  	%r399, %r398, 2;
	setp.eq.f32 	%p129, %f515, %f788;
	mul.f32 	%f516, %f788, 0f00000000;
	add.f32 	%f542, %f760, %f760;
	mov.b32 	%r408, %f542;
	and.b32  	%r409, %r408, -2147483648;
	or.b32  	%r410, %r409, 1056964608;
	mov.b32 	%f543, %r410;
	add.f32 	%f544, %f542, %f543;
	cvt.rzi.f32.f32 	%f545, %f544;
	abs.f32 	%f546, %f542;
	setp.gt.f32 	%p144, %f546, 0f4B000000;
	selp.f32 	%f547, %f542, %f545, %p144;
	cvt.rzi.f32.f32 	%f548, %f542;
	setp.lt.f32 	%p145, %f546, 0f3F000000;
	selp.f32 	%f549, %f548, %f547, %p145;
	cvt.rzi.s32.f32 	%r411, %f549;
	fma.rn.f32 	%f550, %f549, 0fBF000000, %f760;
	mul.f32 	%f551, %f550, %f550;
	fma.rn.f32 	%f552, %f551, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f553, %f551, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f554, %f552, %f551, 0fC0A55DF6;
	fma.rn.f32 	%f555, %f553, %f551, 0f4081E0CF;
	fma.rn.f32 	%f556, %f551, %f550, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f551, 0fC09DE9E6;
	fma.rn.f32 	%f558, %f554, %f556, 0f00000000;
	fma.rn.f32 	%f559, %f557, %f551, 0f3F800000;
	fma.rn.f32 	%f560, %f550, 0f40490FDB, %f558;
	and.b32  	%r412, %r411, 1;
	setp.eq.b32 	%p146, %r412, 1;
	selp.f32 	%f561, %f559, %f560, %p146;
	and.b32  	%r413, %r411, 2;
	setp.eq.s32 	%p147, %r413, 0;
	neg.f32 	%f563, %f561;
	add.s32 	%r414, %r411, 1;
	cvt.rzi.f32.f32 	%f568, %f760;
	cvt.rn.f32.s32 	%f572, %r7;
	div.approx.f32 	%f106, %f572, %f521;
	abs.f32 	%f764, %f106;
	setp.lt.f32 	%p151, %f764, 0f40000000;
	@%p151 bra 	$L__BB0_95;
// %bb.84:
	setp.gtu.f32 	%p152, %f764, 0f4B800000;
	@%p152 bra 	$L__BB0_91;
	bra.uni 	$L__BB0_85;
$L__BB0_91:
	mov.b32 	%r55, %f764;
	and.b32  	%r416, %r55, 8388607;
	or.b32  	%r3012, %r416, 1065353216;
	mov.b32 	%f763, %r3012;
	add.s32 	%r417, %r55, -1073741824;
	and.b32  	%r3013, %r417, -8388608;
	setp.eq.s32 	%p158, %r3013, 0;
	@%p158 bra 	$L__BB0_94;
// %bb.92:                              // %__nv_fmaf_rn.exit4.i.i.i2177.preheader
	mov.f32 	%f583, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f582,%f583;
	// end inline asm
$L__BB0_93:                             // %__nv_fmaf_rn.exit4.i.i.i2177
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r418, %r3013, 192937984;
	add.s32 	%r419, %r3012, %r418;
	mov.b32 	%f584, %r419;
	mul.f32 	%f585, %f582, %f584;
	sub.f32 	%f586, %f584, %f585;
	fma.rn.f32 	%f587, %f586, %f582, %f585;
	sub.f32 	%f588, %f584, %f587;
	fma.rz.f32 	%f589, %f588, %f582, %f587;
	cvt.rzi.f32.f32 	%f590, %f589;
	sub.f32 	%f763, %f584, %f590;
	sub.s32 	%r3013, %r3013, %r418;
	mov.b32 	%r3012, %f763;
	setp.ne.s32 	%p159, %r3013, 0;
	setp.ne.s32 	%p160, %r3012, 0;
	and.pred  	%p161, %p159, %p160;
	@%p161 bra 	$L__BB0_93;
$L__BB0_94:                             // %__internal_fmodf_slowpath_mod.exit.i.i2179
	setp.gt.u32 	%p162, %r55, 2139095039;
	selp.f32 	%f591, 0f7FFFFFFF, 0f4B800000, %p162;
	mul.f32 	%f592, %f763, 0f34000000;
	mul.f32 	%f764, %f591, %f592;
	bra.uni 	$L__BB0_95;
$L__BB0_85:                             // %__nv_fast_fdividef.exit.i.i.i2156
	mov.f32 	%f574, 0f40000000;
	div.approx.f32 	%f575, %f764, %f574;
	cvt.rzi.f32.f32 	%f762, %f575;
	fma.rn.f32 	%f109, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f109;
	setp.lt.u32 	%p153, %r54, 1073741824;
	@%p153 bra 	$L__BB0_90;
// %bb.86:
	setp.lt.u32 	%p154, %r54, -2147483647;
	@%p154 bra 	$L__BB0_88;
// %bb.87:
	add.f32 	%f580, %f762, 0fBF800000;
	setp.lt.f32 	%p157, %f109, 0fC0000000;
	add.f32 	%f581, %f580, 0fBF800000;
	selp.f32 	%f762, %f581, %f580, %p157;
	bra.uni 	$L__BB0_90;
$L__BB0_88:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p155, %f109, 0f40800000;
	@%p155 bra 	$L__BB0_90;
// %bb.89:                              // %__nv_fmaf_rn.exit.i.i.i2160
	add.f32 	%f576, %f762, 0f3F800000;
	fma.rn.f32 	%f578, %f574, 0fC0400000, %f109;
	setp.ge.f32 	%p156, %f578, 0f00000000;
	add.f32 	%f579, %f576, 0f3F800000;
	selp.f32 	%f762, %f579, %f576, %p156;
$L__BB0_90:                             // %__internal_fmodf_fastpath_quot.exit.i.i2163
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
$L__BB0_95:                             // %__internal_fmodf_kernel.exit.i2182
	setp.eq.s32 	%p22, %r291, 0;
	sub.f32 	%f251, %f250, %f247;
	selp.f32 	%f255, %f254, %f249, %p23;
	abs.f32 	%f256, %f784;
	selp.f32 	%f302, %f300, %f299, %p40;
	selp.f32 	%f304, %f301, %f303, %p41;
	and.b32  	%r308, %r307, 2;
	setp.eq.f32 	%p43, %f307, %f734;
	mul.f32 	%f308, %f734, 0f00000000;
	setp.eq.s32 	%p128, %r399, 0;
	sub.f32 	%f513, %f776, %f509;
	selp.f32 	%f517, %f516, %f511, %p129;
	abs.f32 	%f518, %f788;
	selp.f32 	%f562, %f560, %f559, %p146;
	selp.f32 	%f564, %f561, %f563, %p147;
	and.b32  	%r415, %r414, 2;
	setp.eq.f32 	%p149, %f568, %f760;
	mul.f32 	%f569, %f760, 0f00000000;
	abs.f32 	%f593, %f764;
	setp.gtu.f32 	%p163, %f593, 0f7F800000;
	@%p163 bra 	$L__BB0_97;
// %bb.96:
	mov.b32 	%r420, %f106;
	and.b32  	%r421, %r420, -2147483648;
	mov.b32 	%r422, %f764;
	or.b32  	%r423, %r421, %r422;
	mov.b32 	%f764, %r423;
$L__BB0_97:                             // %__nv_fmodf.exit2183
	selp.f32 	%f252, %f247, %f251, %p22;
	setp.gt.f32 	%p24, %f256, 0f4B800000;
	add.f32 	%f257, %f255, 0f3F800000;
	setp.eq.s32 	%p42, %r308, 0;
	sub.f32 	%f305, %f250, %f302;
	selp.f32 	%f18, %f308, %f304, %p43;
	abs.f32 	%f309, %f734;
	selp.f32 	%f514, %f509, %f513, %p128;
	setp.gt.f32 	%p130, %f518, 0f4B800000;
	add.f32 	%f519, %f517, 0f3F800000;
	setp.eq.s32 	%p148, %r415, 0;
	sub.f32 	%f566, %f776, %f562;
	selp.f32 	%f104, %f569, %f564, %p149;
	abs.f32 	%f570, %f760;
	add.f32 	%f595, %f764, %f764;
	mov.b32 	%r430, %f595;
	and.b32  	%r431, %r430, -2147483648;
	or.b32  	%r432, %r431, 1056964608;
	mov.b32 	%f596, %r432;
	add.f32 	%f597, %f595, %f596;
	cvt.rzi.f32.f32 	%f598, %f597;
	abs.f32 	%f599, %f595;
	setp.gt.f32 	%p164, %f599, 0f4B000000;
	selp.f32 	%f600, %f595, %f598, %p164;
	cvt.rzi.f32.f32 	%f601, %f595;
	setp.lt.f32 	%p165, %f599, 0f3F000000;
	selp.f32 	%f602, %f601, %f600, %p165;
	cvt.rzi.s32.f32 	%r433, %f602;
	fma.rn.f32 	%f603, %f602, 0fBF000000, %f764;
	mul.f32 	%f604, %f603, %f603;
	fma.rn.f32 	%f605, %f604, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f606, %f604, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f607, %f605, %f604, 0fC0A55DF6;
	fma.rn.f32 	%f608, %f606, %f604, 0f4081E0CF;
	fma.rn.f32 	%f609, %f604, %f603, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f604, 0fC09DE9E6;
	fma.rn.f32 	%f611, %f607, %f609, 0f00000000;
	fma.rn.f32 	%f612, %f610, %f604, 0f3F800000;
	fma.rn.f32 	%f613, %f603, 0f40490FDB, %f611;
	and.b32  	%r434, %r433, 1;
	setp.eq.b32 	%p166, %r434, 1;
	selp.f32 	%f614, %f612, %f613, %p166;
	selp.f32 	%f615, %f613, %f612, %p166;
	and.b32  	%r435, %r433, 2;
	setp.eq.s32 	%p167, %r435, 0;
	neg.f32 	%f616, %f614;
	selp.f32 	%f617, %f614, %f616, %p167;
	add.s32 	%r436, %r433, 1;
	and.b32  	%r437, %r436, 2;
	setp.eq.s32 	%p168, %r437, 0;
	sub.f32 	%f618, %f776, %f615;
	cvt.rzi.f32.f32 	%f620, %f764;
	setp.eq.f32 	%p169, %f620, %f764;
	mul.f32 	%f621, %f764, 0f00000000;
	selp.f32 	%f622, %f621, %f617, %p169;
	abs.f32 	%f623, %f764;
	and.b32  	%r65, %r265, 1;
	shr.u32 	%r66, %r265, 4;
	setp.ne.s32 	%p171, %r65, %r66;
	mov.f32 	%f770, %f776;
	mov.f32 	%f779, %f776;
	@%p171 bra 	$L__BB0_113;
// %bb.98:                              // %L606
	mov.f32 	%f626, 0f3F800000;
	mov.f32 	%f627, 0f00000000;
	div.approx.f32 	%f123, %f627, %f626;
	abs.f32 	%f768, %f123;
	setp.lt.f32 	%p172, %f768, 0f40000000;
	@%p172 bra 	$L__BB0_110;
// %bb.99:
	setp.gtu.f32 	%p173, %f768, 0f4B800000;
	@%p173 bra 	$L__BB0_106;
	bra.uni 	$L__BB0_100;
$L__BB0_106:
	mov.b32 	%r68, %f768;
	and.b32  	%r438, %r68, 8388607;
	or.b32  	%r3014, %r438, 1065353216;
	mov.b32 	%f767, %r3014;
	add.s32 	%r439, %r68, -1073741824;
	and.b32  	%r3015, %r439, -8388608;
	setp.eq.s32 	%p179, %r3015, 0;
	@%p179 bra 	$L__BB0_109;
// %bb.107:                             // %__nv_fmaf_rn.exit4.i.i.i2208.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f636,%f626;
	// end inline asm
$L__BB0_108:                            // %__nv_fmaf_rn.exit4.i.i.i2208
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r440, %r3015, 192937984;
	add.s32 	%r441, %r3014, %r440;
	mov.b32 	%f638, %r441;
	mul.f32 	%f639, %f636, %f638;
	sub.f32 	%f640, %f638, %f639;
	fma.rn.f32 	%f641, %f640, %f636, %f639;
	sub.f32 	%f642, %f638, %f641;
	fma.rz.f32 	%f643, %f642, %f636, %f641;
	cvt.rzi.f32.f32 	%f644, %f643;
	sub.f32 	%f767, %f638, %f644;
	sub.s32 	%r3015, %r3015, %r440;
	mov.b32 	%r3014, %f767;
	setp.ne.s32 	%p180, %r3015, 0;
	setp.ne.s32 	%p181, %r3014, 0;
	and.pred  	%p182, %p180, %p181;
	@%p182 bra 	$L__BB0_108;
$L__BB0_109:                            // %__internal_fmodf_slowpath_mod.exit.i.i2210
	setp.gt.u32 	%p183, %r68, 2139095039;
	selp.f32 	%f645, 0f7FFFFFFF, 0f4B800000, %p183;
	mul.f32 	%f646, %f767, 0f34000000;
	mul.f32 	%f768, %f645, %f646;
	bra.uni 	$L__BB0_110;
$L__BB0_100:                            // %__nv_fast_fdividef.exit.i.i.i2187
	mov.f32 	%f628, 0f40000000;
	div.approx.f32 	%f629, %f768, %f628;
	cvt.rzi.f32.f32 	%f766, %f629;
	fma.rn.f32 	%f126, %f766, 0fC0000000, %f768;
	mov.b32 	%r67, %f126;
	setp.lt.u32 	%p174, %r67, 1073741824;
	@%p174 bra 	$L__BB0_105;
// %bb.101:
	setp.lt.u32 	%p175, %r67, -2147483647;
	@%p175 bra 	$L__BB0_103;
// %bb.102:
	add.f32 	%f634, %f766, 0fBF800000;
	setp.lt.f32 	%p178, %f126, 0fC0000000;
	add.f32 	%f635, %f634, 0fBF800000;
	selp.f32 	%f766, %f635, %f634, %p178;
	bra.uni 	$L__BB0_105;
$L__BB0_103:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p176, %f126, 0f40800000;
	@%p176 bra 	$L__BB0_105;
// %bb.104:                             // %__nv_fmaf_rn.exit.i.i.i2191
	add.f32 	%f630, %f766, 0f3F800000;
	fma.rn.f32 	%f632, %f628, 0fC0400000, %f126;
	setp.ge.f32 	%p177, %f632, 0f00000000;
	add.f32 	%f633, %f630, 0f3F800000;
	selp.f32 	%f766, %f633, %f630, %p177;
$L__BB0_105:                            // %__internal_fmodf_fastpath_quot.exit.i.i2194
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f768;
$L__BB0_110:                            // %__internal_fmodf_kernel.exit.i2213
	abs.f32 	%f647, %f768;
	setp.gtu.f32 	%p184, %f647, 0f7F800000;
	@%p184 bra 	$L__BB0_112;
// %bb.111:
	mov.b32 	%r442, %f123;
	and.b32  	%r443, %r442, -2147483648;
	mov.b32 	%r444, %f768;
	or.b32  	%r445, %r443, %r444;
	mov.b32 	%f768, %r445;
$L__BB0_112:                            // %__nv_fmodf.exit2214
	add.f32 	%f648, %f768, %f768;
	mov.b32 	%r446, %f648;
	and.b32  	%r447, %r446, -2147483648;
	or.b32  	%r448, %r447, 1056964608;
	mov.b32 	%f649, %r448;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p185, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p185;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p186, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p186;
	cvt.rzi.s32.f32 	%r449, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f768;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r450, %r449, 1;
	setp.eq.b32 	%p187, %r450, 1;
	selp.f32 	%f667, %f665, %f666, %p187;
	selp.f32 	%f668, %f666, %f665, %p187;
	and.b32  	%r451, %r449, 2;
	setp.eq.s32 	%p188, %r451, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p188;
	add.s32 	%r452, %r449, 1;
	and.b32  	%r453, %r452, 2;
	setp.eq.s32 	%p189, %r453, 0;
	sub.f32 	%f672, %f627, %f668;
	selp.f32 	%f673, %f668, %f672, %p189;
	cvt.rzi.f32.f32 	%f674, %f768;
	setp.eq.f32 	%p190, %f674, %f768;
	mul.f32 	%f675, %f768, 0f00000000;
	selp.f32 	%f779, %f675, %f670, %p190;
	abs.f32 	%f676, %f768;
	setp.gt.f32 	%p191, %f676, 0f4B800000;
	add.f32 	%f677, %f779, 0f3F800000;
	selp.f32 	%f770, %f677, %f673, %p191;
$L__BB0_113:                            // %L645
	selp.f32 	%f258, %f257, %f252, %p24;
	selp.f32 	%f306, %f302, %f305, %p42;
	setp.gt.f32 	%p44, %f309, 0f4B800000;
	add.f32 	%f310, %f18, 0f3F800000;
	selp.f32 	%f520, %f519, %f514, %p130;
	selp.f32 	%f567, %f562, %f566, %p148;
	setp.gt.f32 	%p150, %f570, 0f4B800000;
	add.f32 	%f571, %f104, 0f3F800000;
	selp.f32 	%f619, %f615, %f618, %p168;
	setp.gt.f32 	%p170, %f623, 0f4B800000;
	add.f32 	%f624, %f622, 0f3F800000;
	and.b32  	%r64, %r7, 1;
	mov.f32 	%f781, %f776;
	@%p171 bra 	$L__BB0_129;
// %bb.114:                             // %L648
	cvt.rn.f32.s32 	%f679, %r64;
	mov.f32 	%f680, 0f3F800000;
	div.approx.f32 	%f144, %f679, %f680;
	abs.f32 	%f774, %f144;
	setp.lt.f32 	%p193, %f774, 0f40000000;
	@%p193 bra 	$L__BB0_126;
// %bb.115:
	setp.gtu.f32 	%p194, %f774, 0f4B800000;
	@%p194 bra 	$L__BB0_122;
	bra.uni 	$L__BB0_116;
$L__BB0_122:
	mov.b32 	%r76, %f774;
	and.b32  	%r454, %r76, 8388607;
	or.b32  	%r3016, %r454, 1065353216;
	mov.b32 	%f773, %r3016;
	add.s32 	%r455, %r76, -1073741824;
	and.b32  	%r3017, %r455, -8388608;
	setp.eq.s32 	%p200, %r3017, 0;
	@%p200 bra 	$L__BB0_125;
// %bb.123:                             // %__nv_fmaf_rn.exit4.i.i.i2239.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f689,%f680;
	// end inline asm
$L__BB0_124:                            // %__nv_fmaf_rn.exit4.i.i.i2239
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r456, %r3017, 192937984;
	add.s32 	%r457, %r3016, %r456;
	mov.b32 	%f691, %r457;
	mul.f32 	%f692, %f689, %f691;
	sub.f32 	%f693, %f691, %f692;
	fma.rn.f32 	%f694, %f693, %f689, %f692;
	sub.f32 	%f695, %f691, %f694;
	fma.rz.f32 	%f696, %f695, %f689, %f694;
	cvt.rzi.f32.f32 	%f697, %f696;
	sub.f32 	%f773, %f691, %f697;
	sub.s32 	%r3017, %r3017, %r456;
	mov.b32 	%r3016, %f773;
	setp.ne.s32 	%p201, %r3017, 0;
	setp.ne.s32 	%p202, %r3016, 0;
	and.pred  	%p203, %p201, %p202;
	@%p203 bra 	$L__BB0_124;
$L__BB0_125:                            // %__internal_fmodf_slowpath_mod.exit.i.i2241
	setp.gt.u32 	%p204, %r76, 2139095039;
	selp.f32 	%f698, 0f7FFFFFFF, 0f4B800000, %p204;
	mul.f32 	%f699, %f773, 0f34000000;
	mul.f32 	%f774, %f698, %f699;
	bra.uni 	$L__BB0_126;
$L__BB0_116:                            // %__nv_fast_fdividef.exit.i.i.i2218
	mov.f32 	%f681, 0f40000000;
	div.approx.f32 	%f682, %f774, %f681;
	cvt.rzi.f32.f32 	%f772, %f682;
	fma.rn.f32 	%f147, %f772, 0fC0000000, %f774;
	mov.b32 	%r75, %f147;
	setp.lt.u32 	%p195, %r75, 1073741824;
	@%p195 bra 	$L__BB0_121;
// %bb.117:
	setp.lt.u32 	%p196, %r75, -2147483647;
	@%p196 bra 	$L__BB0_119;
// %bb.118:
	add.f32 	%f687, %f772, 0fBF800000;
	setp.lt.f32 	%p199, %f147, 0fC0000000;
	add.f32 	%f688, %f687, 0fBF800000;
	selp.f32 	%f772, %f688, %f687, %p199;
	bra.uni 	$L__BB0_121;
$L__BB0_119:
	add.f32 	%f772, %f772, 0f3F800000;
	setp.ltu.f32 	%p197, %f147, 0f40800000;
	@%p197 bra 	$L__BB0_121;
// %bb.120:                             // %__nv_fmaf_rn.exit.i.i.i2222
	add.f32 	%f683, %f772, 0f3F800000;
	fma.rn.f32 	%f685, %f681, 0fC0400000, %f147;
	setp.ge.f32 	%p198, %f685, 0f00000000;
	add.f32 	%f686, %f683, 0f3F800000;
	selp.f32 	%f772, %f686, %f683, %p198;
$L__BB0_121:                            // %__internal_fmodf_fastpath_quot.exit.i.i2225
	fma.rn.f32 	%f774, %f772, 0fC0000000, %f774;
$L__BB0_126:                            // %__internal_fmodf_kernel.exit.i2244
	abs.f32 	%f700, %f774;
	setp.gtu.f32 	%p205, %f700, 0f7F800000;
	@%p205 bra 	$L__BB0_128;
// %bb.127:
	mov.b32 	%r458, %f144;
	and.b32  	%r459, %r458, -2147483648;
	mov.b32 	%r460, %f774;
	or.b32  	%r461, %r459, %r460;
	mov.b32 	%f774, %r461;
$L__BB0_128:                            // %__nv_fmodf.exit2245
	add.f32 	%f701, %f774, %f774;
	mov.b32 	%r462, %f701;
	and.b32  	%r463, %r462, -2147483648;
	or.b32  	%r464, %r463, 1056964608;
	mov.b32 	%f702, %r464;
	add.f32 	%f703, %f701, %f702;
	cvt.rzi.f32.f32 	%f704, %f703;
	abs.f32 	%f705, %f701;
	setp.gt.f32 	%p206, %f705, 0f4B000000;
	selp.f32 	%f706, %f701, %f704, %p206;
	cvt.rzi.f32.f32 	%f707, %f701;
	setp.lt.f32 	%p207, %f705, 0f3F000000;
	selp.f32 	%f708, %f707, %f706, %p207;
	cvt.rzi.s32.f32 	%r465, %f708;
	fma.rn.f32 	%f709, %f708, 0fBF000000, %f774;
	mul.f32 	%f710, %f709, %f709;
	fma.rn.f32 	%f711, %f710, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f712, %f710, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f713, %f711, %f710, 0fC0A55DF6;
	fma.rn.f32 	%f714, %f712, %f710, 0f4081E0CF;
	fma.rn.f32 	%f715, %f710, %f709, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f710, 0fC09DE9E6;
	fma.rn.f32 	%f717, %f713, %f715, 0f00000000;
	fma.rn.f32 	%f718, %f716, %f710, 0f3F800000;
	fma.rn.f32 	%f719, %f709, 0f40490FDB, %f717;
	and.b32  	%r466, %r465, 1;
	setp.eq.b32 	%p208, %r466, 1;
	selp.f32 	%f720, %f718, %f719, %p208;
	selp.f32 	%f721, %f719, %f718, %p208;
	and.b32  	%r467, %r465, 2;
	setp.eq.s32 	%p209, %r467, 0;
	neg.f32 	%f722, %f720;
	selp.f32 	%f723, %f720, %f722, %p209;
	add.s32 	%r468, %r465, 1;
	and.b32  	%r469, %r468, 2;
	setp.eq.s32 	%p210, %r469, 0;
	mov.f32 	%f724, 0f00000000;
	sub.f32 	%f725, %f724, %f721;
	selp.f32 	%f726, %f721, %f725, %p210;
	cvt.rzi.f32.f32 	%f727, %f774;
	setp.eq.f32 	%p211, %f727, %f774;
	mul.f32 	%f728, %f774, 0f00000000;
	selp.f32 	%f781, %f728, %f723, %p211;
	abs.f32 	%f729, %f774;
	setp.gt.f32 	%p212, %f729, 0f4B800000;
	add.f32 	%f730, %f781, 0f3F800000;
	selp.f32 	%f776, %f730, %f726, %p212;
$L__BB0_129:                            // %L682
	mov.b32 	%r280, %f258;
	mov.b32 	%r283, %f255;
	selp.f32 	%f19, %f310, %f306, %p44;
	mov.b32 	%r388, %f520;
	mov.b32 	%r391, %f517;
	selp.f32 	%f105, %f571, %f567, %p150;
	selp.f32 	%f625, %f624, %f619, %p170;
	mov.f32 	%f778, %f770;
	mov.f32 	%f780, %f776;
	@%p110 bra 	$L__BB0_131;
// %bb.130:                             // %L691
	neg.f32 	%f780, %f781;
	neg.f32 	%f778, %f779;
	mov.f32 	%f779, %f770;
	mov.f32 	%f781, %f776;
$L__BB0_131:                            // %L693
	xor.b32  	%r279, %r283, -2147483648;
	ld.param.u64 	%rd2, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_2];
	mov.b32 	%r331, %f19;
	mov.b32 	%r332, %f740;
	mov.b32 	%r334, %f18;
	mov.b32 	%r335, %f741;
	mov.b32 	%r375, %f754;
	mov.b32 	%r376, %f756;
	mov.b32 	%r378, %f755;
	mov.b32 	%r379, %f757;
	xor.b32  	%r387, %r391, -2147483648;
	mov.b32 	%r426, %f625;
	mov.b32 	%r425, %f105;
	mov.b32 	%r429, %f622;
	mov.b32 	%r428, %f104;
	mov.b32 	%r471, %f778;
	mov.b32 	%r472, %f780;
	mov.b32 	%r474, %f779;
	mov.b32 	%r475, %f781;
	setp.gt.u32 	%p214, %r265, 15;
	mov.u32 	%r176, 999999999;
	@%p214 bra 	$L__BB0_133;
// %bb.132:                             // %L723
	ld.param.u64 	%rd1, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_1];
	mad.lo.s32 	%r477, %r265, 6, %r1;
	cvt.u16.u32 	%rs15, %r477;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 14;
	mul.lo.s16 	%rs19, %rs18, 96;
	sub.s16 	%rs20, %rs15, %rs19;
	cvt.u32.u16 	%r478, %rs20;
	and.b32  	%r479, %r478, 255;
	mul.wide.u32 	%rd25, %r479, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.u32 	%r480, [%rd26];
	cvt.s32.s16 	%r481, %r480;
	shr.s32 	%r482, %r480, 16;
	mul.lo.s32 	%r483, %r482, 290;
	mad.lo.s32 	%r176, %r481, 33, %r483;
$L__BB0_133:                            // %pass382
	ld.param.u64 	%rd3, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_3];
	ld.param.u64 	%rd4, [_Z3frb13CuDeviceArrayI7Int16x2Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS1_Li1ELi1EES_I5Int32Li1ELi1EE_param_4];
	// begin inline asm
	cvt.rn.f16x2.f32 %r278, %r280, %r279;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r281, %r283, %r280;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r330, %r332, %r331;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r333, %r335, %r334;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r374, %r376, %r375;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r377, %r379, %r378;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r386, %r388, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r389, %r391, %r388;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r424, %r426, %r425;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r427, %r429, %r428;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r470, %r472, %r471;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r473, %r475, %r474;
	// end inline asm
	shr.u32 	%r177, %r265, 3;
	bfe.u32 	%r485, %r265, 3, 1;
	shl.b32 	%r486, %r1, 1;
	and.b32  	%r487, %r486, 2;
	or.b32  	%r488, %r485, %r487;
	and.b32  	%r489, %r177, 2;
	or.b32  	%r178, %r64, %r489;
	cvt.u16.u32 	%rs23, %r178;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 9;
	mul.lo.s16 	%rs26, %rs25, 3;
	sub.s16 	%rs27, %rs23, %rs26;
	cvt.u32.u16 	%r490, %rs27;
	and.b32  	%r491, %r490, 255;
	and.b16  	%rs28, %rs27, 255;
	mul.wide.u16 	%r492, %rs28, 8;
	mul.lo.s32 	%r493, %r6, 24;
	add.s32 	%r494, %r493, %r5;
	or.b32  	%r495, %r494, %r488;
	add.s32 	%r496, %r495, %r492;
	mul.wide.u32 	%rd27, %r496, 4;
	add.s64 	%rd28, %rd2, %rd27;
	ld.global.u32 	%r179, [%rd28];
	cvt.u64.u32 	%rd29, %r492;
	cvt.u64.u32 	%rd30, %r488;
	cvt.u64.u32 	%rd31, %r493;
	cvt.u64.u32 	%rd32, %r5;
	add.s64 	%rd33, %rd32, %rd31;
	add.s64 	%rd34, %rd33, %rd30;
	add.s64 	%rd35, %rd34, %rd29;
	shl.b64 	%rd36, %rd35, 2;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.u32 	%r180, [%rd37+16];
	ld.global.u32 	%r181, [%rd37+384];
	ld.global.u32 	%r182, [%rd37+400];
	shl.b32 	%r183, %r1, 2;
	shl.b32 	%r497, %r265, 2;
	and.b32  	%r184, %r497, 12;
	and.b32  	%r185, %r497, 16;
	shl.b32 	%r186, %r4, 5;
	and.b32  	%r187, %r265, 4;
	bfe.s32 	%r498, %r265, 2, 1;
	shl.b32 	%r499, %r265, 4;
	and.b32  	%r500, %r163, 8;
	or.b32  	%r501, %r500, %r499;
	bfe.u32 	%r502, %r501, 3, 3;
	mul.lo.s32 	%r188, %r502, 260;
	cvt.u16.u32 	%rs29, %r265;
	and.b16  	%rs30, %rs29, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs29, %rs33;
	cvt.u32.u16 	%r503, %rs34;
	and.b32  	%r189, %r503, 255;
	add.s32 	%r504, %r1, 6;
	shr.u32 	%r505, %r504, 3;
	add.s32 	%r506, %r2, 192;
	and.b32  	%r507, %r506, 224;
	mad.lo.s32 	%r190, %r505, 260, %r507;
	add.s32 	%r508, %r1, 12;
	shr.u32 	%r509, %r508, 3;
	add.s32 	%r510, %r2, 128;
	and.b32  	%r511, %r510, 224;
	mad.lo.s32 	%r191, %r509, 260, %r511;
	add.s32 	%r512, %r1, 18;
	shr.u32 	%r513, %r512, 3;
	add.s32 	%r514, %r2, 64;
	and.b32  	%r515, %r514, 224;
	mad.lo.s32 	%r192, %r513, 260, %r515;
	or.b32  	%r193, %r2, 780;
	add.s32 	%r516, %r1, 30;
	shr.u32 	%r517, %r516, 3;
	mad.lo.s32 	%r194, %r517, 260, %r507;
	add.s32 	%r518, %r1, 36;
	shr.u32 	%r519, %r518, 3;
	mad.lo.s32 	%r195, %r519, 260, %r511;
	add.s32 	%r520, %r1, 42;
	shr.u32 	%r521, %r520, 3;
	mad.lo.s32 	%r196, %r521, 260, %r515;
	or.b32  	%r197, %r2, 1560;
	add.s32 	%r522, %r1, 54;
	shr.u32 	%r523, %r522, 3;
	mad.lo.s32 	%r198, %r523, 260, %r507;
	add.s32 	%r524, %r1, 60;
	bfe.u32 	%r525, %r524, 3, 3;
	mad.lo.s32 	%r199, %r525, 260, %r511;
	shr.u32 	%r526, %r1, 1;
	cvt.u16.u32 	%rs35, %r526;
	and.b16  	%rs36, %rs35, 255;
	mul.lo.s16 	%rs37, %rs36, 171;
	shr.u16 	%rs38, %rs37, 9;
	mul.lo.s16 	%rs39, %rs38, 3;
	sub.s16 	%rs40, %rs35, %rs39;
	cvt.u32.u16 	%r527, %rs40;
	and.b32  	%r200, %r527, 255;
	mul.lo.s32 	%r528, %r6, 870;
	mad.lo.s32 	%r529, %r488, 33, %r528;
	mad.lo.s32 	%r201, %r491, 290, %r529;
	add.s32 	%r202, %r201, 132;
	setp.lt.u32 	%p216, %r265, 4;
	setp.eq.s32 	%p217, %r7, 1;
	setp.eq.s32 	%p218, %r7, 4;
	setp.eq.s32 	%p219, %r7, 5;
	and.b32  	%r530, %r498, 196;
	or.b32  	%r531, %r487, %r66;
	bfe.s32 	%r532, %r265, 3, 1;
	and.b32  	%r203, %r532, 98;
	selp.b32 	%r204, 0, 392, %p110;
	setp.eq.s32 	%p220, %r65, 0;
	selp.b32 	%r205, 0, 784, %p220;
	or.b32  	%r206, %r531, %r530;
	or.b32  	%r533, %r204, %r203;
	add.s32 	%r534, %r533, %r205;
	add.s32 	%r207, %r534, %r206;
	or.b32  	%r535, %r531, 4;
	add.s32 	%r536, %r530, %r535;
	add.s32 	%r537, %r536, %r203;
	add.s32 	%r538, %r537, %r204;
	add.s32 	%r208, %r538, %r205;
	or.b32  	%r539, %r531, 1580;
	add.s32 	%r540, %r539, %r530;
	add.s32 	%r541, %r540, %r203;
	add.s32 	%r542, %r541, %r204;
	add.s32 	%r209, %r542, %r205;
	or.b32  	%r543, %r531, 12;
	add.s32 	%r544, %r543, %r530;
	add.s32 	%r545, %r544, %r203;
	add.s32 	%r546, %r545, %r204;
	add.s32 	%r210, %r546, %r205;
	or.b32  	%r547, %r531, 1588;
	add.s32 	%r548, %r547, %r530;
	add.s32 	%r549, %r548, %r203;
	add.s32 	%r550, %r549, %r204;
	add.s32 	%r211, %r550, %r205;
	bfe.s32 	%r551, %r1, 1, 1;
	and.b32  	%r552, %r551, 196;
	shr.u32 	%r553, %r1, 2;
	and.b32  	%r554, %r163, 6;
	and.b32  	%r555, %r1, 1;
	neg.s32 	%r556, %r555;
	and.b32  	%r557, %r556, 392;
	and.b32  	%r558, %r532, 1576;
	mad.lo.s32 	%r559, %r553, 98, %r554;
	or.b32  	%r560, %r559, %r64;
	mad.lo.s32 	%r561, %r66, 784, %r560;
	add.s32 	%r562, %r561, %r552;
	add.s32 	%r563, %r562, %r557;
	add.s32 	%r212, %r563, %r558;
	add.s32 	%r213, %r212, 8;
	mul.lo.s32 	%r564, %r4, 9792;
	and.b32  	%r565, %r265, 7;
	or.b32  	%r566, %r177, %r183;
	cvt.u16.u32 	%rs41, %r566;
	and.b16  	%rs42, %rs41, 255;
	mul.lo.s16 	%rs43, %rs42, 171;
	shr.u16 	%rs44, %rs43, 9;
	and.b16  	%rs45, %rs44, 24;
	add.s16 	%rs46, %rs41, %rs45;
	shl.b16 	%rs47, %rs46, 3;
	cvt.u32.u16 	%r567, %rs47;
	and.b32  	%r568, %r567, 248;
	or.b32  	%r569, %r565, %r564;
	add.s32 	%r214, %r569, %r568;
	add.s32 	%r570, %r201, %r200;
	mul.wide.u32 	%rd38, %r570, 4;
	mov.u64 	%rd39, shmem;
	add.s64 	%rd12, %rd39, %rd38;
	add.s32 	%r571, %r202, %r200;
	mul.wide.u32 	%rd40, %r571, 4;
	add.s64 	%rd13, %rd39, %rd40;
	cvt.u64.u32 	%rd41, %r201;
	cvt.u64.u16 	%rd42, %rs40;
	and.b64  	%rd43, %rd42, 255;
	add.s64 	%rd44, %rd41, %rd43;
	shl.b64 	%rd45, %rd44, 2;
	add.s64 	%rd14, %rd39, %rd45;
	cvt.u64.u32 	%rd46, %r202;
	add.s64 	%rd47, %rd46, %rd43;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd15, %rd39, %rd48;
	or.pred  	%p221, %p216, %p217;
	and.b32  	%r572, %r265, 24;
	setp.eq.s32 	%p222, %r572, 8;
	or.pred  	%p223, %p221, %p222;
	or.pred  	%p224, %p223, %p218;
	setp.eq.s32 	%p225, %r572, 24;
	or.pred  	%p226, %p219, %p225;
	selp.b32 	%r215, 1145324612, -286331154, %p223;
	or.pred  	%p1, %p224, %p226;
	selp.b32 	%r216, 1145324612, -286331154, %p221;
	add.s32 	%r573, %r7, -1;
	setp.lt.u32 	%p227, %r573, 3;
	or.pred  	%p2, %p216, %p227;
	setp.eq.s32 	%p228, %r572, 16;
	or.pred  	%p3, %p228, %p225;
	selp.b32 	%r217, 1145324612, -286331154, %p228;
	or.b32  	%r86, %r200, 24;
	mov.u32 	%r484, 0;
	mov.u16 	%rs2, 0;
	mov.u16 	%rs1, 29;
	selp.b32 	%r239, %r216, %r217, %p2;
	or.pred  	%p236, %p2, %p3;
	mov.u32 	%r87, %r200;
	mov.u32 	%r88, %r484;
	mov.u32 	%r109, %r484;
	mov.u32 	%r110, %r484;
	mov.u32 	%r111, %r484;
	bra.uni 	$L__BB0_134;
$L__BB0_162:                            // %L30566
                                        //   in Loop: Header=BB0_134 Depth=1
	add.s32 	%r149, %r88, 48;
	add.s16 	%rs2, %rs2, 48;
	add.s32 	%r87, %r87, 48;
	add.s16 	%rs1, %rs1, 48;
	add.s32 	%r86, %r86, 48;
	setp.ne.s32 	%p255, %r88, 2016;
	mov.u32 	%r88, %r149;
	@%p255 bra 	$L__BB0_134;
	bra.uni 	$L__BB0_163;
$L__BB0_134:                            // %L1478
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_136 Depth 2
                                        //     Child Loop BB0_149 Depth 2
	setp.ne.s32 	%p229, %r178, 3;
	setp.gt.u32 	%p230, %r1, 3;
	setp.eq.s32 	%p231, %r187, 0;
	mul.hi.u32 	%r671, %r88, -1431655765;
	shr.u32 	%r672, %r671, 5;
	mul.lo.s32 	%r673, %r672, 48;
	or.b32  	%r674, %r673, %r177;
	add.s32 	%r675, %r674, %r183;
	mul.hi.s32 	%r676, %r675, 266354561;
	shr.u32 	%r677, %r676, 31;
	shr.u32 	%r678, %r676, 7;
	add.s32 	%r679, %r678, %r677;
	mul.lo.s32 	%r680, %r679, 2064;
	sub.s32 	%r681, %r675, %r680;
	shl.b32 	%r682, %r681, 16;
	or.b32  	%r683, %r682, %r185;
	or.b32  	%r684, %r683, %r184;
	or.b32  	%r685, %r684, %r186;
	mul.wide.s32 	%rd49, %r685, 4;
	add.s64 	%rd50, %rd3, %rd49;
	ld.global.v4.u32 	{%r686, %r687, %r688, %r689}, [%rd50];
	add.s32 	%r690, %r673, 24;
	or.b32  	%r691, %r690, %r177;
	add.s32 	%r692, %r691, %r183;
	mul.hi.s32 	%r693, %r692, 266354561;
	shr.u32 	%r694, %r693, 31;
	shr.u32 	%r695, %r693, 7;
	add.s32 	%r696, %r695, %r694;
	mul.lo.s32 	%r697, %r696, 2064;
	sub.s32 	%r698, %r692, %r697;
	shl.b32 	%r699, %r698, 16;
	or.b32  	%r700, %r699, %r185;
	or.b32  	%r701, %r700, %r184;
	or.b32  	%r702, %r701, %r186;
	mul.wide.s32 	%rd51, %r702, 4;
	add.s64 	%rd52, %rd3, %rd51;
	ld.global.v4.u32 	{%r703, %r704, %r705, %r706}, [%rd52];
	selp.b32 	%r707, %r688, %r686, %p231;
	shfl.sync.bfly.b32	%r708, %r707, 4, 31, -1;
	selp.b32 	%r576, %r686, %r708, %p231;
	selp.b32 	%r581, %r708, %r688, %p231;
	selp.b32 	%r709, %r689, %r687, %p231;
	shfl.sync.bfly.b32	%r710, %r709, 4, 31, -1;
	selp.b32 	%r584, %r687, %r710, %p231;
	selp.b32 	%r589, %r710, %r689, %p231;
	selp.b32 	%r711, %r705, %r703, %p231;
	shfl.sync.bfly.b32	%r712, %r711, 4, 31, -1;
	selp.b32 	%r592, %r703, %r712, %p231;
	selp.b32 	%r597, %r712, %r705, %p231;
	selp.b32 	%r713, %r706, %r704, %p231;
	shfl.sync.bfly.b32	%r714, %r713, 4, 31, -1;
	selp.b32 	%r600, %r704, %r714, %p231;
	selp.b32 	%r605, %r714, %r706, %p231;
	shl.b32 	%r577, %r581, 4;
	mov.u32 	%r575, 252645135;
	// begin inline asm
	lop3.b32 %r607, %r575, %r576, %r577, 202;
	// end inline asm
	shr.u32 	%r580, %r576, 4;
	// begin inline asm
	lop3.b32 %r623, %r575, %r580, %r581, 202;
	// end inline asm
	shl.b32 	%r585, %r589, 4;
	// begin inline asm
	lop3.b32 %r615, %r575, %r584, %r585, 202;
	// end inline asm
	shr.u32 	%r588, %r584, 4;
	// begin inline asm
	lop3.b32 %r631, %r575, %r588, %r589, 202;
	// end inline asm
	shl.b32 	%r593, %r597, 4;
	// begin inline asm
	lop3.b32 %r608, %r575, %r592, %r593, 202;
	// end inline asm
	shr.u32 	%r596, %r592, 4;
	// begin inline asm
	lop3.b32 %r624, %r575, %r596, %r597, 202;
	// end inline asm
	shl.b32 	%r601, %r605, 4;
	// begin inline asm
	lop3.b32 %r616, %r575, %r600, %r601, 202;
	// end inline asm
	shr.u32 	%r604, %r600, 4;
	// begin inline asm
	lop3.b32 %r632, %r575, %r604, %r605, 202;
	// end inline asm
	mov.u32 	%r609, 25152;
	// begin inline asm
	prmt.b32 %r639, %r607, %r608, %r609;
	// end inline asm
	mov.u32 	%r613, 29521;
	// begin inline asm
	prmt.b32 %r655, %r607, %r608, %r613;
	// end inline asm
	// begin inline asm
	prmt.b32 %r647, %r615, %r616, %r609;
	// end inline asm
	// begin inline asm
	prmt.b32 %r663, %r615, %r616, %r613;
	// end inline asm
	// begin inline asm
	prmt.b32 %r640, %r623, %r624, %r609;
	// end inline asm
	// begin inline asm
	prmt.b32 %r656, %r623, %r624, %r613;
	// end inline asm
	// begin inline asm
	prmt.b32 %r648, %r631, %r632, %r609;
	// end inline asm
	// begin inline asm
	prmt.b32 %r664, %r631, %r632, %r613;
	// end inline asm
	mov.u32 	%r665, 21520;
	// begin inline asm
	prmt.b32 %r638, %r639, %r640, %r665;
	// end inline asm
	mov.u32 	%r669, 30258;
	// begin inline asm
	prmt.b32 %r642, %r639, %r640, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r646, %r647, %r648, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r650, %r647, %r648, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r654, %r655, %r656, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r658, %r655, %r656, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r662, %r663, %r664, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r666, %r663, %r664, %r669;
	// end inline asm
	mul.hi.s32 	%r715, %r675, 715827883;
	shr.u32 	%r716, %r715, 31;
	shr.s32 	%r717, %r715, 2;
	add.s32 	%r718, %r717, %r716;
	mul.lo.s32 	%r719, %r718, 24;
	sub.s32 	%r720, %r675, %r719;
	add.s32 	%r721, %r720, %r188;
	mul.wide.s32 	%rd53, %r721, 4;
	add.s64 	%rd55, %rd39, %rd53;
	st.shared.u32 	[%rd55], %r638;
	add.s32 	%r722, %r721, 128;
	mul.wide.u32 	%rd56, %r722, 4;
	add.s64 	%rd57, %rd39, %rd56;
	st.shared.u32 	[%rd57], %r646;
	add.s32 	%r723, %r721, 64;
	mul.wide.u32 	%rd58, %r723, 4;
	add.s64 	%rd59, %rd39, %rd58;
	st.shared.u32 	[%rd59], %r642;
	add.s32 	%r724, %r721, 192;
	mul.wide.u32 	%rd60, %r724, 4;
	add.s64 	%rd61, %rd39, %rd60;
	st.shared.u32 	[%rd61], %r650;
	add.s32 	%r725, %r721, 32;
	mul.wide.u32 	%rd62, %r725, 4;
	add.s64 	%rd63, %rd39, %rd62;
	st.shared.u32 	[%rd63], %r654;
	add.s32 	%r726, %r721, 160;
	mul.wide.u32 	%rd64, %r726, 4;
	add.s64 	%rd65, %rd39, %rd64;
	st.shared.u32 	[%rd65], %r662;
	add.s32 	%r727, %r721, 96;
	mul.wide.u32 	%rd66, %r727, 4;
	add.s64 	%rd67, %rd39, %rd66;
	st.shared.u32 	[%rd67], %r658;
	add.s32 	%r728, %r721, 224;
	mul.wide.u32 	%rd68, %r728, 4;
	add.s64 	%rd69, %rd39, %rd68;
	st.shared.u32 	[%rd69], %r666;
	bar.sync 	0;
	add.s32 	%r729, %r673, %r189;
	cvt.u16.u32 	%rs48, %r729;
	mul.hi.s16 	%rs49, %rs48, 10923;
	shr.u16 	%rs50, %rs49, 15;
	shr.s16 	%rs51, %rs49, 2;
	add.s16 	%rs52, %rs51, %rs50;
	mul.lo.s16 	%rs53, %rs52, 24;
	sub.s16 	%rs54, %rs48, %rs53;
	cvt.s32.s16 	%r730, %rs54;
	add.s32 	%r731, %r2, %r730;
	mul.wide.s32 	%rd70, %r731, 4;
	add.s64 	%rd71, %rd39, %rd70;
	ld.shared.u32 	%r732, [%rd71];
	add.s32 	%r733, %r190, %r730;
	mul.wide.s32 	%rd72, %r733, 4;
	add.s64 	%rd73, %rd39, %rd72;
	ld.shared.u32 	%r734, [%rd73];
	add.s32 	%r735, %r191, %r730;
	mul.wide.u32 	%rd74, %r735, 4;
	add.s64 	%rd75, %rd39, %rd74;
	ld.shared.u32 	%r736, [%rd75];
	add.s32 	%r737, %r192, %r730;
	mul.wide.u32 	%rd76, %r737, 4;
	add.s64 	%rd77, %rd39, %rd76;
	ld.shared.u32 	%r738, [%rd77];
	add.s32 	%r739, %r193, %r730;
	mul.wide.u32 	%rd78, %r739, 4;
	add.s64 	%rd79, %rd39, %rd78;
	ld.shared.u32 	%r740, [%rd79];
	add.s32 	%r741, %r194, %r730;
	mul.wide.u32 	%rd80, %r741, 4;
	add.s64 	%rd81, %rd39, %rd80;
	ld.shared.u32 	%r742, [%rd81];
	add.s32 	%r743, %r195, %r730;
	mul.wide.u32 	%rd82, %r743, 4;
	add.s64 	%rd83, %rd39, %rd82;
	ld.shared.u32 	%r744, [%rd83];
	add.s32 	%r745, %r196, %r730;
	mul.wide.u32 	%rd84, %r745, 4;
	add.s64 	%rd85, %rd39, %rd84;
	ld.shared.u32 	%r746, [%rd85];
	add.s32 	%r747, %r197, %r730;
	mul.wide.u32 	%rd86, %r747, 4;
	add.s64 	%rd87, %rd39, %rd86;
	ld.shared.u32 	%r748, [%rd87];
	add.s32 	%r749, %r198, %r730;
	mul.wide.u32 	%rd88, %r749, 4;
	add.s64 	%rd89, %rd39, %rd88;
	ld.shared.u32 	%r750, [%rd89];
	add.s32 	%r751, %r199, %r730;
	mul.wide.s32 	%rd90, %r751, 4;
	add.s64 	%rd91, %rd39, %rd90;
	ld.shared.u32 	%r752, [%rd91];
	bar.sync 	0;
	shfl.sync.idx.b32	%r753, %r176, 0, 31, -1;
	shfl.sync.idx.b32	%r754, %r176, 1, 31, -1;
	shfl.sync.idx.b32	%r755, %r176, 2, 31, -1;
	shfl.sync.idx.b32	%r756, %r176, 3, 31, -1;
	shfl.sync.idx.b32	%r757, %r176, 4, 31, -1;
	shfl.sync.idx.b32	%r758, %r176, 5, 31, -1;
	shfl.sync.idx.b32	%r759, %r176, 6, 31, -1;
	shfl.sync.idx.b32	%r760, %r176, 7, 31, -1;
	shfl.sync.idx.b32	%r761, %r176, 8, 31, -1;
	shfl.sync.idx.b32	%r762, %r176, 9, 31, -1;
	shfl.sync.idx.b32	%r763, %r176, 10, 31, -1;
	shfl.sync.idx.b32	%r764, %r176, 11, 31, -1;
	shfl.sync.idx.b32	%r765, %r176, 12, 31, -1;
	shfl.sync.idx.b32	%r766, %r176, 13, 31, -1;
	shfl.sync.idx.b32	%r767, %r176, 14, 31, -1;
	shfl.sync.idx.b32	%r768, %r176, 15, 31, -1;
	add.s32 	%r769, %r753, %r730;
	mul.wide.s32 	%rd92, %r769, 4;
	add.s64 	%rd93, %rd39, %rd92;
	st.shared.u32 	[%rd93], %r732;
	add.s32 	%r770, %r754, %r730;
	mul.wide.s32 	%rd94, %r770, 4;
	add.s64 	%rd95, %rd39, %rd94;
	st.shared.u32 	[%rd95], %r734;
	add.s32 	%r771, %r755, %r730;
	mul.wide.s32 	%rd96, %r771, 4;
	add.s64 	%rd97, %rd39, %rd96;
	st.shared.u32 	[%rd97], %r736;
	add.s32 	%r772, %r756, %r730;
	mul.wide.s32 	%rd98, %r772, 4;
	add.s64 	%rd99, %rd39, %rd98;
	st.shared.u32 	[%rd99], %r738;
	add.s32 	%r773, %r757, %r730;
	mul.wide.s32 	%rd100, %r773, 4;
	add.s64 	%rd101, %rd39, %rd100;
	st.shared.u32 	[%rd101], %r740;
	add.s32 	%r774, %r758, %r730;
	mul.wide.s32 	%rd102, %r774, 4;
	add.s64 	%rd103, %rd39, %rd102;
	st.shared.u32 	[%rd103], %r742;
	add.s32 	%r775, %r759, %r730;
	mul.wide.s32 	%rd104, %r775, 4;
	add.s64 	%rd105, %rd39, %rd104;
	st.shared.u32 	[%rd105], %r744;
	add.s32 	%r776, %r760, %r730;
	mul.wide.s32 	%rd106, %r776, 4;
	add.s64 	%rd107, %rd39, %rd106;
	st.shared.u32 	[%rd107], %r746;
	add.s32 	%r777, %r761, %r730;
	mul.wide.s32 	%rd108, %r777, 4;
	add.s64 	%rd109, %rd39, %rd108;
	st.shared.u32 	[%rd109], %r748;
	add.s32 	%r778, %r762, %r730;
	mul.wide.s32 	%rd110, %r778, 4;
	add.s64 	%rd111, %rd39, %rd110;
	st.shared.u32 	[%rd111], %r750;
	selp.b32 	%r779, 0, %r752, %p230;
	add.s32 	%r780, %r763, %r730;
	mul.wide.s32 	%rd112, %r780, 4;
	add.s64 	%rd113, %rd39, %rd112;
	st.shared.u32 	[%rd113], %r779;
	add.s32 	%r781, %r764, %r730;
	mul.wide.s32 	%rd114, %r781, 4;
	add.s64 	%rd115, %rd39, %rd114;
	st.shared.u32 	[%rd115], %r484;
	add.s32 	%r782, %r765, %r730;
	mul.wide.s32 	%rd116, %r782, 4;
	add.s64 	%rd117, %rd39, %rd116;
	st.shared.u32 	[%rd117], %r484;
	add.s32 	%r783, %r766, %r730;
	mul.wide.s32 	%rd118, %r783, 4;
	add.s64 	%rd119, %rd39, %rd118;
	st.shared.u32 	[%rd119], %r484;
	add.s32 	%r784, %r767, %r730;
	mul.wide.s32 	%rd120, %r784, 4;
	add.s64 	%rd121, %rd39, %rd120;
	st.shared.u32 	[%rd121], %r484;
	add.s32 	%r785, %r768, %r730;
	mul.wide.s32 	%rd122, %r785, 4;
	add.s64 	%rd123, %rd39, %rd122;
	st.shared.u32 	[%rd123], %r484;
	bar.sync 	0;
	mov.u32 	%r93, %r484;
	mov.u32 	%r94, %r484;
	mov.u32 	%r95, %r484;
	mov.u32 	%r96, %r484;
	mov.u32 	%r97, %r484;
	mov.u32 	%r98, %r484;
	mov.u32 	%r99, %r484;
	mov.u32 	%r100, %r484;
	mov.u32 	%r101, %r484;
	mov.u32 	%r102, %r484;
	mov.u32 	%r103, %r484;
	mov.u32 	%r104, %r484;
	mov.u32 	%r105, %r484;
	mov.u32 	%r106, %r484;
	mov.u32 	%r107, %r484;
	mov.u32 	%r108, %r484;
	@%p229 bra 	$L__BB0_189;
	bra.uni 	$L__BB0_135;
$L__BB0_189:                            // %oksrem2560
                                        //   in Loop: Header=BB0_134 Depth=1
	add.s32 	%r92, %r673, %r200;
	ld.shared.u32 	%r93, [%rd12];
	ld.shared.u32 	%r94, [%rd13];
	ld.shared.u32 	%r95, [%rd14+12];
	ld.shared.u32 	%r96, [%rd15+12];
	ld.shared.u32 	%r97, [%rd14+24];
	ld.shared.u32 	%r98, [%rd15+24];
	ld.shared.u32 	%r99, [%rd14+36];
	ld.shared.u32 	%r100, [%rd15+36];
	add.s32 	%r786, %r92, 12;
	mul.hi.u32 	%r787, %r786, -1431655765;
	shr.u32 	%r788, %r787, 4;
	mul.lo.s32 	%r789, %r788, 24;
	sub.s32 	%r790, %r786, %r789;
	add.s32 	%r791, %r201, %r790;
	mul.wide.u32 	%rd124, %r791, 4;
	add.s64 	%rd126, %rd39, %rd124;
	ld.shared.u32 	%r101, [%rd126];
	add.s32 	%r792, %r202, %r790;
	mul.wide.u32 	%rd127, %r792, 4;
	add.s64 	%rd128, %rd39, %rd127;
	ld.shared.u32 	%r102, [%rd128];
	ld.shared.u32 	%r103, [%rd14+60];
	ld.shared.u32 	%r104, [%rd15+60];
	ld.shared.u32 	%r105, [%rd14+72];
	ld.shared.u32 	%r106, [%rd15+72];
	ld.shared.u32 	%r107, [%rd14+84];
	ld.shared.u32 	%r108, [%rd15+84];
$L__BB0_135:                            // %L8579
                                        //   in Loop: Header=BB0_134 Depth=1
	bar.sync 	0;
	mov.u16 	%rs3, %rs2;
	mov.u32 	%r112, %r484;
	bra.uni 	$L__BB0_136;
$L__BB0_146:                            // %L19562
                                        //   in Loop: Header=BB0_136 Depth=2
	add.s32 	%r110, %r110, 1;
	mov.u32 	%r109, 0;
	mov.u32 	%r111, %r109;
$L__BB0_147:                            // %L19563
                                        //   in Loop: Header=BB0_136 Depth=2
	bar.sync 	0;
	add.s32 	%r112, %r112, 6;
	add.s16 	%rs3, %rs3, 6;
	setp.ne.s32 	%p243, %r112, 24;
	@%p243 bra 	$L__BB0_136;
	bra.uni 	$L__BB0_148;
$L__BB0_136:                            // %L8597
                                        //   Parent Loop BB0_134 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p232, %r112, 0;
	selp.b32 	%r1186, %r93, 0, %p232;
	setp.eq.s32 	%p233, %r112, 6;
	selp.b32 	%r1187, %r97, %r1186, %p233;
	setp.eq.s32 	%p234, %r112, 12;
	selp.b32 	%r1188, %r101, %r1187, %p234;
	setp.eq.s32 	%p235, %r112, 18;
	selp.b32 	%r1189, %r105, %r1188, %p235;
	selp.b32 	%r1190, %r94, 0, %p232;
	selp.b32 	%r1191, %r98, %r1190, %p233;
	selp.b32 	%r1192, %r102, %r1191, %p234;
	selp.b32 	%r1193, %r106, %r1192, %p235;
	selp.b32 	%r1194, %r95, 0, %p232;
	selp.b32 	%r1195, %r99, %r1194, %p233;
	selp.b32 	%r1196, %r103, %r1195, %p234;
	selp.b32 	%r1197, %r107, %r1196, %p235;
	selp.b32 	%r1198, %r96, 0, %p232;
	selp.b32 	%r1199, %r100, %r1198, %p233;
	selp.b32 	%r1200, %r104, %r1199, %p234;
	selp.b32 	%r1201, %r108, %r1200, %p235;
	mov.u16 	%rs92, 25600;
	// begin inline asm
	mov.b32 %r799, {%rs92, %rs92};
	// end inline asm
	mov.u16 	%rs94, 21504;
	// begin inline asm
	mov.b32 %r810, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r798, %r1189, -2004318072;
	mov.u32 	%r935, 983055;
	// begin inline asm
	lop3.b32 %r796, %r935, %r798, %r799, 202;
	// end inline asm
	mov.u16 	%rs98, 18432;
	// begin inline asm
	mov.b32 %r800, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r801, %r799, %r800;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r804, %r796, %r801;
	// end inline asm
	mov.u32 	%r946, 15728880;
	// begin inline asm
	lop3.b32 %r807, %r946, %r798, %r810, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r811, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r812, %r810, %r811;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r815, %r807, %r812;
	// end inline asm
	// begin inline asm
	mov.b32 %r845, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r856, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r844, %r1193, -2004318072;
	// begin inline asm
	lop3.b32 %r842, %r935, %r844, %r845, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r846, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r847, %r845, %r846;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r850, %r842, %r847;
	// end inline asm
	// begin inline asm
	lop3.b32 %r853, %r946, %r844, %r856, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r857, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r858, %r856, %r857;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r861, %r853, %r858;
	// end inline asm
	// begin inline asm
	mov.b32 %r891, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r902, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r890, %r1197, -2004318072;
	// begin inline asm
	lop3.b32 %r888, %r935, %r890, %r891, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r892, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r893, %r891, %r892;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r896, %r888, %r893;
	// end inline asm
	// begin inline asm
	lop3.b32 %r899, %r946, %r890, %r902, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r903, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r904, %r902, %r903;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r907, %r899, %r904;
	// end inline asm
	// begin inline asm
	mov.b32 %r937, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r948, {%rs94, %rs94};
	// end inline asm
	xor.b32  	%r936, %r1201, -2004318072;
	// begin inline asm
	lop3.b32 %r934, %r935, %r936, %r937, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r938, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r939, %r937, %r938;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r942, %r934, %r939;
	// end inline asm
	// begin inline asm
	lop3.b32 %r945, %r946, %r936, %r948, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r949, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r950, %r948, %r949;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r953, %r945, %r950;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r804;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r978, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r180;
    mov.b32 {%r2re, %r2im}, %r850;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r981, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r181;
    mov.b32 {%r2re, %r2im}, %r815;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r984, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r182;
    mov.b32 {%r2re, %r2im}, %r861;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r987, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r896;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r990, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r180;
    mov.b32 {%r2re, %r2im}, %r942;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r993, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r181;
    mov.b32 {%r2re, %r2im}, %r907;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r996, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r182;
    mov.b32 {%r2re, %r2im}, %r953;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r999, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1002, %r1003}, {%r278, %r281}, {%r978}, {%r484, %r484};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1009, %r1010}, {%r278, %r281}, {%r981}, {%r484, %r484};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1016, %r1017}, {%r278, %r281}, {%r984}, {%r484, %r484};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1023, %r1024}, {%r278, %r281}, {%r987}, {%r484, %r484};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1030, %r1031}, {%r278, %r281}, {%r990}, {%r484, %r484};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1037, %r1038}, {%r278, %r281}, {%r993}, {%r484, %r484};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1044, %r1045}, {%r278, %r281}, {%r996}, {%r484, %r484};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1051, %r1052}, {%r278, %r281}, {%r999}, {%r484, %r484};
	// end inline asm
	@%p1 bra 	$L__BB0_190;
	bra.uni 	$L__BB0_137;
$L__BB0_190:                            // %pass3911
                                        //   in Loop: Header=BB0_136 Depth=2
	// begin inline asm
	neg.f16x2 %r1058, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1060, %r1058, %r1003;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1063, %r330, %r1002, %r1060;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1067, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1069, %r1067, %r1010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1072, %r330, %r1009, %r1069;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1076, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1078, %r1076, %r1017;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1081, %r330, %r1016, %r1078;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1085, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1087, %r1085, %r1024;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1090, %r330, %r1023, %r1087;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1094, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1096, %r1094, %r1031;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1099, %r330, %r1030, %r1096;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1103, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1105, %r1103, %r1038;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1108, %r330, %r1037, %r1105;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1112, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1114, %r1112, %r1045;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1117, %r330, %r1044, %r1114;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1121, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1123, %r1121, %r1052;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1126, %r330, %r1051, %r1123;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1130, %r333, %r1002;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1133, %r330, %r1003, %r1130;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1137, %r333, %r1009;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1140, %r330, %r1010, %r1137;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1144, %r333, %r1016;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1147, %r330, %r1017, %r1144;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1151, %r333, %r1023;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1154, %r330, %r1024, %r1151;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1158, %r333, %r1030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1161, %r330, %r1031, %r1158;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1165, %r333, %r1037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1168, %r330, %r1038, %r1165;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1172, %r333, %r1044;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1175, %r330, %r1045, %r1172;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1179, %r333, %r1051;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1182, %r330, %r1052, %r1179;
	// end inline asm
	mov.u32 	%r1351, 0;
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1275, %r1276}, {%r374, %r377}, {%r1063, %r1133}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1283, %r1284}, {%r374, %r377}, {%r1072, %r1140}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1291, %r1292}, {%r374, %r377}, {%r1081, %r1147}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1299, %r1300}, {%r374, %r377}, {%r1090, %r1154}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1307, %r1308}, {%r374, %r377}, {%r1099, %r1161}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1315, %r1316}, {%r374, %r377}, {%r1108, %r1168}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1323, %r1324}, {%r374, %r377}, {%r1117, %r1175}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1331, %r1332}, {%r374, %r377}, {%r1126, %r1182}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1274, %r1275, %r1276, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1278, %r1275, %r1276, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1282, %r1283, %r1284, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1286, %r1283, %r1284, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1290, %r1291, %r1292, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1294, %r1291, %r1292, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1298, %r1299, %r1300, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1302, %r1299, %r1300, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1306, %r1307, %r1308, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1310, %r1307, %r1308, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1314, %r1315, %r1316, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1318, %r1315, %r1316, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1322, %r1323, %r1324, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1326, %r1323, %r1324, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1330, %r1331, %r1332, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1334, %r1331, %r1332, %r669;
	// end inline asm
	add.s32 	%r1384, %r87, %r112;
	mul.hi.u32 	%r1385, %r1384, -1431655765;
	shr.u32 	%r1386, %r1385, 2;
	mul.lo.s32 	%r1387, %r1386, 6;
	sub.s32 	%r1388, %r1384, %r1387;
	shl.b32 	%r1389, %r1388, 4;
	add.s32 	%r1390, %r207, %r1389;
	mul.wide.u32 	%rd131, %r1390, 4;
	add.s64 	%rd133, %rd39, %rd131;
	st.shared.u32 	[%rd133], %r1274;
	cvt.u64.u32 	%rd134, %r1389;
	cvt.u64.u32 	%rd135, %r206;
	cvt.u64.u32 	%rd136, %r205;
	cvt.u64.u32 	%rd137, %r204;
	cvt.u64.u32 	%rd138, %r203;
	add.s64 	%rd139, %rd138, %rd137;
	add.s64 	%rd140, %rd139, %rd136;
	add.s64 	%rd16, %rd140, %rd135;
	add.s64 	%rd141, %rd16, %rd134;
	shl.b64 	%rd142, %rd141, 2;
	add.s64 	%rd143, %rd39, %rd142;
	st.shared.u32 	[%rd143+6304], %r1278;
	add.s32 	%r1391, %r208, %r1389;
	mul.wide.u32 	%rd144, %r1391, 4;
	add.s64 	%rd145, %rd39, %rd144;
	st.shared.u32 	[%rd145], %r1282;
	add.s32 	%r1392, %r209, %r1389;
	mul.wide.u32 	%rd146, %r1392, 4;
	add.s64 	%rd147, %rd39, %rd146;
	st.shared.u32 	[%rd147], %r1286;
	st.shared.u32 	[%rd143+32], %r1290;
	st.shared.u32 	[%rd143+6336], %r1294;
	add.s32 	%r1393, %r210, %r1389;
	mul.wide.u32 	%rd148, %r1393, 4;
	add.s64 	%rd149, %rd39, %rd148;
	st.shared.u32 	[%rd149], %r1298;
	add.s32 	%r1394, %r211, %r1389;
	mul.wide.u32 	%rd150, %r1394, 4;
	add.s64 	%rd151, %rd39, %rd150;
	st.shared.u32 	[%rd151], %r1302;
	add.s32 	%r1395, %r1384, 3;
	mul.hi.u32 	%r1396, %r1395, -1431655765;
	shr.u32 	%r1397, %r1396, 2;
	mul.lo.s32 	%r1398, %r1397, 6;
	sub.s32 	%r1399, %r1395, %r1398;
	shl.b32 	%r1400, %r1399, 4;
	add.s32 	%r1401, %r207, %r1400;
	mul.wide.u32 	%rd152, %r1401, 4;
	add.s64 	%rd153, %rd39, %rd152;
	st.shared.u32 	[%rd153], %r1306;
	cvt.u64.u32 	%rd154, %r1400;
	add.s64 	%rd155, %rd16, %rd154;
	shl.b64 	%rd156, %rd155, 2;
	add.s64 	%rd157, %rd39, %rd156;
	st.shared.u32 	[%rd157+6304], %r1310;
	add.s32 	%r1402, %r208, %r1400;
	mul.wide.u32 	%rd158, %r1402, 4;
	add.s64 	%rd159, %rd39, %rd158;
	st.shared.u32 	[%rd159], %r1314;
	add.s32 	%r1403, %r209, %r1400;
	mul.wide.u32 	%rd160, %r1403, 4;
	add.s64 	%rd161, %rd39, %rd160;
	st.shared.u32 	[%rd161], %r1318;
	st.shared.u32 	[%rd157+32], %r1322;
	st.shared.u32 	[%rd157+6336], %r1326;
	add.s32 	%r1404, %r210, %r1400;
	mul.wide.u32 	%rd162, %r1404, 4;
	add.s64 	%rd163, %rd39, %rd162;
	st.shared.u32 	[%rd163], %r1330;
	add.s32 	%r1405, %r211, %r1400;
	mul.wide.u32 	%rd164, %r1405, 4;
	add.s64 	%rd165, %rd39, %rd164;
	st.shared.u32 	[%rd165], %r1334;
	bar.sync 	0;
	mul.hi.s16 	%rs103, %rs3, 10923;
	shr.u16 	%rs104, %rs103, 15;
	add.s16 	%rs105, %rs103, %rs104;
	mul.lo.s16 	%rs106, %rs105, 6;
	sub.s16 	%rs107, %rs3, %rs106;
	mul.wide.s16 	%r1406, %rs107, 16;
	add.s32 	%r1407, %r212, %r1406;
	mul.wide.s32 	%rd166, %r1407, 4;
	add.s64 	%rd167, %rd39, %rd166;
	ld.shared.u32 	%r1342, [%rd167];
	add.s32 	%r1408, %r213, %r1406;
	mul.wide.s32 	%rd168, %r1408, 4;
	add.s64 	%rd169, %rd39, %rd168;
	ld.shared.u32 	%r1349, [%rd169];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1338, %r1339}, {%r386, %r389}, {%r1342}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1345, %r1346}, {%r386, %r389}, {%r1349}, {%r1351, %r1351};
	// end inline asm
	@%p236 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_191;
$L__BB0_192:                            // %pass6551
                                        //   in Loop: Header=BB0_136 Depth=2
	// begin inline asm
	neg.f16x2 %r1352, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1354, %r1352, %r1339;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1357, %r424, %r1338, %r1354;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1361, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1363, %r1361, %r1346;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1366, %r424, %r1345, %r1363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1370, %r427, %r1338;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1373, %r424, %r1339, %r1370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1377, %r427, %r1345;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1380, %r424, %r1346, %r1377;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1428, %r1431}, {%r470, %r473}, {%r1357, %r1373}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1435, %r1439}, {%r470, %r473}, {%r1366, %r1380}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1427, %r1428, %r1428;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1430, %r1431, %r1431, %r1427;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1434, %r1435, %r1435, %r1430;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1438, %r1439, %r1439, %r1434;
	// end inline asm
	mov.u32 	%r1526, 442899046;
	// begin inline asm
	fma.rn.f16x2 %r1442, %r1526, %r1438, %r111;
	// end inline asm
	add.s32 	%r240, %r88, %r112;
	add.s32 	%r1529, %r240, 1;
	mul.hi.u32 	%r1530, %r1529, -1431655765;
	shr.u32 	%r1531, %r1530, 2;
	mul.lo.s32 	%r1532, %r1531, 6;
	sub.s32 	%r1533, %r1529, %r1532;
	shl.b32 	%r1534, %r1533, 4;
	add.s32 	%r1535, %r212, %r1534;
	mul.wide.u32 	%rd172, %r1535, 4;
	add.s64 	%rd174, %rd39, %rd172;
	ld.shared.u32 	%r1450, [%rd174];
	add.s32 	%r1536, %r213, %r1534;
	mul.wide.u32 	%rd175, %r1536, 4;
	add.s64 	%rd176, %rd39, %rd175;
	ld.shared.u32 	%r1457, [%rd176];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1467, %r1464}, {%r386, %r389}, {%r1450}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1476, %r1473}, {%r386, %r389}, {%r1457}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1460, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1462, %r1460, %r1464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1465, %r424, %r1467, %r1462;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1469, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1471, %r1469, %r1473;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1474, %r424, %r1476, %r1471;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1478, %r427, %r1467;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1481, %r424, %r1464, %r1478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1485, %r427, %r1476;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1488, %r424, %r1473, %r1485;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1511, %r1514}, {%r470, %r473}, {%r1465, %r1481}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1518, %r1522}, {%r470, %r473}, {%r1474, %r1488}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1510, %r1511, %r1511;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1513, %r1514, %r1514, %r1510;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1517, %r1518, %r1518, %r1513;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1521, %r1522, %r1522, %r1517;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3061, %r1526, %r1521, %r1442;
	// end inline asm
	add.s32 	%r3059, %r109, 2;
	setp.eq.s32 	%p237, %r3059, 40;
	@%p237 bra 	$L__BB0_138;
	bra.uni 	$L__BB0_193;
$L__BB0_138:                            // %L15473
                                        //   in Loop: Header=BB0_136 Depth=2
	setp.gt.u32 	%p238, %r265, 7;
	@%p238 bra 	$L__BB0_140;
// %bb.139:                             // %L15533
                                        //   in Loop: Header=BB0_136 Depth=2
	mad.lo.s32 	%r1537, %r110, 192, %r214;
	mul.wide.u32 	%rd177, %r1537, 4;
	add.s64 	%rd6, %rd4, %rd177;
	st.global.u32 	[%rd6], %r3061;
$L__BB0_140:                            // %L15672
                                        //   in Loop: Header=BB0_136 Depth=2
	add.s32 	%r110, %r110, 1;
	mov.u32 	%r3059, 0;
	mov.u32 	%r3061, %r3059;
$L__BB0_193:                            // %oksrem7079
                                        //   in Loop: Header=BB0_136 Depth=2
	add.s32 	%r1705, %r240, 2;
	mul.hi.u32 	%r1706, %r1705, -1431655765;
	shr.u32 	%r1707, %r1706, 2;
	mul.lo.s32 	%r1708, %r1707, 6;
	sub.s32 	%r1709, %r1705, %r1708;
	shl.b32 	%r1710, %r1709, 4;
	add.s32 	%r1711, %r212, %r1710;
	mul.wide.u32 	%rd178, %r1711, 4;
	add.s64 	%rd180, %rd39, %rd178;
	ld.shared.u32 	%r1543, [%rd180];
	add.s32 	%r1712, %r213, %r1710;
	mul.wide.u32 	%rd181, %r1712, 4;
	add.s64 	%rd182, %rd39, %rd181;
	ld.shared.u32 	%r1550, [%rd182];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1560, %r1557}, {%r386, %r389}, {%r1543}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1569, %r1566}, {%r386, %r389}, {%r1550}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1553, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1555, %r1553, %r1557;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1558, %r424, %r1560, %r1555;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1562, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1564, %r1562, %r1566;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1567, %r424, %r1569, %r1564;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1571, %r427, %r1560;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1574, %r424, %r1557, %r1571;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1578, %r427, %r1569;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1581, %r424, %r1566, %r1578;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1604, %r1607}, {%r470, %r473}, {%r1558, %r1574}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1611, %r1615}, {%r470, %r473}, {%r1567, %r1581}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1603, %r1604, %r1604;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1606, %r1607, %r1607, %r1603;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1610, %r1611, %r1611, %r1606;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1614, %r1615, %r1615, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1618, %r1526, %r1614, %r3061;
	// end inline asm
	add.s32 	%r1713, %r240, 3;
	mul.hi.u32 	%r1714, %r1713, -1431655765;
	shr.u32 	%r1715, %r1714, 2;
	mul.lo.s32 	%r1716, %r1715, 6;
	sub.s32 	%r1717, %r1713, %r1716;
	shl.b32 	%r1718, %r1717, 4;
	add.s32 	%r1719, %r212, %r1718;
	mul.wide.u32 	%rd183, %r1719, 4;
	add.s64 	%rd184, %rd39, %rd183;
	ld.shared.u32 	%r1626, [%rd184];
	add.s32 	%r1720, %r213, %r1718;
	mul.wide.u32 	%rd185, %r1720, 4;
	add.s64 	%rd186, %rd39, %rd185;
	ld.shared.u32 	%r1633, [%rd186];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1643, %r1640}, {%r386, %r389}, {%r1626}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1652, %r1649}, {%r386, %r389}, {%r1633}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1636, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1638, %r1636, %r1640;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1641, %r424, %r1643, %r1638;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1645, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1647, %r1645, %r1649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1650, %r424, %r1652, %r1647;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1654, %r427, %r1643;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1657, %r424, %r1640, %r1654;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1661, %r427, %r1652;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1664, %r424, %r1649, %r1661;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1687, %r1690}, {%r470, %r473}, {%r1641, %r1657}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1694, %r1698}, {%r470, %r473}, {%r1650, %r1664}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1686, %r1687, %r1687;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1689, %r1690, %r1690, %r1686;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1693, %r1694, %r1694, %r1689;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1697, %r1698, %r1698, %r1693;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3064, %r1526, %r1697, %r1618;
	// end inline asm
	add.s32 	%r3062, %r3059, 2;
	setp.eq.s32 	%p239, %r3062, 40;
	@%p239 bra 	$L__BB0_141;
	bra.uni 	$L__BB0_194;
$L__BB0_141:                            // %L17418
                                        //   in Loop: Header=BB0_136 Depth=2
	setp.gt.u32 	%p240, %r265, 7;
	@%p240 bra 	$L__BB0_143;
// %bb.142:                             // %L17478
                                        //   in Loop: Header=BB0_136 Depth=2
	mad.lo.s32 	%r1721, %r110, 192, %r214;
	mul.wide.u32 	%rd187, %r1721, 4;
	add.s64 	%rd7, %rd4, %rd187;
	st.global.u32 	[%rd7], %r3064;
$L__BB0_143:                            // %L17617
                                        //   in Loop: Header=BB0_136 Depth=2
	add.s32 	%r110, %r110, 1;
	mov.u32 	%r3062, 0;
	mov.u32 	%r3064, %r3062;
$L__BB0_194:                            // %oksrem7932
                                        //   in Loop: Header=BB0_136 Depth=2
	add.s32 	%r1889, %r240, 4;
	mul.hi.u32 	%r1890, %r1889, -1431655765;
	shr.u32 	%r1891, %r1890, 2;
	mul.lo.s32 	%r1892, %r1891, 6;
	sub.s32 	%r1893, %r1889, %r1892;
	shl.b32 	%r1894, %r1893, 4;
	add.s32 	%r1895, %r212, %r1894;
	mul.wide.u32 	%rd188, %r1895, 4;
	add.s64 	%rd190, %rd39, %rd188;
	ld.shared.u32 	%r1727, [%rd190];
	add.s32 	%r1896, %r213, %r1894;
	mul.wide.u32 	%rd191, %r1896, 4;
	add.s64 	%rd192, %rd39, %rd191;
	ld.shared.u32 	%r1734, [%rd192];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1744, %r1741}, {%r386, %r389}, {%r1727}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1753, %r1750}, {%r386, %r389}, {%r1734}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1737, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1739, %r1737, %r1741;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1742, %r424, %r1744, %r1739;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1746, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1748, %r1746, %r1750;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1751, %r424, %r1753, %r1748;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1755, %r427, %r1744;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1758, %r424, %r1741, %r1755;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1762, %r427, %r1753;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1765, %r424, %r1750, %r1762;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1788, %r1791}, {%r470, %r473}, {%r1742, %r1758}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1795, %r1799}, {%r470, %r473}, {%r1751, %r1765}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1787, %r1788, %r1788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1790, %r1791, %r1791, %r1787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1794, %r1795, %r1795, %r1790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1798, %r1799, %r1799, %r1794;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1802, %r1526, %r1798, %r3064;
	// end inline asm
	add.s32 	%r1897, %r240, 5;
	mul.hi.u32 	%r1898, %r1897, -1431655765;
	shr.u32 	%r1899, %r1898, 2;
	mul.lo.s32 	%r1900, %r1899, 6;
	sub.s32 	%r1901, %r1897, %r1900;
	shl.b32 	%r1902, %r1901, 4;
	add.s32 	%r1903, %r212, %r1902;
	mul.wide.u32 	%rd193, %r1903, 4;
	add.s64 	%rd194, %rd39, %rd193;
	ld.shared.u32 	%r1810, [%rd194];
	add.s32 	%r1904, %r213, %r1902;
	mul.wide.u32 	%rd195, %r1904, 4;
	add.s64 	%rd196, %rd39, %rd195;
	ld.shared.u32 	%r1817, [%rd196];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1827, %r1824}, {%r386, %r389}, {%r1810}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1836, %r1833}, {%r386, %r389}, {%r1817}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1820, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1822, %r1820, %r1824;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1825, %r424, %r1827, %r1822;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1829, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1831, %r1829, %r1833;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1834, %r424, %r1836, %r1831;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1838, %r427, %r1827;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1841, %r424, %r1824, %r1838;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1845, %r427, %r1836;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1848, %r424, %r1833, %r1845;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1871, %r1874}, {%r470, %r473}, {%r1825, %r1841}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1878, %r1882}, {%r470, %r473}, {%r1834, %r1848}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1870, %r1871, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1873, %r1874, %r1874, %r1870;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1877, %r1878, %r1878, %r1873;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1881, %r1882, %r1882, %r1877;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r111, %r1526, %r1881, %r1802;
	// end inline asm
	add.s32 	%r109, %r3062, 2;
	setp.eq.s32 	%p241, %r109, 40;
	@%p241 bra 	$L__BB0_144;
	bra.uni 	$L__BB0_147;
$L__BB0_144:                            // %L19363
                                        //   in Loop: Header=BB0_136 Depth=2
	setp.gt.u32 	%p242, %r265, 7;
	@%p242 bra 	$L__BB0_146;
// %bb.145:                             // %L19423
                                        //   in Loop: Header=BB0_136 Depth=2
	mad.lo.s32 	%r1905, %r110, 192, %r214;
	mul.wide.u32 	%rd197, %r1905, 4;
	add.s64 	%rd8, %rd4, %rd197;
	st.global.u32 	[%rd8], %r111;
	bra.uni 	$L__BB0_146;
$L__BB0_148:                            // %L19584.preheader
                                        //   in Loop: Header=BB0_134 Depth=1
	mov.u16 	%rs194, %rs1;
	mov.u32 	%r3050, %r1351;
	bra.uni 	$L__BB0_149;
$L__BB0_160:                            // %L30549
                                        //   in Loop: Header=BB0_149 Depth=2
	add.s32 	%r110, %r110, 1;
	mov.u32 	%r109, %r2798;
	mov.u32 	%r111, %r2798;
$L__BB0_161:                            // %L30550
                                        //   in Loop: Header=BB0_149 Depth=2
	bar.sync 	0;
	add.s32 	%r3050, %r3050, 6;
	add.s16 	%rs194, %rs194, 6;
	setp.ne.s32 	%p254, %r3050, 24;
	@%p254 bra 	$L__BB0_149;
	bra.uni 	$L__BB0_162;
$L__BB0_149:                            // %L19584
                                        //   Parent Loop BB0_134 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p244, %r3050, 0;
	selp.b32 	%r2602, %r93, 0, %p244;
	setp.eq.s32 	%p245, %r3050, 6;
	selp.b32 	%r2603, %r97, %r2602, %p245;
	setp.eq.s32 	%p246, %r3050, 12;
	selp.b32 	%r2604, %r101, %r2603, %p246;
	setp.eq.s32 	%p247, %r3050, 18;
	selp.b32 	%r2605, %r105, %r2604, %p247;
	selp.b32 	%r2606, %r94, 0, %p244;
	selp.b32 	%r2607, %r98, %r2606, %p245;
	selp.b32 	%r2608, %r102, %r2607, %p246;
	selp.b32 	%r2609, %r106, %r2608, %p247;
	selp.b32 	%r2610, %r95, 0, %p244;
	selp.b32 	%r2611, %r99, %r2610, %p245;
	selp.b32 	%r2612, %r103, %r2611, %p246;
	selp.b32 	%r2613, %r107, %r2612, %p247;
	selp.b32 	%r2614, %r96, 0, %p244;
	selp.b32 	%r2615, %r100, %r2614, %p245;
	selp.b32 	%r2616, %r104, %r2615, %p246;
	selp.b32 	%r2617, %r108, %r2616, %p247;
	// begin inline asm
	mov.b32 %r1935, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1946, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2618, %r2605, 8;
	xor.b32  	%r1945, %r2618, 8947848;
	// begin inline asm
	lop3.b32 %r1932, %r935, %r1945, %r1935, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1936, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1937, %r1935, %r1936;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1940, %r1932, %r1937;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1943, %r946, %r1945, %r1946, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1947, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1948, %r1946, %r1947;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1951, %r1943, %r1948;
	// end inline asm
	// begin inline asm
	mov.b32 %r1981, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r1992, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2619, %r2609, 8;
	xor.b32  	%r1991, %r2619, 8947848;
	// begin inline asm
	lop3.b32 %r1978, %r935, %r1991, %r1981, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1982, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1983, %r1981, %r1982;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1986, %r1978, %r1983;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1989, %r946, %r1991, %r1992, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1993, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1994, %r1992, %r1993;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1997, %r1989, %r1994;
	// end inline asm
	// begin inline asm
	mov.b32 %r2027, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r2038, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2620, %r2613, 8;
	xor.b32  	%r2037, %r2620, 8947848;
	// begin inline asm
	lop3.b32 %r2024, %r935, %r2037, %r2027, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2028, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2029, %r2027, %r2028;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2032, %r2024, %r2029;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2035, %r946, %r2037, %r2038, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2039, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2040, %r2038, %r2039;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2043, %r2035, %r2040;
	// end inline asm
	// begin inline asm
	mov.b32 %r2073, {%rs92, %rs92};
	// end inline asm
	// begin inline asm
	mov.b32 %r2084, {%rs94, %rs94};
	// end inline asm
	shr.u32 	%r2621, %r2617, 8;
	xor.b32  	%r2083, %r2621, 8947848;
	// begin inline asm
	lop3.b32 %r2070, %r935, %r2083, %r2073, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2074, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2075, %r2073, %r2074;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2078, %r2070, %r2075;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2081, %r946, %r2083, %r2084, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2085, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2086, %r2084, %r2085;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2089, %r2081, %r2086;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r1940;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2092, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r180;
    mov.b32 {%r2re, %r2im}, %r1986;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2095, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r181;
    mov.b32 {%r2re, %r2im}, %r1951;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2098, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r182;
    mov.b32 {%r2re, %r2im}, %r1997;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2101, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r179;
    mov.b32 {%r2re, %r2im}, %r2032;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2104, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r180;
    mov.b32 {%r2re, %r2im}, %r2078;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2107, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r181;
    mov.b32 {%r2re, %r2im}, %r2043;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2110, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r182;
    mov.b32 {%r2re, %r2im}, %r2089;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2113, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2179, %r2176}, {%r278, %r281}, {%r2092}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2188, %r2185}, {%r278, %r281}, {%r2095}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2197, %r2194}, {%r278, %r281}, {%r2098}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2206, %r2203}, {%r278, %r281}, {%r2101}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2215, %r2212}, {%r278, %r281}, {%r2104}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2224, %r2221}, {%r278, %r281}, {%r2107}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2233, %r2230}, {%r278, %r281}, {%r2110}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2242, %r2239}, {%r278, %r281}, {%r2113}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2172, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2174, %r2172, %r2176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2177, %r330, %r2179, %r2174;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2181, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2183, %r2181, %r2185;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2186, %r330, %r2188, %r2183;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2190, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2192, %r2190, %r2194;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2195, %r330, %r2197, %r2192;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2199, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2201, %r2199, %r2203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2204, %r330, %r2206, %r2201;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2208, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2210, %r2208, %r2212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2213, %r330, %r2215, %r2210;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2217, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2219, %r2217, %r2221;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2222, %r330, %r2224, %r2219;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2226, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2228, %r2226, %r2230;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2231, %r330, %r2233, %r2228;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2235, %r333;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2237, %r2235, %r2239;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2240, %r330, %r2242, %r2237;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2244, %r333, %r2179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2247, %r330, %r2176, %r2244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2251, %r333, %r2188;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2254, %r330, %r2185, %r2251;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2258, %r333, %r2197;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2261, %r330, %r2194, %r2258;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2265, %r333, %r2206;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2268, %r330, %r2203, %r2265;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2272, %r333, %r2215;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2275, %r330, %r2212, %r2272;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2279, %r333, %r2224;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2282, %r330, %r2221, %r2279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2286, %r333, %r2233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2289, %r330, %r2230, %r2286;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2293, %r333, %r2242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2296, %r330, %r2239, %r2293;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2373, %r2374}, {%r374, %r377}, {%r2177, %r2247}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2381, %r2382}, {%r374, %r377}, {%r2186, %r2254}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2389, %r2390}, {%r374, %r377}, {%r2195, %r2261}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2397, %r2398}, {%r374, %r377}, {%r2204, %r2268}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2405, %r2406}, {%r374, %r377}, {%r2213, %r2275}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2413, %r2414}, {%r374, %r377}, {%r2222, %r2282}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2421, %r2422}, {%r374, %r377}, {%r2231, %r2289}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2429, %r2430}, {%r374, %r377}, {%r2240, %r2296}, {%r1351, %r1351}, %r215, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2372, %r2373, %r2374, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2376, %r2373, %r2374, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2380, %r2381, %r2382, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2384, %r2381, %r2382, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2388, %r2389, %r2390, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2392, %r2389, %r2390, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2396, %r2397, %r2398, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2400, %r2397, %r2398, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2404, %r2405, %r2406, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2408, %r2405, %r2406, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2412, %r2413, %r2414, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2416, %r2413, %r2414, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2420, %r2421, %r2422, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2424, %r2421, %r2422, %r669;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2428, %r2429, %r2430, %r665;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2432, %r2429, %r2430, %r669;
	// end inline asm
	add.s32 	%r2622, %r86, %r3050;
	mul.hi.u32 	%r2623, %r2622, -1431655765;
	shr.u32 	%r2624, %r2623, 2;
	mul.lo.s32 	%r2625, %r2624, 6;
	sub.s32 	%r2626, %r2622, %r2625;
	shl.b32 	%r2627, %r2626, 4;
	add.s32 	%r2628, %r207, %r2627;
	mul.wide.u32 	%rd198, %r2628, 4;
	add.s64 	%rd200, %rd39, %rd198;
	st.shared.u32 	[%rd200], %r2372;
	cvt.u64.u32 	%rd201, %r2627;
	add.s64 	%rd202, %rd16, %rd201;
	shl.b64 	%rd203, %rd202, 2;
	add.s64 	%rd204, %rd39, %rd203;
	st.shared.u32 	[%rd204+6304], %r2376;
	add.s32 	%r2629, %r208, %r2627;
	mul.wide.u32 	%rd205, %r2629, 4;
	add.s64 	%rd206, %rd39, %rd205;
	st.shared.u32 	[%rd206], %r2380;
	add.s32 	%r2630, %r209, %r2627;
	mul.wide.u32 	%rd207, %r2630, 4;
	add.s64 	%rd208, %rd39, %rd207;
	st.shared.u32 	[%rd208], %r2384;
	st.shared.u32 	[%rd204+32], %r2388;
	st.shared.u32 	[%rd204+6336], %r2392;
	add.s32 	%r2631, %r210, %r2627;
	mul.wide.u32 	%rd209, %r2631, 4;
	add.s64 	%rd210, %rd39, %rd209;
	st.shared.u32 	[%rd210], %r2396;
	add.s32 	%r2632, %r211, %r2627;
	mul.wide.u32 	%rd211, %r2632, 4;
	add.s64 	%rd212, %rd39, %rd211;
	st.shared.u32 	[%rd212], %r2400;
	add.s32 	%r2633, %r87, %r3050;
	add.s32 	%r2634, %r2633, 27;
	mul.hi.u32 	%r2635, %r2634, -1431655765;
	shr.u32 	%r2636, %r2635, 2;
	mul.lo.s32 	%r2637, %r2636, 6;
	sub.s32 	%r2638, %r2634, %r2637;
	shl.b32 	%r2639, %r2638, 4;
	add.s32 	%r2640, %r207, %r2639;
	mul.wide.u32 	%rd213, %r2640, 4;
	add.s64 	%rd214, %rd39, %rd213;
	st.shared.u32 	[%rd214], %r2404;
	cvt.u64.u32 	%rd215, %r2639;
	add.s64 	%rd216, %rd16, %rd215;
	shl.b64 	%rd217, %rd216, 2;
	add.s64 	%rd218, %rd39, %rd217;
	st.shared.u32 	[%rd218+6304], %r2408;
	add.s32 	%r2641, %r208, %r2639;
	mul.wide.u32 	%rd219, %r2641, 4;
	add.s64 	%rd220, %rd39, %rd219;
	st.shared.u32 	[%rd220], %r2412;
	add.s32 	%r2642, %r209, %r2639;
	mul.wide.u32 	%rd221, %r2642, 4;
	add.s64 	%rd222, %rd39, %rd221;
	st.shared.u32 	[%rd222], %r2416;
	st.shared.u32 	[%rd218+32], %r2420;
	st.shared.u32 	[%rd218+6336], %r2424;
	add.s32 	%r2643, %r210, %r2639;
	mul.wide.u32 	%rd223, %r2643, 4;
	add.s64 	%rd224, %rd39, %rd223;
	st.shared.u32 	[%rd224], %r2428;
	add.s32 	%r2644, %r211, %r2639;
	mul.wide.u32 	%rd225, %r2644, 4;
	add.s64 	%rd226, %rd39, %rd225;
	st.shared.u32 	[%rd226], %r2432;
	bar.sync 	0;
	add.s16 	%rs156, %rs194, -5;
	mul.hi.s16 	%rs157, %rs156, 10923;
	shr.u16 	%rs158, %rs157, 15;
	add.s16 	%rs159, %rs157, %rs158;
	mul.lo.s16 	%rs160, %rs159, 6;
	sub.s16 	%rs161, %rs156, %rs160;
	mul.wide.s16 	%r2645, %rs161, 16;
	add.s32 	%r2646, %r212, %r2645;
	mul.wide.s32 	%rd227, %r2646, 4;
	add.s64 	%rd228, %rd39, %rd227;
	ld.shared.u32 	%r2440, [%rd228];
	add.s32 	%r2647, %r213, %r2645;
	mul.wide.s32 	%rd229, %r2647, 4;
	add.s64 	%rd230, %rd39, %rd229;
	ld.shared.u32 	%r2447, [%rd230];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2457, %r2454}, {%r386, %r389}, {%r2440}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2466, %r2463}, {%r386, %r389}, {%r2447}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2450, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2452, %r2450, %r2454;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2455, %r424, %r2457, %r2452;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2459, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2461, %r2459, %r2463;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2464, %r424, %r2466, %r2461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2468, %r427, %r2457;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2471, %r424, %r2454, %r2468;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2475, %r427, %r2466;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2478, %r424, %r2463, %r2475;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2501, %r2504}, {%r470, %r473}, {%r2455, %r2471}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2508, %r2512}, {%r470, %r473}, {%r2464, %r2478}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2500, %r2501, %r2501;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2503, %r2504, %r2504, %r2500;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2507, %r2508, %r2508, %r2503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2511, %r2512, %r2512, %r2507;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2515, %r1526, %r2511, %r111;
	// end inline asm
	add.s16 	%rs162, %rs194, -4;
	mul.hi.s16 	%rs163, %rs162, 10923;
	shr.u16 	%rs164, %rs163, 15;
	add.s16 	%rs165, %rs163, %rs164;
	mul.lo.s16 	%rs166, %rs165, 6;
	sub.s16 	%rs167, %rs162, %rs166;
	mul.wide.s16 	%r2648, %rs167, 16;
	add.s32 	%r2649, %r212, %r2648;
	mul.wide.s32 	%rd231, %r2649, 4;
	add.s64 	%rd232, %rd39, %rd231;
	ld.shared.u32 	%r2523, [%rd232];
	add.s32 	%r2650, %r213, %r2648;
	mul.wide.s32 	%rd233, %r2650, 4;
	add.s64 	%rd234, %rd39, %rd233;
	ld.shared.u32 	%r2530, [%rd234];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2540, %r2537}, {%r386, %r389}, {%r2523}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2549, %r2546}, {%r386, %r389}, {%r2530}, {%r1351, %r1351};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2533, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2535, %r2533, %r2537;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2538, %r424, %r2540, %r2535;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2542, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2544, %r2542, %r2546;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2547, %r424, %r2549, %r2544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2551, %r427, %r2540;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2554, %r424, %r2537, %r2551;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2558, %r427, %r2549;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2561, %r424, %r2546, %r2558;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2584, %r2587}, {%r470, %r473}, {%r2538, %r2554}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2591, %r2595}, {%r470, %r473}, {%r2547, %r2561}, {%r1351, %r1351}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2583, %r2584, %r2584;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2586, %r2587, %r2587, %r2583;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2590, %r2591, %r2591, %r2586;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2594, %r2595, %r2595, %r2590;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3067, %r1526, %r2594, %r2515;
	// end inline asm
	add.s32 	%r3065, %r109, 2;
	setp.ne.s32 	%p248, %r3065, 40;
	@%p248 bra 	$L__BB0_153;
// %bb.150:                             // %L26460
                                        //   in Loop: Header=BB0_149 Depth=2
	setp.gt.u32 	%p249, %r265, 7;
	@%p249 bra 	$L__BB0_152;
// %bb.151:                             // %L26520
                                        //   in Loop: Header=BB0_149 Depth=2
	mad.lo.s32 	%r2651, %r110, 192, %r214;
	mul.wide.u32 	%rd235, %r2651, 4;
	add.s64 	%rd9, %rd4, %rd235;
	st.global.u32 	[%rd9], %r3067;
$L__BB0_152:                            // %L26659
                                        //   in Loop: Header=BB0_149 Depth=2
	add.s32 	%r110, %r110, 1;
	mov.u32 	%r3065, 0;
	mov.u32 	%r3067, %r3065;
$L__BB0_153:                            // %oksrem11967
                                        //   in Loop: Header=BB0_149 Depth=2
	add.s16 	%rs168, %rs194, -3;
	mul.hi.s16 	%rs169, %rs168, 10923;
	shr.u16 	%rs170, %rs169, 15;
	add.s16 	%rs171, %rs169, %rs170;
	mul.lo.s16 	%rs172, %rs171, 6;
	sub.s16 	%rs173, %rs168, %rs172;
	mul.wide.s16 	%r2819, %rs173, 16;
	add.s32 	%r2820, %r212, %r2819;
	mul.wide.s32 	%rd236, %r2820, 4;
	add.s64 	%rd238, %rd39, %rd236;
	ld.shared.u32 	%r2657, [%rd238];
	add.s32 	%r2821, %r213, %r2819;
	mul.wide.s32 	%rd239, %r2821, 4;
	add.s64 	%rd240, %rd39, %rd239;
	ld.shared.u32 	%r2664, [%rd240];
	mov.u32 	%r2798, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2674, %r2671}, {%r386, %r389}, {%r2657}, {%r2798, %r2798};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2683, %r2680}, {%r386, %r389}, {%r2664}, {%r2798, %r2798};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2667, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2669, %r2667, %r2671;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2672, %r424, %r2674, %r2669;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2676, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2678, %r2676, %r2680;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2681, %r424, %r2683, %r2678;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2685, %r427, %r2674;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2688, %r424, %r2671, %r2685;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2692, %r427, %r2683;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2695, %r424, %r2680, %r2692;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2718, %r2721}, {%r470, %r473}, {%r2672, %r2688}, {%r2798, %r2798}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2725, %r2729}, {%r470, %r473}, {%r2681, %r2695}, {%r2798, %r2798}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2717, %r2718, %r2718;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2720, %r2721, %r2721, %r2717;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2724, %r2725, %r2725, %r2720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2728, %r2729, %r2729, %r2724;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2732, %r1526, %r2728, %r3067;
	// end inline asm
	add.s16 	%rs174, %rs194, -2;
	mul.hi.s16 	%rs175, %rs174, 10923;
	shr.u16 	%rs176, %rs175, 15;
	add.s16 	%rs177, %rs175, %rs176;
	mul.lo.s16 	%rs178, %rs177, 6;
	sub.s16 	%rs179, %rs174, %rs178;
	mul.wide.s16 	%r2822, %rs179, 16;
	add.s32 	%r2823, %r212, %r2822;
	mul.wide.s32 	%rd241, %r2823, 4;
	add.s64 	%rd242, %rd39, %rd241;
	ld.shared.u32 	%r2740, [%rd242];
	add.s32 	%r2824, %r213, %r2822;
	mul.wide.s32 	%rd243, %r2824, 4;
	add.s64 	%rd244, %rd39, %rd243;
	ld.shared.u32 	%r2747, [%rd244];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2757, %r2754}, {%r386, %r389}, {%r2740}, {%r2798, %r2798};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2766, %r2763}, {%r386, %r389}, {%r2747}, {%r2798, %r2798};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2750, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2752, %r2750, %r2754;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2755, %r424, %r2757, %r2752;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2759, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2761, %r2759, %r2763;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2764, %r424, %r2766, %r2761;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2768, %r427, %r2757;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2771, %r424, %r2754, %r2768;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2775, %r427, %r2766;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2778, %r424, %r2763, %r2775;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2801, %r2804}, {%r470, %r473}, {%r2755, %r2771}, {%r2798, %r2798}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2808, %r2812}, {%r470, %r473}, {%r2764, %r2778}, {%r2798, %r2798}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2800, %r2801, %r2801;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2803, %r2804, %r2804, %r2800;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2807, %r2808, %r2808, %r2803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2811, %r2812, %r2812, %r2807;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3070, %r1526, %r2811, %r2732;
	// end inline asm
	add.s32 	%r3068, %r3065, 2;
	setp.eq.s32 	%p250, %r3068, 40;
	@%p250 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_157;
$L__BB0_154:                            // %L28405
                                        //   in Loop: Header=BB0_149 Depth=2
	setp.gt.u32 	%p251, %r265, 7;
	@%p251 bra 	$L__BB0_156;
// %bb.155:                             // %L28465
                                        //   in Loop: Header=BB0_149 Depth=2
	mad.lo.s32 	%r2825, %r110, 192, %r214;
	mul.wide.u32 	%rd245, %r2825, 4;
	add.s64 	%rd10, %rd4, %rd245;
	st.global.u32 	[%rd10], %r3070;
$L__BB0_156:                            // %L28604
                                        //   in Loop: Header=BB0_149 Depth=2
	add.s32 	%r110, %r110, 1;
	mov.u32 	%r3068, 0;
	mov.u32 	%r3070, %r3068;
$L__BB0_157:                            // %oksrem12820
                                        //   in Loop: Header=BB0_149 Depth=2
	add.s16 	%rs180, %rs194, -1;
	mul.hi.s16 	%rs181, %rs180, 10923;
	shr.u16 	%rs182, %rs181, 15;
	add.s16 	%rs183, %rs181, %rs182;
	mul.lo.s16 	%rs184, %rs183, 6;
	sub.s16 	%rs185, %rs180, %rs184;
	mul.wide.s16 	%r2993, %rs185, 16;
	add.s32 	%r2994, %r212, %r2993;
	mul.wide.s32 	%rd246, %r2994, 4;
	add.s64 	%rd248, %rd39, %rd246;
	ld.shared.u32 	%r2831, [%rd248];
	add.s32 	%r2995, %r213, %r2993;
	mul.wide.s32 	%rd249, %r2995, 4;
	add.s64 	%rd250, %rd39, %rd249;
	ld.shared.u32 	%r2838, [%rd250];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2848, %r2845}, {%r386, %r389}, {%r2831}, {%r2798, %r2798};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2857, %r2854}, {%r386, %r389}, {%r2838}, {%r2798, %r2798};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2841, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2843, %r2841, %r2845;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2846, %r424, %r2848, %r2843;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2850, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2852, %r2850, %r2854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2855, %r424, %r2857, %r2852;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2859, %r427, %r2848;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2862, %r424, %r2845, %r2859;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2866, %r427, %r2857;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2869, %r424, %r2854, %r2866;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2892, %r2895}, {%r470, %r473}, {%r2846, %r2862}, {%r2798, %r2798}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2899, %r2903}, {%r470, %r473}, {%r2855, %r2869}, {%r2798, %r2798}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2891, %r2892, %r2892;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2894, %r2895, %r2895, %r2891;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2898, %r2899, %r2899, %r2894;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2902, %r2903, %r2903, %r2898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2906, %r1526, %r2902, %r3070;
	// end inline asm
	mul.hi.s16 	%rs186, %rs194, 10923;
	shr.u16 	%rs187, %rs186, 15;
	add.s16 	%rs188, %rs186, %rs187;
	mul.lo.s16 	%rs189, %rs188, 6;
	sub.s16 	%rs190, %rs194, %rs189;
	mul.wide.s16 	%r2996, %rs190, 16;
	add.s32 	%r2997, %r212, %r2996;
	mul.wide.s32 	%rd251, %r2997, 4;
	add.s64 	%rd252, %rd39, %rd251;
	ld.shared.u32 	%r2914, [%rd252];
	add.s32 	%r2998, %r213, %r2996;
	mul.wide.s32 	%rd253, %r2998, 4;
	add.s64 	%rd254, %rd39, %rd253;
	ld.shared.u32 	%r2921, [%rd254];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2931, %r2928}, {%r386, %r389}, {%r2914}, {%r2798, %r2798};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2940, %r2937}, {%r386, %r389}, {%r2921}, {%r2798, %r2798};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2924, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2926, %r2924, %r2928;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2929, %r424, %r2931, %r2926;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2933, %r427;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2935, %r2933, %r2937;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2938, %r424, %r2940, %r2935;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2942, %r427, %r2931;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2945, %r424, %r2928, %r2942;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2949, %r427, %r2940;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2952, %r424, %r2937, %r2949;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2975, %r2978}, {%r470, %r473}, {%r2929, %r2945}, {%r2798, %r2798}, %r239, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2982, %r2986}, {%r470, %r473}, {%r2938, %r2952}, {%r2798, %r2798}, %r239, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2974, %r2975, %r2975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2977, %r2978, %r2978, %r2974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2981, %r2982, %r2982, %r2977;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2985, %r2986, %r2986, %r2981;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r111, %r1526, %r2985, %r2906;
	// end inline asm
	add.s32 	%r109, %r3068, 2;
	setp.eq.s32 	%p252, %r109, 40;
	@%p252 bra 	$L__BB0_158;
	bra.uni 	$L__BB0_161;
$L__BB0_158:                            // %L30350
                                        //   in Loop: Header=BB0_149 Depth=2
	setp.gt.u32 	%p253, %r265, 7;
	@%p253 bra 	$L__BB0_160;
// %bb.159:                             // %L30410
                                        //   in Loop: Header=BB0_149 Depth=2
	mad.lo.s32 	%r2999, %r110, 192, %r214;
	mul.wide.u32 	%rd255, %r2999, 4;
	add.s64 	%rd11, %rd4, %rd255;
	st.global.u32 	[%rd11], %r111;
	bra.uni 	$L__BB0_160;
$L__BB0_163:                            // %L30581
	st.global.u32 	[%rd5], %r2798;
	ret;
$L__BB0_137:                            // %post_box_union
	mov.u64 	%rd129, exception2634;
	cvta.global.u64 	%rd130, %rd129;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd130;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 10
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd17;
	st.param.b32 	[param0+8], %r263;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 11
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_191:                            // %post_box_union6546
	mov.u64 	%rd170, exception2634;
	cvta.global.u64 	%rd171, %rd170;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd171;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 12
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd17;
	st.param.b32 	[param0+8], %r263;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 13
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd22, exception1;
	cvta.global.u64 	%rd23, %rd22;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd23;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 8
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd17;
	st.param.b32 	[param0+8], %r263;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 9
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
