// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_30 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_82_p2;
wire   [0:0] comparison_130_fu_88_p2;
wire   [0:0] comparison_131_fu_94_p2;
wire   [0:0] activation_166_fu_118_p2;
wire   [0:0] xor_ln195_26_fu_136_p2;
wire   [0:0] comparison_132_fu_100_p2;
wire   [0:0] activation_167_fu_124_p2;
wire   [0:0] comparison_133_fu_106_p2;
wire   [0:0] xor_ln195_fu_130_p2;
wire   [0:0] and_ln193_fu_154_p2;
wire   [0:0] comparison_134_fu_112_p2;
wire   [0:0] and_ln193_94_fu_166_p2;
wire   [0:0] activation_fu_142_p2;
wire   [0:0] activation_168_fu_148_p2;
wire   [0:0] or_ln208_80_fu_184_p2;
wire   [0:0] or_ln208_fu_178_p2;
wire   [1:0] zext_ln208_fu_190_p1;
wire   [0:0] or_ln208_81_fu_194_p2;
wire   [0:0] activation_169_fu_160_p2;
wire   [1:0] select_ln208_fu_200_p3;
wire   [1:0] select_ln208_100_fu_214_p3;
wire   [0:0] or_ln208_82_fu_208_p2;
wire   [2:0] zext_ln208_23_fu_222_p1;
wire   [0:0] or_ln208_83_fu_226_p2;
wire   [0:0] activation_170_fu_172_p2;
wire   [2:0] select_ln208_101_fu_232_p3;
wire   [0:0] or_ln208_84_fu_240_p2;
wire   [2:0] select_ln208_102_fu_246_p3;
wire   [2:0] agg_result_fu_262_p8;
wire   [31:0] agg_result_fu_262_p9;
wire    ap_ce_reg;

myproject_axi_mux_73_32_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_x3_U184(
    .din0(32'd73080),
    .din1(32'd29945),
    .din2(32'd4294958191),
    .din3(32'd63475),
    .din4(32'd15738),
    .din5(32'd45083),
    .din6(32'd4294941129),
    .din7(agg_result_fu_262_p8),
    .dout(agg_result_fu_262_p9)
);

assign activation_166_fu_118_p2 = (comparison_fu_82_p2 ^ 1'd1);

assign activation_167_fu_124_p2 = (comparison_fu_82_p2 & comparison_130_fu_88_p2);

assign activation_168_fu_148_p2 = (comparison_132_fu_100_p2 & activation_167_fu_124_p2);

assign activation_169_fu_160_p2 = (comparison_fu_82_p2 & and_ln193_fu_154_p2);

assign activation_170_fu_172_p2 = (comparison_131_fu_94_p2 & and_ln193_94_fu_166_p2);

assign activation_fu_142_p2 = (xor_ln195_26_fu_136_p2 & activation_166_fu_118_p2);

assign agg_result_fu_262_p8 = ((or_ln208_84_fu_240_p2[0:0] == 1'b1) ? select_ln208_102_fu_246_p3 : 3'd6);

assign and_ln193_94_fu_166_p2 = (comparison_134_fu_112_p2 & activation_166_fu_118_p2);

assign and_ln193_fu_154_p2 = (xor_ln195_fu_130_p2 & comparison_133_fu_106_p2);

assign ap_ready = 1'b1;

assign ap_return = agg_result_fu_262_p9;

assign comparison_130_fu_88_p2 = (($signed(p_read1) < $signed(32'd61283)) ? 1'b1 : 1'b0);

assign comparison_131_fu_94_p2 = (($signed(p_read2) < $signed(32'd21593)) ? 1'b1 : 1'b0);

assign comparison_132_fu_100_p2 = (($signed(p_read2) < $signed(32'd4294879037)) ? 1'b1 : 1'b0);

assign comparison_133_fu_106_p2 = (($signed(p_read4) < $signed(32'd4294883184)) ? 1'b1 : 1'b0);

assign comparison_134_fu_112_p2 = (($signed(p_read2) < $signed(32'd5953)) ? 1'b1 : 1'b0);

assign comparison_fu_82_p2 = (($signed(p_read3) < $signed(32'd115746)) ? 1'b1 : 1'b0);

assign or_ln208_80_fu_184_p2 = (comparison_fu_82_p2 | comparison_131_fu_94_p2);

assign or_ln208_81_fu_194_p2 = (activation_fu_142_p2 | activation_167_fu_124_p2);

assign or_ln208_82_fu_208_p2 = (or_ln208_81_fu_194_p2 | activation_169_fu_160_p2);

assign or_ln208_83_fu_226_p2 = (comparison_fu_82_p2 | activation_fu_142_p2);

assign or_ln208_84_fu_240_p2 = (or_ln208_83_fu_226_p2 | activation_170_fu_172_p2);

assign or_ln208_fu_178_p2 = (activation_fu_142_p2 | activation_168_fu_148_p2);

assign select_ln208_100_fu_214_p3 = ((or_ln208_81_fu_194_p2[0:0] == 1'b1) ? select_ln208_fu_200_p3 : 2'd3);

assign select_ln208_101_fu_232_p3 = ((or_ln208_82_fu_208_p2[0:0] == 1'b1) ? zext_ln208_23_fu_222_p1 : 3'd4);

assign select_ln208_102_fu_246_p3 = ((or_ln208_83_fu_226_p2[0:0] == 1'b1) ? select_ln208_101_fu_232_p3 : 3'd5);

assign select_ln208_fu_200_p3 = ((or_ln208_fu_178_p2[0:0] == 1'b1) ? zext_ln208_fu_190_p1 : 2'd2);

assign xor_ln195_26_fu_136_p2 = (comparison_131_fu_94_p2 ^ 1'd1);

assign xor_ln195_fu_130_p2 = (comparison_130_fu_88_p2 ^ 1'd1);

assign zext_ln208_23_fu_222_p1 = select_ln208_100_fu_214_p3;

assign zext_ln208_fu_190_p1 = or_ln208_80_fu_184_p2;

endmodule //myproject_axi_decision_function_30
