	.file	"coverage.cc"
	.option nopic
	.attribute arch, "rv32i2p0_y2p0"
	.attribute unaligned_access, 0
	.attribute stack_align, 16
	.text
	.align	1
	.globl	_Z15test_load_storev
	.type	_Z15test_load_storev, @function
_Z15test_load_storev:
	SFPLOAD	L2, 1, 0
	SFPLOAD	L0, 1, 4
	SFPLOAD	L1, 1, 8
	SFPSTORE	L2, 0, 12
	SFPSTORE	L0, 0, 16
	SFPSTORE	L1, 0, 20
	SFPNOP
	SFPLOAD	L1, 1, 28
	SFPSTORE	L1, 0, 24
	SFPSTORE	L0, 0, 32
	SFPSTORE	L11, 0, 36
	ret
	.size	_Z15test_load_storev, .-_Z15test_load_storev
	.align	1
	.globl	_Z8test_addv
	.type	_Z8test_addv, @function
_Z8test_addv:
	SFPLOAD	L1, 1, 8
	SFPLOAD	L0, 1, 4
	SFPADD	L10, L0, L1, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 0
	SFPNOP
	SFPLOAD	L1, 1, 20
	SFPLOAD	L0, 1, 16
	SFPADD	L10, L0, L1, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 12
	SFPNOP
	SFPLOAD	L1, 1, 32
	SFPLOAD	L0, 1, 28
	SFPADD	L10, L0, L1, L0, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 24
	SFPNOP
	SFPLOAD	L1, 1, 36
	SFPLOAD	L3, 1, 40
	SFPADD	L10, L1, L3, L2, 3
	SFPNOP
	SFPNOP
	SFPADD	L10, L1, L3, L0, 0
	SFPNOP
	SFPNOP
	SFPLOAD	L1, 1, 0
	SFPADD	L10, L0, L1, L0, 0
	SFPNOP
	SFPNOP
	SFPADD	L10, L0, L10, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 0, 44
	SFPADD	L10, L0, L3, L1, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 48
	SFPADD	L10, L4, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 52
	SFPNOP
	SFPLOAD	L1, 1, 48
	SFPADD	L10, L11, L1, L1, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 56
	SFPLOAD	L1, 1, 48
	SFPADD	L10, L1, L12, L1, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 60
	SFPADD	L10, L2, L13, L1, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 64
	SFPADD	L10, L0, L3, L1, 0
	SFPNOP
	SFPNOP
	SFPADD	L10, L1, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 68
	SFPADD	L10, L0, L3, L0, 0
	SFPNOP
	SFPNOP
	SFPADD	L10, L0, L2, L0, 0
	SFPNOP
	SFPNOP
	SFPLOAD	L1, 1, 0
	SFPADD	L10, L0, L1, L0, 0
	SFPNOP
	SFPNOP
	SFPADD	L10, L0, L11, L0, 0
	SFPNOP
	SFPNOP
	SFPADDI	16544, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 72
	ret
	.size	_Z8test_addv, .-_Z8test_addv
	.align	1
	.globl	_Z8test_subv
	.type	_Z8test_subv, @function
_Z8test_subv:
	SFPLOAD	L0, 1, 8
	SFPLOAD	L1, 1, 4
	SFPMAD	L11, L0, L1, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 0
	SFPNOP
	SFPLOAD	L0, 1, 20
	SFPLOAD	L1, 1, 16
	SFPMAD	L11, L0, L1, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 12
	SFPNOP
	SFPLOAD	L0, 1, 32
	SFPLOAD	L1, 1, 28
	SFPMAD	L11, L0, L1, L0, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 24
	SFPNOP
	SFPLOAD	L2, 1, 36
	SFPLOAD	L0, 1, 40
	SFPMAD	L11, L0, L2, L1, 3
	SFPNOP
	SFPNOP
	SFPMAD	L11, L0, L2, L3, 0
	SFPNOP
	SFPNOP
	SFPLOAD	L2, 1, 0
	SFPMAD	L11, L2, L3, L2, 0
	SFPNOP
	SFPNOP
	SFPMAD	L11, L10, L2, L3, 0
	SFPNOP
	SFPNOP
	SFPADD	L10, L0, L1, L2, 0
	SFPNOP
	SFPNOP
	SFPMAD	L11, L2, L3, L2, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 44
	SFPMAD	L11, L0, L2, L3, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L3, 0, 48
	SFPADD	L10, L2, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPMAD	L11, L1, L2, L2, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 0, 68
	SFPNOP
	SFPLOAD	L2, 1, 36
	SFPMAD	L11, L0, L2, L0, 0
	SFPNOP
	SFPNOP
	SFPMAD	L11, L1, L0, L0, 0
	SFPNOP
	SFPNOP
	SFPLOAD	L2, 1, 0
	SFPMAD	L11, L2, L0, L0, 0
	SFPNOP
	SFPNOP
	SFPMAD	L11, L11, L0, L0, 0
	SFPNOP
	SFPNOP
	SFPADDI	49312, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 72
	SFPMAD	L11, L11, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 52
	SFPNOP
	SFPLOAD	L0, 1, 48
	SFPMAD	L11, L0, L11, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 56
	SFPLOAD	L0, 1, 48
	SFPMAD	L11, L12, L0, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 60
	SFPMAD	L11, L13, L1, L1, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 64
	ret
	.size	_Z8test_subv, .-_Z8test_subv
	.align	1
	.globl	_Z8test_mulv
	.type	_Z8test_mulv, @function
_Z8test_mulv:
	SFPLOAD	L1, 1, 8
	SFPLOAD	L0, 1, 4
	SFPMUL	L0, L1, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 0
	SFPNOP
	SFPLOAD	L1, 1, 20
	SFPLOAD	L0, 1, 16
	SFPMUL	L0, L1, L4, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 12
	SFPNOP
	SFPLOAD	L1, 1, 32
	SFPLOAD	L0, 1, 28
	SFPMUL	L0, L1, L4, L0, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 24
	SFPNOP
	SFPLOAD	L1, 1, 36
	SFPLOAD	L3, 1, 40
	SFPMUL	L1, L3, L4, L2, 3
	SFPNOP
	SFPNOP
	SFPMUL	L1, L3, L4, L1, 0
	SFPNOP
	SFPNOP
	SFPMOV	L3, L0, 1
	SFPNOP
	SFPNOP
	SFPMUL	L1, L0, L4, L1, 0
	SFPNOP
	SFPNOP
	SFPLOAD	L0, 1, 0
	SFPMUL	L1, L0, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPLOAD	L1, 1, 0
	SFPMOV	L1, L1, 1
	SFPNOP
	SFPNOP
	SFPMUL	L0, L1, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPMUL	L0, L10, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 0, 44
	SFPMUL	L0, L3, L4, L1, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 48
	SFPMUL	L4, L11, L4, L1, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 52
	SFPNOP
	SFPLOAD	L1, 1, 48
	SFPMUL	L11, L1, L4, L1, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 56
	SFPLOAD	L1, 1, 48
	SFPMUL	L1, L12, L4, L1, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 60
	SFPMUL	L2, L13, L4, L1, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 64
	SFPMUL	L0, L3, L4, L1, 0
	SFPNOP
	SFPNOP
	SFPMUL	L1, L2, L4, L1, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 68
	SFPMUL	L0, L3, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPMUL	L0, L2, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPLOAD	L1, 1, 0
	SFPMUL	L0, L1, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPMUL	L0, L11, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPMULI	16544, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 72
	ret
	.size	_Z8test_mulv, .-_Z8test_mulv
	.align	1
	.globl	_Z8test_madv
	.type	_Z8test_madv, @function
_Z8test_madv:
	SFPLOAD	L1, 1, 8
	SFPLOAD	L0, 1, 4
	SFPLOAD	L2, 1, 12
	SFPMAD	L0, L1, L2, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 0
	SFPNOP
	SFPLOAD	L1, 1, 24
	SFPLOAD	L0, 1, 20
	SFPLOAD	L2, 1, 28
	SFPMAD	L0, L1, L2, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 16
	SFPNOP
	SFPLOAD	L1, 1, 40
	SFPLOAD	L0, 1, 36
	SFPLOAD	L2, 1, 44
	SFPMAD	L0, L1, L2, L0, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 32
	SFPNOP
	SFPLOAD	L1, 1, 48
	SFPLOAD	L0, 1, 52
	SFPLOAD	L2, 1, 56
	SFPMAD	L1, L0, L2, L3, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L3, 0, 60
	SFPMAD	L1, L0, L2, L2, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 0, 64
	SFPMAD	L1, L0, L11, L2, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 0, 68
	SFPMAD	L4, L0, L11, L2, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 0, 72
	SFPMOV	L0, L0, 1
	SFPNOP
	SFPNOP
	SFPMOV	L1, L1, 1
	SFPNOP
	SFPNOP
	SFPMAD	L4, L0, L1, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 76
	ret
	.size	_Z8test_madv, .-_Z8test_madv
	.align	1
	.globl	_Z10test_loadilm
	.type	_Z10test_loadilm, @function
_Z10test_loadilm:
	SFPLOADI	L0, 4, 255
	SFPSTORE	L0, 2, 0
	SFPLOADI	L0, 4, -255
	SFPSTORE	L0, 2, 0
	lui	a5,%hi(_ZN7ckernel13instrn_bufferE)
	lw	a5,%lo(_ZN7ckernel13instrn_bufferE)(a5)
	slli	a4,a0,16
	srli	a4,a4,16
	li	a3,1896087552
	add	a3, a3, a4
# Op(0x71) - d(0)
	sw	a3,0(a5)
	SFPSTORE	L0, 2, 0
	slli	a4,a1,16
	srli	a4,a4,16
	li	a3,1895956480
	add	a3, a3, a4
# Op(0x71) - d(0)
	sw	a3,0(a5)
	SFPSTORE	L0, 2, 0
	SFPLOADI	L0, 2, 255
	SFPSTORE	L0, 2, 4
	SFPLOADI	L0, 2, -255
	SFPSTORE	L0, 2, 4
	slli	a4,a0,16
	srli	a4,a4,16
	li	a3,1896087552
	add	a3, a3, a4
# Op(0x71) - d(0)
	sw	a3,0(a5)
	SFPSTORE	L0, 2, 4
	slli	a4,a1,16
	srli	a4,a4,16
	li	a3,1895956480
	add	a3, a3, a4
# Op(0x71) - d(0)
	sw	a3,0(a5)
	SFPSTORE	L0, 2, 4
	SFPLOADI	L0, 1, 15360
	SFPSTORE	L0, 0, 8
	SFPLOADI	L0, 1, 16256
	SFPSTORE	L0, 0, 8
	SFPLOADI	L0, 1, 16256
	SFPSTORE	L0, 0, 8
	SFPLOADI	L0, 0, 16256
	SFPSTORE	L0, 0, 8
	SFPLOADI	L0, 0, 16256
	SFPSTORE	L0, 0, 8
	SFPLOADI	L0, 0, 16256
	SFPSTORE	L0, 0, 8
	slli	a0,a0,16
	srli	a0,a0,16
	li	a4,1895825408
	add	a4, a4, a0
# Op(0x71) - d(0)
	sw	a4,0(a5)
	SFPSTORE	L0, 0, 8
	slli	a1,a1,16
	srli	a1,a1,16
	li	a4,1895825408
	add	a4, a4, a1
# Op(0x71) - d(0)
	sw	a4,0(a5)
	SFPSTORE	L0, 0, 8
	SFPLOADI	L0, 0, 16448
	SFPSTORE	L0, 0, 20
	SFPLOADI	L0, 0, 49216
	SFPSTORE	L0, 0, 20
	SFPLOADI	L0, 0, 16454
	SFPSTORE	L0, 0, 24
	SFPLOADI	L0, 0, 16448
	SFPSTORE	L0, 0, 28
	ret
	.size	_Z10test_loadilm, .-_Z10test_loadilm
	.align	1
	.globl	_Z17test_control_flowi
	.type	_Z17test_control_flowi, @function
_Z17test_control_flowi:
	SFPLOADI	L0, 0, 16320
	li	a5,0
	bgt	a0,zero,.L9
	j	.L8
.L15:
	SFPLOAD	L0, 1, 4
	addi	a5,a5,1
	beq	a0,a5,.L8
.L9:
	andi	a4,a5,1
	bne	a4,zero,.L15
	SFPSTORE	L0, 0, 8
	addi	a5,a5,1
	bne	a0,a5,.L9
.L8:
	ret
	.size	_Z17test_control_flowi, .-_Z17test_control_flowi
	.align	1
	.globl	_Z12test_mad_immv
	.type	_Z12test_mad_immv, @function
_Z12test_mad_immv:
	SFPLOAD	L0, 1, 0
	SFPLOADI	L1, 0, 16046
	SFPLOADI	L2, 0, 48793
	SFPMAD	L0, L1, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPMUL	L0, L1, L4, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 8
	ret
	.size	_Z12test_mad_immv, .-_Z12test_mad_immv
	.align	1
	.globl	_Z16test_exman_exexpv
	.type	_Z16test_exman_exexpv, @function
_Z16test_exman_exexpv:
	SFPLOAD	L0, 1, 0
	SFPEXMAN	L0, L1, 0
	SFPNOP
	SFPNOP
	SFPEXMAN	L0, L1, 1
	SFPNOP
	SFPNOP
	SFPEXEXP	L0, L1, 0
	SFPNOP
	SFPNOP
	SFPEXEXP	L0, L1, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 2, 12
	SFPEXEXP	L0, L1, 2
	SFPNOP
	SFPNOP
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPEXEXP	L0, L0, 3
	SFPNOP
	SFPNOP
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	ret
	.size	_Z16test_exman_exexpv, .-_Z16test_exman_exexpv
	.align	1
	.globl	_Z32test_setman_setexp_addexp_setsgnv
	.type	_Z32test_setman_setexp_addexp_setsgnv, @function
_Z32test_setman_setexp_addexp_setsgnv:
	SFPLOADI	L0, 0, 16256
	SFPLOADI	L1, 4, 1
	SFPLOADI	L2, 4, 1
	SFPSETEXP	1023, L0, L0, 1
	SFPNOP
	SFPNOP
	SFPMOV	L1, L3, 0
	SFPNOP
	SFPNOP
	SFPSETEXP	0, L0, L3, 0
	SFPNOP
	SFPNOP
	SFPMOV	L2, L0, 0
	SFPNOP
	SFPNOP
	SFPSETEXP	0, L3, L0, 0
	SFPNOP
	SFPNOP
	SFPSETMAN	1023, L0, L0, 1
	SFPNOP
	SFPNOP
	SFPMOV	L1, L3, 0
	SFPNOP
	SFPNOP
	SFPSETMAN	0, L0, L3, 0
	SFPNOP
	SFPNOP
	SFPSETMAN	0, L3, L2, 0
	SFPNOP
	SFPNOP
	SFPLOAD	L0, 1, 4
	SFPDIVP2	20, L0, L2, 1
	SFPNOP
	SFPNOP
	SFPDIVP2	-20, L0, L2, 1
	SFPNOP
	SFPNOP
	SFPSETSGN	1, L0, L2, 1
	SFPNOP
	SFPNOP
	SFPSETSGN	4095, L0, L2, 1
	SFPNOP
	SFPNOP
	SFPSETSGN	0, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPLOAD	L1, 1, 8
	SFPSETSGN	0, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 8
	ret
	.size	_Z32test_setman_setexp_addexp_setsgnv, .-_Z32test_setman_setexp_addexp_setsgnv
	.align	1
	.globl	_Z27test_dreg_conditional_constv
	.type	_Z27test_dreg_conditional_constv, @function
_Z27test_dreg_conditional_constv:
	SFPLOAD	L0, 1, 0
	SFPLOAD	L2, 1, 0
	SFPLOADI	L1, 0, 16544
	SFPMAD	L1, L11, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 0
	SFPNOP
	SFPPUSHC
	SFPLOAD	L2, 1, 0
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSTORE	L0, 0, 8
	SFPCOMPC
	SFPNOP
	SFPLOAD	L2, 1, 0
	SFPLOADI	L1, 0, 16512
	SFPMAD	L1, L11, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 12
	SFPPOPC
	SFPNOP
	SFPSTORE	L0, 0, 16
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOAD	L2, 1, 0
	SFPLOADI	L1, 0, 16576
	SFPMAD	L1, L11, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPPUSHC
	SFPLOAD	L1, 1, 0
	SFPSETCC	0, L1, 6
	SFPNOP
	SFPSTORE	L0, 0, 20
	SFPPOPC
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOAD	L2, 1, 0
	SFPLOADI	L1, 0, 16576
	SFPMAD	L1, L11, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 0
	SFPNOP
	SFPSTORE	L0, 0, 24
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 28
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPLOAD	L2, 1, 0
	SFPLOADI	L1, 0, 16608
	SFPMAD	L1, L11, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 32
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOAD	L2, 1, 0
	SFPLOADI	L1, 0, 16640
	SFPMAD	L1, L11, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 36
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOAD	L2, 1, 0
	SFPLOADI	L1, 0, 16656
	SFPMAD	L1, L11, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 40
	SFPCOMPC
	SFPNOP
	SFPLOAD	L2, 1, 0
	SFPLOADI	L1, 0, 16672
	SFPMAD	L1, L11, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 44
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPSTORE	L0, 0, 32
	ret
	.size	_Z27test_dreg_conditional_constv, .-_Z27test_dreg_conditional_constv
	.align	1
	.globl	_Z28test_vhalf_conditional_constv
	.type	_Z28test_vhalf_conditional_constv, @function
_Z28test_vhalf_conditional_constv:
	SFPLOAD	L0, 1, 0
	SFPLOADI	L1, 0, 16544
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 0
	SFPNOP
	SFPPUSHC
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSTORE	L0, 0, 8
	SFPCOMPC
	SFPNOP
	SFPLOADI	L1, 0, 16512
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 12
	SFPPOPC
	SFPNOP
	SFPSTORE	L0, 0, 16
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOADI	L1, 0, 16576
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPPUSHC
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPSTORE	L0, 0, 20
	SFPPOPC
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOADI	L1, 0, 16576
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 0
	SFPNOP
	SFPSTORE	L0, 0, 24
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 28
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPLOADI	L1, 0, 16608
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 32
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOADI	L1, 0, 16640
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 36
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOADI	L1, 0, 16656
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 40
	SFPCOMPC
	SFPNOP
	SFPLOADI	L1, 0, 16672
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 44
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPSTORE	L0, 0, 32
	ret
	.size	_Z28test_vhalf_conditional_constv, .-_Z28test_vhalf_conditional_constv
	.align	1
	.globl	_Z22test_vhalf_conditionalv
	.type	_Z22test_vhalf_conditionalv, @function
_Z22test_vhalf_conditionalv:
	SFPLOAD	L0, 1, 0
	SFPLOADI	L1, 0, 16256
	SFPMAD	L1, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 0
	SFPNOP
	SFPPUSHC
	SFPMAD	L1, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 4
	SFPNOP
	SFPSTORE	L0, 0, 8
	SFPCOMPC
	SFPNOP
	SFPMAD	L1, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 2
	SFPNOP
	SFPSTORE	L0, 0, 12
	SFPPOPC
	SFPNOP
	SFPSTORE	L0, 0, 16
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L1, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 4
	SFPNOP
	SFPPUSHC
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPSTORE	L0, 0, 20
	SFPPOPC
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L1, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 0
	SFPNOP
	SFPSTORE	L0, 0, 24
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 28
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPMAD	L1, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 4
	SFPNOP
	SFPSETCC	0, L2, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 32
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L1, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 4
	SFPNOP
	SFPSETCC	0, L2, 2
	SFPNOP
	SFPSTORE	L0, 0, 36
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L1, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 4
	SFPNOP
	SFPSETCC	0, L2, 2
	SFPNOP
	SFPSTORE	L0, 0, 40
	SFPCOMPC
	SFPNOP
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 44
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPSTORE	L0, 0, 32
	ret
	.size	_Z22test_vhalf_conditionalv, .-_Z22test_vhalf_conditionalv
	.align	1
	.globl	_Z21test_creg_conditionalv
	.type	_Z21test_creg_conditionalv, @function
_Z21test_creg_conditionalv:
	SFPLOAD	L0, 1, 0
	SFPMAD	L11, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 0
	SFPNOP
	SFPPUSHC
	SFPMAD	L11, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSTORE	L0, 0, 8
	SFPCOMPC
	SFPNOP
	SFPMAD	L11, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 12
	SFPPOPC
	SFPNOP
	SFPSTORE	L0, 0, 16
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L11, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPPUSHC
	SFPMAD	L11, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 6
	SFPNOP
	SFPSTORE	L0, 0, 20
	SFPPOPC
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L11, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 0
	SFPNOP
	SFPSTORE	L0, 0, 24
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 28
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPMAD	L11, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 32
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L11, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 36
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L11, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 40
	SFPCOMPC
	SFPNOP
	SFPMAD	L11, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 44
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPSTORE	L0, 0, 32
	ret
	.size	_Z21test_creg_conditionalv, .-_Z21test_creg_conditionalv
	.align	1
	.globl	_Z25test_creg_conditional_revv
	.type	_Z25test_creg_conditional_revv, @function
_Z25test_creg_conditional_revv:
	SFPLOAD	L0, 1, 0
	SFPMAD	L0, L11, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 0
	SFPNOP
	SFPPUSHC
	SFPMAD	L0, L11, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSTORE	L0, 0, 8
	SFPCOMPC
	SFPNOP
	SFPMAD	L0, L11, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 12
	SFPPOPC
	SFPNOP
	SFPSTORE	L0, 0, 16
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L0, L11, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPPUSHC
	SFPMAD	L0, L11, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 6
	SFPNOP
	SFPSTORE	L0, 0, 20
	SFPPOPC
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L0, L11, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 0
	SFPNOP
	SFPSTORE	L0, 0, 24
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 28
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPMAD	L0, L11, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 32
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L0, L11, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 36
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMAD	L0, L11, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPSTORE	L0, 0, 40
	SFPCOMPC
	SFPNOP
	SFPMAD	L0, L11, L11, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPSTORE	L0, 0, 44
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPSTORE	L0, 0, 32
	ret
	.size	_Z25test_creg_conditional_revv, .-_Z25test_creg_conditional_revv
	.align	1
	.globl	_Z12test_bitwisev
	.type	_Z12test_bitwisev, @function
_Z12test_bitwisev:
	SFPLOADI	L0, 4, 1
	SFPLOADI	L1, 4, 2
	SFPOR	L1, L0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 4, 170
	SFPOR	L2, L0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 2, 8
	SFPAND	L1, L0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 4, 170
	SFPAND	L2, L0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 2, 12
	SFPNOT	L0, L2
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 2, 16
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPOR	L1, L2
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 2, 20
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPAND	L1, L2
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 2, 24
	SFPAND	L1, L0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 4, 170
	SFPOR	L2, L0
	SFPNOP
	SFPNOP
	SFPNOT	L1, L1
	SFPNOP
	SFPNOP
	SFPAND	L1, L0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 2, 28
	SFPLOADI	L0, 2, 3
	SFPLOADI	L1, 2, 4
	SFPOR	L1, L0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 2, 170
	SFPOR	L2, L0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 2, 32
	SFPAND	L1, L0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 2, 170
	SFPAND	L2, L0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 2, 36
	SFPNOT	L0, L2
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 2, 40
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPOR	L1, L2
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 2, 44
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPAND	L1, L2
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 2, 48
	SFPAND	L1, L0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 4, 170
	SFPOR	L2, L0
	SFPNOP
	SFPNOP
	SFPNOT	L1, L1
	SFPNOP
	SFPNOP
	SFPAND	L1, L0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 2, 52
	ret
	.size	_Z12test_bitwisev, .-_Z12test_bitwisev
	.align	1
	.globl	_Z8test_absv
	.type	_Z8test_absv, @function
_Z8test_absv:
	SFPLOADI	L1, 4, -5
	SFPABS	L1, L0, 0
	SFPNOP
	SFPNOP
	SFPABS	L0, L0, 0
	SFPNOP
	SFPNOP
	SFPIADD	1, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 2, 0
	SFPSTORE	L0, 2, 4
	SFPLOADI	L1, 0, 49344
	SFPABS	L1, L0, 1
	SFPNOP
	SFPNOP
	SFPABS	L0, L0, 1
	SFPNOP
	SFPNOP
	SFPADDI	16256, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 8
	SFPSTORE	L0, 0, 12
	ret
	.size	_Z8test_absv, .-_Z8test_absv
	.align	1
	.globl	_Z7test_lzv
	.type	_Z7test_lzv, @function
_Z7test_lzv:
	SFPLOADI	L2, 0, 16672
	SFPLZ	L2, L1, 0
	SFPNOP
	SFPNOP
	SFPIADD	1, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPLZ	L2, L0, 0
	SFPNOP
	SFPNOP
	SFPIADD	1, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPLZ	L1, L1, 0
	SFPNOP
	SFPNOP
	SFPIADD	1, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPLZ	L0, L0, 0
	SFPNOP
	SFPNOP
	SFPIADD	1, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 2, 0
	SFPSTORE	L0, 2, 4
	SFPSTORE	L2, 0, 8
	ret
	.size	_Z7test_lzv, .-_Z7test_lzv
	.align	1
	.globl	_Z9test_shftv
	.type	_Z9test_shftv, @function
_Z9test_shftv:
	SFPLOADI	L2, 4, 1
	SFPLOADI	L1, 4, 2
	SFPLOADI	L0, 4, 3
	SFPSHFT	-4, L0, L2, 1
	SFPNOP
	SFPNOP
	SFPSHFT	5, L0, L1, 1
	SFPNOP
	SFPNOP
	SFPSHFT	6, L0, L1, 1
	SFPNOP
	SFPNOP
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSHFT	7, L0, L2, 1
	SFPNOP
	SFPNOP
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSHFT	8, L0, L2, 1
	SFPNOP
	SFPNOP
	SFPSHFT	9, L0, L0, 1
	SFPNOP
	SFPNOP
	SFPSHFT	10, L0, L0, 1
	SFPNOP
	SFPNOP
	SFPSHFT	-11, L0, L0, 1
	SFPNOP
	SFPNOP
	SFPSHFT	-12, L0, L0, 1
	SFPNOP
	SFPNOP
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSHFT	0, L1, L2, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 2, 0
	SFPSTORE	L2, 2, 4
	SFPSTORE	L0, 2, 8
	ret
	.size	_Z9test_shftv, .-_Z9test_shftv
	.align	1
	.globl	_Z12test_complexv
	.type	_Z12test_complexv, @function
_Z12test_complexv:
	SFPLOAD	L0, 1, 0
	SFPLOAD	L1, 1, 4
	SFPLOAD	L2, 1, 8
	SFPLOAD	L2, 1, 8
	SFPADD	L10, L0, L1, L2, 0
	SFPNOP
	SFPNOP
	SFPADD	L10, L0, L1, L2, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L2, 0, 8
	SFPADD	L10, L0, L1, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 8
	ret
	.size	_Z12test_complexv, .-_Z12test_complexv
	.align	1
	.globl	_Z14test_muli_addiv
	.type	_Z14test_muli_addiv, @function
_Z14test_muli_addiv:
	SFPLOAD	L0, 1, 0
	SFPADDI	16704, L0, 0
	SFPNOP
	SFPNOP
	SFPADDI	16768, L0, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L1, 1, 19456
	SFPADD	L10, L0, L1, L0, 0
	SFPNOP
	SFPNOP
	SFPMULI	16768, L0, 0
	SFPNOP
	SFPNOP
	SFPMULI	16768, L0, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L1, 1, 19456
	SFPMUL	L0, L1, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 4
	SFPLOADI	L1, 0, 16704
	SFPADD	L10, L0, L1, L1, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L1, 0, 16768
	SFPADD	L10, L0, L1, L1, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L1, 1, 19456
	SFPADD	L10, L0, L1, L1, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 0, 16768
	SFPMUL	L0, L2, L4, L2, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 0, 16768
	SFPMUL	L0, L2, L4, L2, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 1, 19456
	SFPMUL	L0, L2, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 8
	SFPSTORE	L1, 0, 12
	ret
	.size	_Z14test_muli_addiv, .-_Z14test_muli_addiv
	.align	1
	.globl	_Z9test_iaddv
	.type	_Z9test_iaddv, @function
_Z9test_iaddv:
	SFPLOADI	L0, 4, 12
	SFPIADD	10, L0, L2, 5
	SFPNOP
	SFPNOP
	SFPIADD	0, L0, L2, 4
	SFPNOP
	SFPNOP
	SFPIADD	10, L2, L2, 5
	SFPNOP
	SFPNOP
	SFPMOV	L2, L1, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L0, L1, 4
	SFPNOP
	SFPNOP
	SFPIADD	0, L2, L1, 6
	SFPNOP
	SFPNOP
	SFPIADD	-10, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPIADD	0, L0, L1, 6
	SFPNOP
	SFPNOP
	SFPMOV	L15, L2, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L1, L2, 6
	SFPNOP
	SFPNOP
	SFPMOV	L15, L1, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L0, L1, 4
	SFPNOP
	SFPNOP
	SFPMOV	L15, L3, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L0, L3, 6
	SFPNOP
	SFPNOP
	SFPMOV	L15, L1, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L3, L1, 6
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 2, 4
	SFPSTORE	L1, 2, 8
	SFPSTORE	L2, 2, 12
	SFPIADD	0, L15, L0, 8
	SFPNOP
	SFPNOP
	SFPNOP
	SFPLOADI	L0, 0, 0
	SFPSTORE	L0, 0, 16
	SFPENCC	3, 10
	SFPNOP
	SFPLOADI	L0, 2, 12
	SFPIADD	10, L0, L2, 5
	SFPNOP
	SFPNOP
	SFPIADD	0, L0, L2, 4
	SFPNOP
	SFPNOP
	SFPIADD	10, L2, L2, 5
	SFPNOP
	SFPNOP
	SFPMOV	L2, L1, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L0, L1, 4
	SFPNOP
	SFPNOP
	SFPIADD	0, L2, L1, 6
	SFPNOP
	SFPNOP
	SFPIADD	-10, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPIADD	0, L0, L1, 6
	SFPNOP
	SFPNOP
	SFPMOV	L15, L2, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L1, L2, 4
	SFPNOP
	SFPNOP
	SFPMOV	L15, L1, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L0, L1, 4
	SFPNOP
	SFPNOP
	SFPMOV	L15, L3, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L0, L3, 4
	SFPNOP
	SFPNOP
	SFPMOV	L15, L1, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L3, L1, 6
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 2, 4
	SFPSTORE	L1, 2, 8
	SFPSTORE	L2, 2, 12
	SFPIADD	0, L15, L0, 8
	SFPNOP
	SFPNOP
	SFPNOP
	SFPLOADI	L0, 0, 0
	SFPSTORE	L0, 0, 16
	SFPENCC	3, 10
	SFPNOP
	ret
	.size	_Z9test_iaddv, .-_Z9test_iaddv
	.align	1
	.globl	_Z11test_icmp_iv
	.type	_Z11test_icmp_iv, @function
_Z11test_icmp_iv:
	SFPLOADI	L0, 4, 5
	SFPIADD	-1, L0, L1, 5
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 6
	SFPNOP
	SFPIADD	100, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPIADD	-2, L0, L1, 5
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPIADD	200, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPIADD	-3, L0, L1, 1
	SFPNOP
	SFPNOP
	SFPNOP
	SFPIADD	300, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPIADD	-4, L0, L1, 9
	SFPNOP
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPIADD	400, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPIADD	-5, L0, L1, 9
	SFPNOP
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPIADD	500, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPIADD	-6, L0, L1, 9
	SFPNOP
	SFPNOP
	SFPNOP
	SFPIADD	600, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPSTORE	L0, 2, 0
	SFPLOADI	L0, 4, 16
	SFPIADD	-1, L0, L1, 5
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 6
	SFPNOP
	SFPIADD	100, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPIADD	-2, L0, L1, 5
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPIADD	200, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPIADD	-3, L0, L1, 1
	SFPNOP
	SFPNOP
	SFPNOP
	SFPIADD	300, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPIADD	-4, L0, L1, 9
	SFPNOP
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPIADD	400, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPIADD	-5, L0, L1, 9
	SFPNOP
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 2
	SFPNOP
	SFPIADD	500, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPIADD	-6, L0, L1, 9
	SFPNOP
	SFPNOP
	SFPNOP
	SFPIADD	600, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPSTORE	L0, 2, 4
	ret
	.size	_Z11test_icmp_iv, .-_Z11test_icmp_iv
	.align	1
	.globl	_Z11test_icmp_vv
	.type	_Z11test_icmp_vv, @function
_Z11test_icmp_vv:
	SFPLOADI	L1, 4, 1
	SFPLOADI	L0, 4, 2
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L1, L2, 6
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 6
	SFPNOP
	SFPIADD	100, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L1, L2, 6
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 2
	SFPNOP
	SFPIADD	200, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L1, L2, 2
	SFPNOP
	SFPNOP
	SFPNOP
	SFPIADD	300, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L1, L2, 10
	SFPNOP
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPIADD	400, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L1, L2, 10
	SFPNOP
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 2
	SFPNOP
	SFPIADD	500, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPMOV	L0, L2, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L1, L2, 10
	SFPNOP
	SFPNOP
	SFPNOP
	SFPIADD	600, L0, L0, 5
	SFPNOP
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPSTORE	L0, 2, 0
	SFPLOADI	L2, 4, 10
	SFPLOADI	L1, 4, 11
	SFPMOV	L1, L3, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L2, L3, 6
	SFPNOP
	SFPNOP
	SFPSETCC	0, L3, 6
	SFPNOP
	SFPIADD	700, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMOV	L1, L3, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L2, L3, 6
	SFPNOP
	SFPNOP
	SFPSETCC	0, L3, 2
	SFPNOP
	SFPIADD	800, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMOV	L1, L3, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L2, L3, 2
	SFPNOP
	SFPNOP
	SFPNOP
	SFPIADD	900, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMOV	L1, L3, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L2, L3, 10
	SFPNOP
	SFPNOP
	SFPNOP
	SFPSETCC	0, L3, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPIADD	1000, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPMOV	L1, L3, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L2, L3, 10
	SFPNOP
	SFPNOP
	SFPNOP
	SFPSETCC	0, L3, 2
	SFPNOP
	SFPIADD	1100, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPMOV	L1, L3, 0
	SFPNOP
	SFPNOP
	SFPIADD	0, L2, L3, 10
	SFPNOP
	SFPNOP
	SFPNOP
	SFPIADD	1200, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPSTORE	L0, 2, 0
	ret
	.size	_Z11test_icmp_vv, .-_Z11test_icmp_vv
	.align	1
	.globl	_Z20lots_of_conditionalsv
	.type	_Z20lots_of_conditionalsv, @function
_Z20lots_of_conditionalsv:
	SFPLOADI	L0, 0, 16256
	SFPLOADI	L1, 4, 1
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPLOADI	L1, 4, 0
	SFPPOPC
	SFPNOP
	SFPSETCC	0, L1, 6
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPLOADI	L1, 4, 1
	SFPLOADI	L2, 4, 1
	SFPSETCC	0, L0, 4
	SFPNOP
	SFPSETCC	0, L0, 0
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPSETCC	0, L0, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPLOADI	L2, 4, 0
	SFPPOPC
	SFPNOP
	SFPSETCC	0, L2, 6
	SFPNOP
	SFPPUSHC
	SFPLOADI	L2, 4, 1
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPSETCC	0, L0, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPSETCC	0, L0, 2
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPLOADI	L2, 4, 0
	SFPPOPC
	SFPNOP
	SFPSETCC	0, L2, 6
	SFPNOP
	SFPLOADI	L1, 4, 0
	SFPPOPC
	SFPNOP
	SFPSETCC	0, L1, 6
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPLOADI	L1, 4, 1
	SFPLOADI	L2, 4, 1
	SFPSETCC	0, L0, 4
	SFPNOP
	SFPSETCC	0, L0, 0
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPSETCC	0, L0, 2
	SFPNOP
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPLOADI	L2, 4, 0
	SFPPOPC
	SFPNOP
	SFPSETCC	0, L2, 6
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOADI	L2, 4, 1
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPSETCC	0, L0, 2
	SFPNOP
	SFPPUSHC
	SFPSETCC	0, L0, 2
	SFPNOP
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPLOADI	L2, 4, 0
	SFPPOPC
	SFPNOP
	SFPSETCC	0, L2, 6
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPLOADI	L1, 4, 0
	SFPPOPC
	SFPNOP
	SFPSETCC	0, L1, 6
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPLOADI	L1, 4, 1
	SFPSETCC	0, L0, 4
	SFPNOP
	SFPSETCC	0, L0, 0
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPSETCC	0, L0, 4
	SFPNOP
	SFPSETCC	0, L0, 0
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPENCC	3, 2
	SFPNOP
	SFPMOV	L1, L0, 0
	SFPNOP
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPLOADI	L0, 4, 0
	SFPPOPC
	SFPNOP
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	ret
	.size	_Z20lots_of_conditionalsv, .-_Z20lots_of_conditionalsv
	.align	1
	.globl	_Z8test_lutv
	.type	_Z8test_lutv, @function
_Z8test_lutv:
	SFPLOADI	L0, 4, 0
	SFPLOADI	L1, 4, 1
	SFPLOADI	L2, 4, 2
	SFPLOADI	L3, 0, 16256
	SFPLUT	L3, 5
	SFPNOP
	SFPNOP
	SFPLUT	L3, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L3, 0, 4
	ret
	.size	_Z8test_lutv, .-_Z8test_lutv
	.align	1
	.globl	_Z14stupid_examplej
	.type	_Z14stupid_examplej, @function
_Z14stupid_examplej:
	SFPLOAD	L0, 1, 0
	SFPADDI	16384, L0, 0
	SFPNOP
	SFPNOP
	SFPLOAD	L1, 1, 4
	SFPMOV	L1, L1, 1
	SFPNOP
	SFPNOP
	SFPMAD	L0, L1, L5, L1, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 12
	SFPNOP
	SFPLOAD	L1, 1, 4
	SFPLOADI	L2, 0, 16281
	SFPMAD	L0, L1, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 16
	SFPLOADI	L1, 0, 16320
	SFPLOADI	L2, 0, 16281
	SFPMAD	L0, L1, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 16
	lui	a5,%hi(_ZN7ckernel13instrn_bufferE)
	lw	a5,%lo(_ZN7ckernel13instrn_bufferE)(a5)
	slli	a0,a0,16
	srli	a0,a0,16
	li	a4,1896939520
	add	a4, a4, a0
# Op(0x71) - d(1)
	sw	a4,0(a5)
	SFPLOADI	L2, 0, 16281
	SFPMAD	L0, L1, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 20
	SFPLOADI	L1, 4, 1
	SFPMAD	L10, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 4
	SFPNOP
	SFPLOADI	L2, 0, 16640
	SFPMAD	L2, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 0
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOADI	L2, 0, 16704
	SFPMAD	L2, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 4
	SFPNOP
	SFPLOADI	L2, 0, 16768
	SFPMAD	L2, L11, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L2, 0
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPLOADI	L1, 4, 0
	SFPPOPC
	SFPNOP
	SFPSETCC	0, L1, 6
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPEXEXP	L0, L1, 1
	SFPNOP
	SFPNOP
	SFPPUSHC
	SFPSETCC	0, L1, 4
	SFPNOP
	SFPSETEXP	127, L0, L1, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 24
	SFPPOPC
	SFPNOP
	SFPCOMPC
	SFPNOP
	SFPPUSHC
	SFPLOADI	L1, 1, 16896
	SFPMAD	L1, L11, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L1, 6
	SFPNOP
	SFPABS	L0, L1, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L1, 0, 28
	SFPCOMPC
	SFPNOP
	SFPLZ	L0, L1, 0
	SFPNOP
	SFPNOP
	SFPIADD	-19, L1, L1, 5
	SFPNOP
	SFPNOP
	SFPNOT	L1, L1
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 4, 170
	SFPAND	L2, L1
	SFPNOP
	SFPNOP
	SFPSETEXP	0, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPMOV	L1, L0, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L0, 0, 32
	SFPPOPC
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	ret
	.size	_Z14stupid_examplej, .-_Z14stupid_examplej
	.align	1
	.globl	_Z4spewv
	.type	_Z4spewv, @function
_Z4spewv:
	SFPLOADI	L1, 0, 16256
	SFPLOADI	L2, 0, 16384
	SFPLOAD	L3, 1, 0
	SFPLOADI	L0, 0, 16384
	SFPMAD	L0, L11, L3, L0, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPLOAD	L1, 1, 0
	SFPMUL	L1, L2, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L3, 0, 16128
	SFPADD	L10, L0, L3, L1, 0
	SFPNOP
	SFPNOP
	SFPADD	L10, L1, L2, L0, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L3, 0, 16128
	SFPADD	L10, L0, L3, L1, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L0, 0, 16448
	SFPPUSHC
	SFPLOAD	L3, 1, 0
	SFPMAD	L10, L11, L3, L3, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L3, 6
	SFPNOP
	SFPADDI	16544, L0, 0
	SFPNOP
	SFPNOP
	SFPMUL	L2, L0, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPMAD	L1, L0, L10, L0, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 0, 16128
	SFPADD	L10, L0, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPSETEXP	3, L1, L0, 1
	SFPNOP
	SFPNOP
	SFPSETMAN	3, L1, L0, 1
	SFPNOP
	SFPNOP
	SFPSETMAN	4095, L0, L1, 1
	SFPNOP
	SFPNOP
	SFPABS	L1, L0, 1
	SFPNOP
	SFPNOP
	SFPPOPC
	SFPNOP
	SFPLZ	L1, L0, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 4, 5
	SFPSHFT	0, L2, L0, 0
	SFPNOP
	SFPNOP
	SFPNOT	L0, L0
	SFPNOP
	SFPNOP
	SFPSETMAN	0, L1, L0, 0
	SFPNOP
	SFPNOP
	SFPMAD	L0, L0, L0, L2, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L3, 0, 16128
	SFPADD	L10, L2, L3, L1, 0
	SFPNOP
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPLOAD	L1, 1, 0
	SFPMUL	L1, L0, L4, L1, 1
	SFPNOP
	SFPNOP
	SFPADD	L10, L1, L0, L1, 1
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 0, 16544
	SFPADDI	16448, L2, 0
	SFPNOP
	SFPNOP
	SFPMUL	L0, L2, L4, L0, 0
	SFPNOP
	SFPNOP
	SFPMAD	L1, L0, L10, L0, 1
	SFPNOP
	SFPNOP
	SFPSETEXP	3, L0, L1, 1
	SFPNOP
	SFPNOP
	SFPSETMAN	3, L0, L0, 1
	SFPNOP
	SFPNOP
	SFPSETMAN	4095, L0, L0, 1
	SFPNOP
	SFPNOP
	SFPABS	L0, L1, 1
	SFPNOP
	SFPNOP
	SFPLZ	L0, L1, 0
	SFPNOP
	SFPNOP
	SFPLOADI	L2, 4, 5
	SFPSHFT	0, L2, L1, 0
	SFPNOP
	SFPNOP
	SFPNOT	L1, L1
	SFPNOP
	SFPNOP
	SFPSETMAN	0, L0, L1, 0
	SFPNOP
	SFPNOP
	SFPMAD	L1, L1, L1, L1, 1
	SFPNOP
	SFPNOP
	SFPLOAD	L0, 1, 0
	SFPMAD	L10, L11, L0, L0, 0
	SFPNOP
	SFPNOP
	SFPSETCC	0, L0, 6
	SFPNOP
	SFPADDI	16256, L1, 0
	SFPNOP
	SFPNOP
	SFPENCC	3, 10
	SFPNOP
	SFPSTORE	L1, 0, 0
	ret
	.size	_Z4spewv, .-_Z4spewv
	.section	.text.startup,"ax",@progbits
	.align	1
	.globl	main
	.type	main, @function
main:
	addi	sp,sp,-16
	sw	ra,12(sp)
	sw	s0,8(sp)
	mv	s0,a0
	call	_Z15test_load_storev
	call	_Z8test_addv
	call	_Z8test_subv
	call	_Z8test_mulv
	call	_Z8test_madv
	li	a1,20
	li	a0,10
	call	_Z10test_loadilm
	SFPLOADI	L0, 0, 16320
	SFPSTORE	L0, 0, 8
	SFPNOP
	SFPLOAD	L0, 1, 4
	SFPSTORE	L0, 0, 8
	SFPNOP
	SFPLOAD	L0, 1, 4
	SFPSTORE	L0, 0, 8
	SFPNOP
	SFPLOAD	L3, 1, 0
	SFPLOADI	L0, 0, 16046
	SFPLOADI	L1, 0, 48793
	SFPMAD	L3, L0, L1, L0, 0
	SFPNOP
	SFPNOP
	SFPMUL	L3, L0, L4, L3, 1
	SFPNOP
	SFPNOP
	SFPSTORE	L3, 0, 8
	call	_Z32test_setman_setexp_addexp_setsgnv
	call	_Z27test_dreg_conditional_constv
	call	_Z28test_vhalf_conditional_constv
	call	_Z22test_vhalf_conditionalv
	call	_Z21test_creg_conditionalv
	call	_Z25test_creg_conditional_revv
	call	_Z12test_bitwisev
	call	_Z8test_absv
	call	_Z7test_lzv
	call	_Z9test_shftv
	call	_Z12test_complexv
	call	_Z14test_muli_addiv
	call	_Z9test_iaddv
	call	_Z11test_icmp_iv
	call	_Z11test_icmp_vv
	SFPLOADI	L0, 4, 0
	SFPLOADI	L1, 4, 1
	SFPLOADI	L2, 4, 2
	SFPLOADI	L3, 0, 16256
	SFPLUT	L3, 5
	SFPNOP
	SFPNOP
	SFPLUT	L3, 3
	SFPNOP
	SFPNOP
	SFPSTORE	L3, 0, 4
	mv	a0,s0
	call	_Z14stupid_examplej
	call	_Z4spewv
	lw	ra,12(sp)
	lw	s0,8(sp)
	li	a0,0
	addi	sp,sp,16
	jr	ra
	.size	main, .-main
	.globl	_ZN7ckernel13instrn_bufferE
	.section	.sbss,"aw",@nobits
	.align	2
	.type	_ZN7ckernel13instrn_bufferE, @object
	.size	_ZN7ckernel13instrn_bufferE, 4
_ZN7ckernel13instrn_bufferE:
	.zero	4
	.ident	"GCC: (GNU) 10.2.0"
