

================================================================
== Vivado HLS Report for 'drift'
================================================================
* Date:           Fri Nov 10 12:18:59 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        astroSim
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-3-e-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        -|       -|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|       -|    -|
|Register         |        -|      -|        -|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|        0|       0|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|        0|       0|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|p_int_0_x_V_read  |  in |   27|   ap_none  | p_int_0_x_V_read |    scalar    |
|p_int_1_x_V_read  |  in |   27|   ap_none  | p_int_1_x_V_read |    scalar    |
|p_int_2_x_V_read  |  in |   27|   ap_none  | p_int_2_x_V_read |    scalar    |
|p_int_3_x_V_read  |  in |   27|   ap_none  | p_int_3_x_V_read |    scalar    |
|p_int_4_x_V_read  |  in |   27|   ap_none  | p_int_4_x_V_read |    scalar    |
|p_int_5_x_V_read  |  in |   27|   ap_none  | p_int_5_x_V_read |    scalar    |
|p_int_6_x_V_read  |  in |   27|   ap_none  | p_int_6_x_V_read |    scalar    |
|p_int_7_x_V_read  |  in |   27|   ap_none  | p_int_7_x_V_read |    scalar    |
|p_int_8_x_V_read  |  in |   27|   ap_none  | p_int_8_x_V_read |    scalar    |
|p_int_0_y_V_read  |  in |   27|   ap_none  | p_int_0_y_V_read |    scalar    |
|p_int_1_y_V_read  |  in |   27|   ap_none  | p_int_1_y_V_read |    scalar    |
|p_int_2_y_V_read  |  in |   27|   ap_none  | p_int_2_y_V_read |    scalar    |
|p_int_3_y_V_read  |  in |   27|   ap_none  | p_int_3_y_V_read |    scalar    |
|p_int_4_y_V_read  |  in |   27|   ap_none  | p_int_4_y_V_read |    scalar    |
|p_int_5_y_V_read  |  in |   27|   ap_none  | p_int_5_y_V_read |    scalar    |
|p_int_6_y_V_read  |  in |   27|   ap_none  | p_int_6_y_V_read |    scalar    |
|p_int_7_y_V_read  |  in |   27|   ap_none  | p_int_7_y_V_read |    scalar    |
|p_int_8_y_V_read  |  in |   27|   ap_none  | p_int_8_y_V_read |    scalar    |
|p_int_0_z_V_read  |  in |   27|   ap_none  | p_int_0_z_V_read |    scalar    |
|p_int_1_z_V_read  |  in |   27|   ap_none  | p_int_1_z_V_read |    scalar    |
|p_int_2_z_V_read  |  in |   27|   ap_none  | p_int_2_z_V_read |    scalar    |
|p_int_3_z_V_read  |  in |   27|   ap_none  | p_int_3_z_V_read |    scalar    |
|p_int_4_z_V_read  |  in |   27|   ap_none  | p_int_4_z_V_read |    scalar    |
|p_int_5_z_V_read  |  in |   27|   ap_none  | p_int_5_z_V_read |    scalar    |
|p_int_6_z_V_read  |  in |   27|   ap_none  | p_int_6_z_V_read |    scalar    |
|p_int_7_z_V_read  |  in |   27|   ap_none  | p_int_7_z_V_read |    scalar    |
|p_int_8_z_V_read  |  in |   27|   ap_none  | p_int_8_z_V_read |    scalar    |
|ap_return_0       | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_1       | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_2       | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_3       | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_4       | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_5       | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_6       | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_7       | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_8       | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_9       | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_10      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_11      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_12      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_13      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_14      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_15      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_16      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_17      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_18      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_19      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_20      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_21      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_22      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_23      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_24      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_25      | out |   27| ap_ctrl_hs |       drift      | return value |
|ap_return_26      | out |   27| ap_ctrl_hs |       drift      | return value |
+------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: p_int_8_z_V_read_1 (28)  [1/1] 0.00ns
ap_fixed_base.exit.0:0  %p_int_8_z_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_8_z_V_read)

ST_1: p_int_7_z_V_read_1 (29)  [1/1] 0.00ns
ap_fixed_base.exit.0:1  %p_int_7_z_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_7_z_V_read)

ST_1: p_int_6_z_V_read_1 (30)  [1/1] 0.00ns
ap_fixed_base.exit.0:2  %p_int_6_z_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_6_z_V_read)

ST_1: p_int_5_z_V_read_1 (31)  [1/1] 0.00ns
ap_fixed_base.exit.0:3  %p_int_5_z_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_5_z_V_read)

ST_1: p_int_4_z_V_read_1 (32)  [1/1] 0.00ns
ap_fixed_base.exit.0:4  %p_int_4_z_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_4_z_V_read)

ST_1: p_int_3_z_V_read_1 (33)  [1/1] 0.00ns
ap_fixed_base.exit.0:5  %p_int_3_z_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_3_z_V_read)

ST_1: p_int_2_z_V_read_1 (34)  [1/1] 0.00ns
ap_fixed_base.exit.0:6  %p_int_2_z_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_2_z_V_read)

ST_1: p_int_1_z_V_read_1 (35)  [1/1] 0.00ns
ap_fixed_base.exit.0:7  %p_int_1_z_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_1_z_V_read)

ST_1: p_int_0_z_V_read_1 (36)  [1/1] 0.00ns
ap_fixed_base.exit.0:8  %p_int_0_z_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_0_z_V_read)

ST_1: p_int_8_y_V_read_1 (37)  [1/1] 0.00ns
ap_fixed_base.exit.0:9  %p_int_8_y_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_8_y_V_read)

ST_1: p_int_7_y_V_read_1 (38)  [1/1] 0.00ns
ap_fixed_base.exit.0:10  %p_int_7_y_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_7_y_V_read)

ST_1: p_int_6_y_V_read_1 (39)  [1/1] 0.00ns
ap_fixed_base.exit.0:11  %p_int_6_y_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_6_y_V_read)

ST_1: p_int_5_y_V_read_1 (40)  [1/1] 0.00ns
ap_fixed_base.exit.0:12  %p_int_5_y_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_5_y_V_read)

ST_1: p_int_4_y_V_read_1 (41)  [1/1] 0.00ns
ap_fixed_base.exit.0:13  %p_int_4_y_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_4_y_V_read)

ST_1: p_int_3_y_V_read_1 (42)  [1/1] 0.00ns
ap_fixed_base.exit.0:14  %p_int_3_y_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_3_y_V_read)

ST_1: p_int_2_y_V_read_1 (43)  [1/1] 0.00ns
ap_fixed_base.exit.0:15  %p_int_2_y_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_2_y_V_read)

ST_1: p_int_1_y_V_read_1 (44)  [1/1] 0.00ns
ap_fixed_base.exit.0:16  %p_int_1_y_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_1_y_V_read)

ST_1: p_int_0_y_V_read_1 (45)  [1/1] 0.00ns
ap_fixed_base.exit.0:17  %p_int_0_y_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_0_y_V_read)

ST_1: p_int_8_x_V_read_1 (46)  [1/1] 0.00ns
ap_fixed_base.exit.0:18  %p_int_8_x_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_8_x_V_read)

ST_1: p_int_7_x_V_read_1 (47)  [1/1] 0.00ns
ap_fixed_base.exit.0:19  %p_int_7_x_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_7_x_V_read)

ST_1: p_int_6_x_V_read_1 (48)  [1/1] 0.00ns
ap_fixed_base.exit.0:20  %p_int_6_x_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_6_x_V_read)

ST_1: p_int_5_x_V_read_1 (49)  [1/1] 0.00ns
ap_fixed_base.exit.0:21  %p_int_5_x_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_5_x_V_read)

ST_1: p_int_4_x_V_read_1 (50)  [1/1] 0.00ns
ap_fixed_base.exit.0:22  %p_int_4_x_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_4_x_V_read)

ST_1: p_int_3_x_V_read_1 (51)  [1/1] 0.00ns
ap_fixed_base.exit.0:23  %p_int_3_x_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_3_x_V_read)

ST_1: p_int_2_x_V_read_1 (52)  [1/1] 0.00ns
ap_fixed_base.exit.0:24  %p_int_2_x_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_2_x_V_read)

ST_1: p_int_1_x_V_read_1 (53)  [1/1] 0.00ns
ap_fixed_base.exit.0:25  %p_int_1_x_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_1_x_V_read)

ST_1: p_int_0_x_V_read_1 (54)  [1/1] 0.00ns
ap_fixed_base.exit.0:26  %p_int_0_x_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %p_int_0_x_V_read)

ST_1: mrv (55)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:27  %mrv = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } undef, i27 %p_int_0_x_V_read_1, 0

ST_1: mrv_1 (56)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:28  %mrv_1 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv, i27 %p_int_1_x_V_read_1, 1

ST_1: mrv_2 (57)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:29  %mrv_2 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_1, i27 %p_int_2_x_V_read_1, 2

ST_1: mrv_3 (58)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:30  %mrv_3 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_2, i27 %p_int_3_x_V_read_1, 3

ST_1: mrv_4 (59)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:31  %mrv_4 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_3, i27 %p_int_4_x_V_read_1, 4

ST_1: mrv_5 (60)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:32  %mrv_5 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_4, i27 %p_int_5_x_V_read_1, 5

ST_1: mrv_6 (61)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:33  %mrv_6 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_5, i27 %p_int_6_x_V_read_1, 6

ST_1: mrv_7 (62)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:34  %mrv_7 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_6, i27 %p_int_7_x_V_read_1, 7

ST_1: mrv_8 (63)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:35  %mrv_8 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_7, i27 %p_int_8_x_V_read_1, 8

ST_1: mrv_9 (64)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:36  %mrv_9 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_8, i27 %p_int_0_y_V_read_1, 9

ST_1: mrv_s (65)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:37  %mrv_s = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_9, i27 %p_int_1_y_V_read_1, 10

ST_1: mrv_10 (66)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:38  %mrv_10 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_s, i27 %p_int_2_y_V_read_1, 11

ST_1: mrv_11 (67)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:39  %mrv_11 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_10, i27 %p_int_3_y_V_read_1, 12

ST_1: mrv_12 (68)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:40  %mrv_12 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_11, i27 %p_int_4_y_V_read_1, 13

ST_1: mrv_13 (69)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:41  %mrv_13 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_12, i27 %p_int_5_y_V_read_1, 14

ST_1: mrv_14 (70)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:42  %mrv_14 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_13, i27 %p_int_6_y_V_read_1, 15

ST_1: mrv_15 (71)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:43  %mrv_15 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_14, i27 %p_int_7_y_V_read_1, 16

ST_1: mrv_16 (72)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:44  %mrv_16 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_15, i27 %p_int_8_y_V_read_1, 17

ST_1: mrv_17 (73)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:45  %mrv_17 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_16, i27 %p_int_0_z_V_read_1, 18

ST_1: mrv_18 (74)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:46  %mrv_18 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_17, i27 %p_int_1_z_V_read_1, 19

ST_1: mrv_19 (75)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:47  %mrv_19 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_18, i27 %p_int_2_z_V_read_1, 20

ST_1: mrv_20 (76)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:48  %mrv_20 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_19, i27 %p_int_3_z_V_read_1, 21

ST_1: mrv_21 (77)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:49  %mrv_21 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_20, i27 %p_int_4_z_V_read_1, 22

ST_1: mrv_22 (78)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:50  %mrv_22 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_21, i27 %p_int_5_z_V_read_1, 23

ST_1: mrv_23 (79)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:51  %mrv_23 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_22, i27 %p_int_6_z_V_read_1, 24

ST_1: mrv_24 (80)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:52  %mrv_24 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_23, i27 %p_int_7_z_V_read_1, 25

ST_1: mrv_25 (81)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:53  %mrv_25 = insertvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_24, i27 %p_int_8_z_V_read_1, 26

ST_1: StgValue_56 (82)  [1/1] 0.00ns  loc: astro.cpp:110
ap_fixed_base.exit.0:54  ret { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %mrv_25



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_int_0_x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_1_x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_2_x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_3_x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_4_x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_5_x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_6_x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_7_x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_8_x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_0_y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_1_y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_2_y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_3_y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_4_y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_5_y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_6_y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_7_y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_8_y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_0_z_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_1_z_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_2_z_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_3_z_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_4_z_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_5_z_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_6_z_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_7_z_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_int_8_z_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_int_8_z_V_read_1 (read       ) [ 00]
p_int_7_z_V_read_1 (read       ) [ 00]
p_int_6_z_V_read_1 (read       ) [ 00]
p_int_5_z_V_read_1 (read       ) [ 00]
p_int_4_z_V_read_1 (read       ) [ 00]
p_int_3_z_V_read_1 (read       ) [ 00]
p_int_2_z_V_read_1 (read       ) [ 00]
p_int_1_z_V_read_1 (read       ) [ 00]
p_int_0_z_V_read_1 (read       ) [ 00]
p_int_8_y_V_read_1 (read       ) [ 00]
p_int_7_y_V_read_1 (read       ) [ 00]
p_int_6_y_V_read_1 (read       ) [ 00]
p_int_5_y_V_read_1 (read       ) [ 00]
p_int_4_y_V_read_1 (read       ) [ 00]
p_int_3_y_V_read_1 (read       ) [ 00]
p_int_2_y_V_read_1 (read       ) [ 00]
p_int_1_y_V_read_1 (read       ) [ 00]
p_int_0_y_V_read_1 (read       ) [ 00]
p_int_8_x_V_read_1 (read       ) [ 00]
p_int_7_x_V_read_1 (read       ) [ 00]
p_int_6_x_V_read_1 (read       ) [ 00]
p_int_5_x_V_read_1 (read       ) [ 00]
p_int_4_x_V_read_1 (read       ) [ 00]
p_int_3_x_V_read_1 (read       ) [ 00]
p_int_2_x_V_read_1 (read       ) [ 00]
p_int_1_x_V_read_1 (read       ) [ 00]
p_int_0_x_V_read_1 (read       ) [ 00]
mrv                (insertvalue) [ 00]
mrv_1              (insertvalue) [ 00]
mrv_2              (insertvalue) [ 00]
mrv_3              (insertvalue) [ 00]
mrv_4              (insertvalue) [ 00]
mrv_5              (insertvalue) [ 00]
mrv_6              (insertvalue) [ 00]
mrv_7              (insertvalue) [ 00]
mrv_8              (insertvalue) [ 00]
mrv_9              (insertvalue) [ 00]
mrv_s              (insertvalue) [ 00]
mrv_10             (insertvalue) [ 00]
mrv_11             (insertvalue) [ 00]
mrv_12             (insertvalue) [ 00]
mrv_13             (insertvalue) [ 00]
mrv_14             (insertvalue) [ 00]
mrv_15             (insertvalue) [ 00]
mrv_16             (insertvalue) [ 00]
mrv_17             (insertvalue) [ 00]
mrv_18             (insertvalue) [ 00]
mrv_19             (insertvalue) [ 00]
mrv_20             (insertvalue) [ 00]
mrv_21             (insertvalue) [ 00]
mrv_22             (insertvalue) [ 00]
mrv_23             (insertvalue) [ 00]
mrv_24             (insertvalue) [ 00]
mrv_25             (insertvalue) [ 00]
StgValue_56        (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_int_0_x_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_0_x_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_int_1_x_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_1_x_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_int_2_x_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_2_x_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_int_3_x_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_3_x_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_int_4_x_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_4_x_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_int_5_x_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_5_x_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_int_6_x_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_6_x_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_int_7_x_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_7_x_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_int_8_x_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_8_x_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_int_0_y_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_0_y_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_int_1_y_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_1_y_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_int_2_y_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_2_y_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_int_3_y_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_3_y_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_int_4_y_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_4_y_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_int_5_y_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_5_y_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_int_6_y_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_6_y_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_int_7_y_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_7_y_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_int_8_y_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_8_y_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_int_0_z_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_0_z_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_int_1_z_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_1_z_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_int_2_z_V_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_2_z_V_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_int_3_z_V_read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_3_z_V_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_int_4_z_V_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_4_z_V_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_int_5_z_V_read">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_5_z_V_read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_int_6_z_V_read">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_6_z_V_read"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_int_7_z_V_read">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_7_z_V_read"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_int_8_z_V_read">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_8_z_V_read"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_int_8_z_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="27" slack="0"/>
<pin id="60" dir="0" index="1" bw="27" slack="0"/>
<pin id="61" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_8_z_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_int_7_z_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="27" slack="0"/>
<pin id="66" dir="0" index="1" bw="27" slack="0"/>
<pin id="67" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_7_z_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_int_6_z_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="27" slack="0"/>
<pin id="72" dir="0" index="1" bw="27" slack="0"/>
<pin id="73" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_6_z_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_int_5_z_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="27" slack="0"/>
<pin id="78" dir="0" index="1" bw="27" slack="0"/>
<pin id="79" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_5_z_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_int_4_z_V_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="27" slack="0"/>
<pin id="84" dir="0" index="1" bw="27" slack="0"/>
<pin id="85" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_4_z_V_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_int_3_z_V_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="27" slack="0"/>
<pin id="90" dir="0" index="1" bw="27" slack="0"/>
<pin id="91" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_3_z_V_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_int_2_z_V_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="27" slack="0"/>
<pin id="96" dir="0" index="1" bw="27" slack="0"/>
<pin id="97" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_2_z_V_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_int_1_z_V_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="27" slack="0"/>
<pin id="102" dir="0" index="1" bw="27" slack="0"/>
<pin id="103" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_1_z_V_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_int_0_z_V_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="27" slack="0"/>
<pin id="108" dir="0" index="1" bw="27" slack="0"/>
<pin id="109" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_0_z_V_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_int_8_y_V_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="27" slack="0"/>
<pin id="114" dir="0" index="1" bw="27" slack="0"/>
<pin id="115" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_8_y_V_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_int_7_y_V_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="27" slack="0"/>
<pin id="120" dir="0" index="1" bw="27" slack="0"/>
<pin id="121" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_7_y_V_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_int_6_y_V_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="27" slack="0"/>
<pin id="126" dir="0" index="1" bw="27" slack="0"/>
<pin id="127" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_6_y_V_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_int_5_y_V_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="27" slack="0"/>
<pin id="132" dir="0" index="1" bw="27" slack="0"/>
<pin id="133" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_5_y_V_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_int_4_y_V_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="27" slack="0"/>
<pin id="138" dir="0" index="1" bw="27" slack="0"/>
<pin id="139" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_4_y_V_read_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_int_3_y_V_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="27" slack="0"/>
<pin id="144" dir="0" index="1" bw="27" slack="0"/>
<pin id="145" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_3_y_V_read_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_int_2_y_V_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="27" slack="0"/>
<pin id="150" dir="0" index="1" bw="27" slack="0"/>
<pin id="151" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_2_y_V_read_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_int_1_y_V_read_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="27" slack="0"/>
<pin id="156" dir="0" index="1" bw="27" slack="0"/>
<pin id="157" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_1_y_V_read_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_int_0_y_V_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="27" slack="0"/>
<pin id="162" dir="0" index="1" bw="27" slack="0"/>
<pin id="163" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_0_y_V_read_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_int_8_x_V_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="27" slack="0"/>
<pin id="168" dir="0" index="1" bw="27" slack="0"/>
<pin id="169" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_8_x_V_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_int_7_x_V_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="27" slack="0"/>
<pin id="174" dir="0" index="1" bw="27" slack="0"/>
<pin id="175" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_7_x_V_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_int_6_x_V_read_1_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="27" slack="0"/>
<pin id="180" dir="0" index="1" bw="27" slack="0"/>
<pin id="181" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_6_x_V_read_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_int_5_x_V_read_1_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="27" slack="0"/>
<pin id="186" dir="0" index="1" bw="27" slack="0"/>
<pin id="187" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_5_x_V_read_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_int_4_x_V_read_1_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="27" slack="0"/>
<pin id="192" dir="0" index="1" bw="27" slack="0"/>
<pin id="193" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_4_x_V_read_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_int_3_x_V_read_1_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="27" slack="0"/>
<pin id="198" dir="0" index="1" bw="27" slack="0"/>
<pin id="199" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_3_x_V_read_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_int_2_x_V_read_1_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="27" slack="0"/>
<pin id="204" dir="0" index="1" bw="27" slack="0"/>
<pin id="205" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_2_x_V_read_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_int_1_x_V_read_1_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="27" slack="0"/>
<pin id="210" dir="0" index="1" bw="27" slack="0"/>
<pin id="211" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_1_x_V_read_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_int_0_x_V_read_1_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="27" slack="0"/>
<pin id="216" dir="0" index="1" bw="27" slack="0"/>
<pin id="217" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_int_0_x_V_read_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="mrv_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="729" slack="0"/>
<pin id="222" dir="0" index="1" bw="27" slack="0"/>
<pin id="223" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mrv_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="729" slack="0"/>
<pin id="228" dir="0" index="1" bw="27" slack="0"/>
<pin id="229" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mrv_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="729" slack="0"/>
<pin id="234" dir="0" index="1" bw="27" slack="0"/>
<pin id="235" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="mrv_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="729" slack="0"/>
<pin id="240" dir="0" index="1" bw="27" slack="0"/>
<pin id="241" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="mrv_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="729" slack="0"/>
<pin id="246" dir="0" index="1" bw="27" slack="0"/>
<pin id="247" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="mrv_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="729" slack="0"/>
<pin id="252" dir="0" index="1" bw="27" slack="0"/>
<pin id="253" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mrv_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="729" slack="0"/>
<pin id="258" dir="0" index="1" bw="27" slack="0"/>
<pin id="259" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="mrv_7_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="729" slack="0"/>
<pin id="264" dir="0" index="1" bw="27" slack="0"/>
<pin id="265" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mrv_8_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="729" slack="0"/>
<pin id="270" dir="0" index="1" bw="27" slack="0"/>
<pin id="271" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mrv_9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="729" slack="0"/>
<pin id="276" dir="0" index="1" bw="27" slack="0"/>
<pin id="277" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mrv_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="729" slack="0"/>
<pin id="282" dir="0" index="1" bw="27" slack="0"/>
<pin id="283" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mrv_10_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="729" slack="0"/>
<pin id="288" dir="0" index="1" bw="27" slack="0"/>
<pin id="289" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mrv_11_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="729" slack="0"/>
<pin id="294" dir="0" index="1" bw="27" slack="0"/>
<pin id="295" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="mrv_12_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="729" slack="0"/>
<pin id="300" dir="0" index="1" bw="27" slack="0"/>
<pin id="301" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="mrv_13_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="729" slack="0"/>
<pin id="306" dir="0" index="1" bw="27" slack="0"/>
<pin id="307" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="mrv_14_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="729" slack="0"/>
<pin id="312" dir="0" index="1" bw="27" slack="0"/>
<pin id="313" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="mrv_15_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="729" slack="0"/>
<pin id="318" dir="0" index="1" bw="27" slack="0"/>
<pin id="319" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="mrv_16_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="729" slack="0"/>
<pin id="324" dir="0" index="1" bw="27" slack="0"/>
<pin id="325" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_16/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mrv_17_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="729" slack="0"/>
<pin id="330" dir="0" index="1" bw="27" slack="0"/>
<pin id="331" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_17/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="mrv_18_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="729" slack="0"/>
<pin id="336" dir="0" index="1" bw="27" slack="0"/>
<pin id="337" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_18/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mrv_19_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="729" slack="0"/>
<pin id="342" dir="0" index="1" bw="27" slack="0"/>
<pin id="343" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_19/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mrv_20_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="729" slack="0"/>
<pin id="348" dir="0" index="1" bw="27" slack="0"/>
<pin id="349" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_20/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mrv_21_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="729" slack="0"/>
<pin id="354" dir="0" index="1" bw="27" slack="0"/>
<pin id="355" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_21/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mrv_22_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="729" slack="0"/>
<pin id="360" dir="0" index="1" bw="27" slack="0"/>
<pin id="361" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_22/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mrv_23_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="729" slack="0"/>
<pin id="366" dir="0" index="1" bw="27" slack="0"/>
<pin id="367" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_23/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="mrv_24_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="729" slack="0"/>
<pin id="372" dir="0" index="1" bw="27" slack="0"/>
<pin id="373" dir="1" index="2" bw="729" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_24/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mrv_25_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="729" slack="0"/>
<pin id="378" dir="0" index="1" bw="27" slack="0"/>
<pin id="379" dir="1" index="2" bw="729" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_25/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="54" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="52" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="54" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="50" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="54" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="48" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="46" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="40" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="54" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="208" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="202" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="196" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="190" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="184" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="178" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="172" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="166" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="160" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="154" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="148" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="142" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="136" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="130" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="124" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="118" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="112" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="106" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="100" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="94" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="88" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="82" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="76" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="70" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="64" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="58" pin="2"/><net_sink comp="376" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: drift : p_int_0_x_V_read | {1 }
	Port: drift : p_int_1_x_V_read | {1 }
	Port: drift : p_int_2_x_V_read | {1 }
	Port: drift : p_int_3_x_V_read | {1 }
	Port: drift : p_int_4_x_V_read | {1 }
	Port: drift : p_int_5_x_V_read | {1 }
	Port: drift : p_int_6_x_V_read | {1 }
	Port: drift : p_int_7_x_V_read | {1 }
	Port: drift : p_int_8_x_V_read | {1 }
	Port: drift : p_int_0_y_V_read | {1 }
	Port: drift : p_int_1_y_V_read | {1 }
	Port: drift : p_int_2_y_V_read | {1 }
	Port: drift : p_int_3_y_V_read | {1 }
	Port: drift : p_int_4_y_V_read | {1 }
	Port: drift : p_int_5_y_V_read | {1 }
	Port: drift : p_int_6_y_V_read | {1 }
	Port: drift : p_int_7_y_V_read | {1 }
	Port: drift : p_int_8_y_V_read | {1 }
	Port: drift : p_int_0_z_V_read | {1 }
	Port: drift : p_int_1_z_V_read | {1 }
	Port: drift : p_int_2_z_V_read | {1 }
	Port: drift : p_int_3_z_V_read | {1 }
	Port: drift : p_int_4_z_V_read | {1 }
	Port: drift : p_int_5_z_V_read | {1 }
	Port: drift : p_int_6_z_V_read | {1 }
	Port: drift : p_int_7_z_V_read | {1 }
	Port: drift : p_int_8_z_V_read | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_s : 10
		mrv_10 : 11
		mrv_11 : 12
		mrv_12 : 13
		mrv_13 : 14
		mrv_14 : 15
		mrv_15 : 16
		mrv_16 : 17
		mrv_17 : 18
		mrv_18 : 19
		mrv_19 : 20
		mrv_20 : 21
		mrv_21 : 22
		mrv_22 : 23
		mrv_23 : 24
		mrv_24 : 25
		mrv_25 : 26
		StgValue_56 : 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
|          |  p_int_8_z_V_read_1_read_fu_58 |
|          |  p_int_7_z_V_read_1_read_fu_64 |
|          |  p_int_6_z_V_read_1_read_fu_70 |
|          |  p_int_5_z_V_read_1_read_fu_76 |
|          |  p_int_4_z_V_read_1_read_fu_82 |
|          |  p_int_3_z_V_read_1_read_fu_88 |
|          |  p_int_2_z_V_read_1_read_fu_94 |
|          | p_int_1_z_V_read_1_read_fu_100 |
|          | p_int_0_z_V_read_1_read_fu_106 |
|          | p_int_8_y_V_read_1_read_fu_112 |
|          | p_int_7_y_V_read_1_read_fu_118 |
|          | p_int_6_y_V_read_1_read_fu_124 |
|          | p_int_5_y_V_read_1_read_fu_130 |
|   read   | p_int_4_y_V_read_1_read_fu_136 |
|          | p_int_3_y_V_read_1_read_fu_142 |
|          | p_int_2_y_V_read_1_read_fu_148 |
|          | p_int_1_y_V_read_1_read_fu_154 |
|          | p_int_0_y_V_read_1_read_fu_160 |
|          | p_int_8_x_V_read_1_read_fu_166 |
|          | p_int_7_x_V_read_1_read_fu_172 |
|          | p_int_6_x_V_read_1_read_fu_178 |
|          | p_int_5_x_V_read_1_read_fu_184 |
|          | p_int_4_x_V_read_1_read_fu_190 |
|          | p_int_3_x_V_read_1_read_fu_196 |
|          | p_int_2_x_V_read_1_read_fu_202 |
|          | p_int_1_x_V_read_1_read_fu_208 |
|          | p_int_0_x_V_read_1_read_fu_214 |
|----------|--------------------------------|
|          |           mrv_fu_220           |
|          |          mrv_1_fu_226          |
|          |          mrv_2_fu_232          |
|          |          mrv_3_fu_238          |
|          |          mrv_4_fu_244          |
|          |          mrv_5_fu_250          |
|          |          mrv_6_fu_256          |
|          |          mrv_7_fu_262          |
|          |          mrv_8_fu_268          |
|          |          mrv_9_fu_274          |
|          |          mrv_s_fu_280          |
|          |          mrv_10_fu_286         |
|          |          mrv_11_fu_292         |
|insertvalue|          mrv_12_fu_298         |
|          |          mrv_13_fu_304         |
|          |          mrv_14_fu_310         |
|          |          mrv_15_fu_316         |
|          |          mrv_16_fu_322         |
|          |          mrv_17_fu_328         |
|          |          mrv_18_fu_334         |
|          |          mrv_19_fu_340         |
|          |          mrv_20_fu_346         |
|          |          mrv_21_fu_352         |
|          |          mrv_22_fu_358         |
|          |          mrv_23_fu_364         |
|          |          mrv_24_fu_370         |
|          |          mrv_25_fu_376         |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
