Info: Starting: Create testbench Qsys system
Info: C:/SNios/HSys/testbench/HSys.ipx
Info: ip-generate --project-directory=C:/SNios/ --output-directory=C:/SNios/ --report-file=sopcinfo:C:/SNios/HSys.sopcinfo --report-file=html:C:/SNios/HSys.html --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=C:/SNios/HSys.qsys
Progress: Loading SNios/HSys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module memory
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding top_avalon_0 [top_avalon 1.0]
Progress: Parameterizing module top_avalon_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: HSys.cpu: No Debugger.  You will not be able to download or debug programs
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0,07 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,07 seconds
Info: Reading index C:/altera/13.0sp1/ip/altera/altera_components.ipx
Info: C:/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0,20 seconds
Info: C:/altera/13.0sp1/ip/**/* matched 97 files in 0,21 seconds
Info: C:/Users/gabri/.altera.quartus/ip/13.0sp1/**/* matched 0 files in 0,00 seconds
Info: C:/SNios/HSys/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:/SNios/HSys/testbench/HSys.ipx
Progress: Loading SNios/HSys.qsys
Progress: Loading SNios/countBits_hw.tcl
Progress: Loading SNios/exemplo_hw.tcl
Progress: Loading SNios/exemplo_novo_hw.tcl
Progress: Loading SNios/top_avalon_hw.tcl
Info: C:/SNios/* matched 42 files in 0,28 seconds
Info: C:/SNios/ip/**/* matched 0 files in 0,00 seconds
Info: C:/SNios/*/* matched 97 files in 0,01 seconds
Info: C:/SNios/HSys/testbench/HSys.ipx described 0 plugins, 3 paths, in 0,32 seconds
Info: Reading index C:/SNios/HSys/testbench/HostSystem.ipx
Warning: C:/SNios/*/* repeats C:/SNios/*
Warning: C:/SNios/*/* repeats C:/SNios/ip/**/*
Warning: C:/SNios/*/* repeats C:/SNios/*/*
Info: C:/SNios/HSys/testbench/HostSystem.ipx described 0 plugins, 3 paths, in 0,00 seconds
Progress: Loading testbench/HostSystem_tb.qsys
Info: C:/SNios/HSys/testbench/* matched 9 files in 0,36 seconds
Info: C:/SNios/HSys/testbench/*/* matched 8 files in 0,00 seconds
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0,05 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0,05 seconds
Info: Reading index C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0,04 seconds
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0,04 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0,78 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,78 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: HSys
Info: TB_Gen: System design is: HSys
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : HSys_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : HSys_tb with clock and reset BFMs
Info: create_system HSys_tb
Info: add_instance HSys_inst HSys 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces HSys_inst
Info: get_instance_interface_property HSys_inst clk CLASS_NAME
Info: get_instance_interface_property HSys_inst reset CLASS_NAME
Info: get_instance_interface_property HSys_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property HSys_inst clk CLASS_NAME
Info: add_instance HSys_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property HSys_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value HSys_inst clk clockRate
Info: set_instance_parameter_value HSys_inst_clk_bfm CLOCK_RATE 25000000.0
Info: set_instance_parameter_value HSys_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property HSys_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property HSys_inst clk CLASS_NAME
Info: get_instance_interfaces HSys_inst_clk_bfm
Info: get_instance_interface_property HSys_inst_clk_bfm clk CLASS_NAME
Info: add_connection HSys_inst_clk_bfm.clk HSys_inst.clk
Info: get_instance_interface_property HSys_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property HSys_inst reset CLASS_NAME
Info: add_instance HSys_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property HSys_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports HSys_inst reset
Info: get_instance_interface_port_property HSys_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value HSys_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value HSys_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property HSys_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces HSys_inst_reset_bfm
Info: get_instance_interface_property HSys_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property HSys_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property HSys_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value HSys_inst reset associatedClock
Info: get_instance_interfaces HSys_inst_clk_bfm
Info: get_instance_interface_property HSys_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: HSys_inst_reset_bfm is not associated to any clock; connecting HSys_inst_reset_bfm to 'HSys_inst_clk_bfm.clk'
Warning: TB_Gen: HSys_inst_reset_bfm is not associated to any clock; connecting HSys_inst_reset_bfm to 'HSys_inst_clk_bfm.clk'
Info: add_connection HSys_inst_clk_bfm.clk HSys_inst_reset_bfm.clk
Info: get_instance_interface_property HSys_inst reset CLASS_NAME
Info: get_instance_interfaces HSys_inst_reset_bfm
Info: get_instance_interface_property HSys_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property HSys_inst_reset_bfm clk CLASS_NAME
Info: add_connection HSys_inst_reset_bfm.reset HSys_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: HSys_tb.qsys
Info: TB_Gen: Saving testbench system: HSys_tb.qsys
Info: save_system HSys_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/SNios/HSys/testbench/HSys_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/SNios/HSys/testbench/ --output-directory=C:/SNios/HSys/testbench/HSys_tb/simulation/ --file-set=SIM_VHDL --report-file=html:C:/SNios/HSys/testbench/HSys_tb.html --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file=C:/SNios/HSys/testbench/HSys_tb.qsys --report-file=csv:C:/SNios/HSys_tb.csv --report-file=spd:C:/SNios/HSys_tb.spd
Progress: Loading testbench/HSys_tb.qsys
Progress: Reading input file
Progress: Adding HSys_inst [HSys 1.0]
Progress: Parameterizing module HSys_inst
Progress: Adding HSys_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module HSys_inst_clk_bfm
Progress: Adding HSys_inst_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module HSys_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: HSys_tb.HSys_inst.cpu: No Debugger.  You will not be able to download or debug programs
Info: HSys_tb.HSys_inst_clk_bfm: Elaborate: altera_clock_source
Info: HSys_tb.HSys_inst_clk_bfm:            $Revision: #1 $
Info: HSys_tb.HSys_inst_clk_bfm:            $Date: 2013/03/07 $
Info: HSys_tb.HSys_inst_reset_bfm: Elaborate: altera_reset_source
Info: HSys_tb.HSys_inst_reset_bfm:            $Revision: #1 $
Info: HSys_tb.HSys_inst_reset_bfm:            $Date: 2013/03/07 $
Info: HSys_tb.HSys_inst_reset_bfm: Reset is negatively asserted.
Info: HSys_tb: Generating HSys_tb "HSys_tb" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 3 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 3 modules, 3 connections
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 8 modules, 22 connections
Info: merlin_domain_transform: After transform: 15 modules, 56 connections
Info: merlin_router_transform: After transform: 19 modules, 68 connections
Info: reset_adaptation_transform: After transform: 20 modules, 70 connections
Info: merlin_network_to_switch_transform: After transform: 27 modules, 86 connections
Info: merlin_width_transform: After transform: 29 modules, 92 connections
Info: merlin_mm_transform: After transform: 29 modules, 92 connections
Info: merlin_interrupt_mapper_transform: After transform: 30 modules, 95 connections
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: HSys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: HSys_inst: "HSys_tb" instantiated HSys "HSys_inst"
Info: HSys_inst_clk_bfm: "HSys_tb" instantiated altera_avalon_clock_source "HSys_inst_clk_bfm"
Info: HSys_inst_reset_bfm: "HSys_tb" instantiated altera_avalon_reset_source "HSys_inst_reset_bfm"
Info: memory: Starting RTL generation for module 'HSys_memory'
Info: memory:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=HSys_memory --dir=C:/Users/gabri/AppData/Local/Temp/alt8745_6678812237211733045.dir/0004_memory_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/gabri/AppData/Local/Temp/alt8745_6678812237211733045.dir/0004_memory_gen//HSys_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/gabri/AppData/Local/Temp/alt8745_6678812237211733045.dir/0004_memory_gen/  ]
Info: memory: Done RTL generation for module 'HSys_memory'
Info: memory: "HSys_inst" instantiated altera_avalon_onchip_memory2 "memory"
Info: cpu: Starting RTL generation for module 'HSys_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=HSys_cpu --dir=C:/Users/gabri/AppData/Local/Temp/alt8745_6678812237211733045.dir/0005_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/gabri/AppData/Local/Temp/alt8745_6678812237211733045.dir/0005_cpu_gen//HSys_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/gabri/AppData/Local/Temp/alt8745_6678812237211733045.dir/0005_cpu_gen/    --bogus  ]
Info: cpu: # 2021.04.28 17:00:01 (*) Starting Nios II generation
Info: cpu: # 2021.04.28 17:00:01 (*)   Checking for plaintext license.
Info: cpu: # 2021.04.28 17:00:03 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2021.04.28 17:00:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.04.28 17:00:03 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.04.28 17:00:03 (*)   Plaintext license not found.
Info: cpu: # 2021.04.28 17:00:03 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.04.28 17:00:03 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.04.28 17:00:03 (*)   Creating all objects for CPU
Info: cpu: # 2021.04.28 17:00:04 (*)   Creating 'C:/Users/gabri/AppData/Local/Temp/alt8745_6678812237211733045.dir/0005_cpu_gen//HSys_cpu_nios2_waves.do'
Info: cpu: # 2021.04.28 17:00:04 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.04.28 17:00:04 (*)   Creating plain-text RTL
Info: cpu: # 2021.04.28 17:00:07 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'HSys_cpu'
Info: cpu: "HSys_inst" instantiated altera_nios2_qsys "cpu"
Info: top_avalon_0: "HSys_inst" instantiated top_avalon "top_avalon_0"
Info: cpu_instruction_master_translator: "HSys_inst" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: memory_s1_translator: "HSys_inst" instantiated altera_merlin_slave_translator "memory_s1_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "HSys_inst" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: memory_s1_translator_avalon_universal_slave_0_agent: "HSys_inst" instantiated altera_merlin_slave_agent "memory_s1_translator_avalon_universal_slave_0_agent"
Info: memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model HSys_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "HSys_inst" instantiated altera_avalon_sc_fifo "memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model HSys_top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo: "HSys_inst" instantiated altera_avalon_sc_fifo "top_avalon_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Warning: Parallel compilation is not licensed and has been disabled
Info: addr_router: "HSys_inst" instantiated altera_merlin_router "addr_router"
Warning: Parallel compilation is not licensed and has been disabled
Info: id_router: "HSys_inst" instantiated altera_merlin_router "id_router"
Warning: Parallel compilation is not licensed and has been disabled
Info: id_router_001: "HSys_inst" instantiated altera_merlin_router "id_router_001"
Info: rst_controller: "HSys_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_demux: Generated simulation model HSys_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "HSys_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_mux: Generated simulation model HSys_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "HSys_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: rsp_xbar_mux: Generated simulation model HSys_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "HSys_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: width_adapter: "HSys_inst" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/SNios/HSys/testbench/HSys_tb/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/SNios/HSys/testbench/HSys_tb/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: irq_mapper: Generated simulation model HSys_irq_mapper.vho
Info: irq_mapper: "HSys_inst" instantiated altera_irq_mapper "irq_mapper"
Info: HSys_tb: Done HSys_tb" with 22 modules, 103 files, 3421428 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/SNios/HSys_tb.spd --output-directory=C:/SNios/HSys/testbench/
Info: Doing: ip-make-simscript --spd=C:/SNios/HSys_tb.spd --output-directory=C:/SNios/HSys/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/SNios/HSys/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/SNios/HSys/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/SNios/HSys/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	15 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/SNios/HSys/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
