0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.sim/sim_1/behav/xsim/glbl.v,1595630790,verilog,,,,glbl,,,,,,,,
C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/PLL/clk_100MHZ_to_25M_24M.v,1595712780,verilog,,C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/test_cam.v,,clk_100MHZ_to_25M_24M,,,,,,,,
C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/VGA_driver.v,1595782147,verilog,,C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/buffer_ram_dp.v,,VGA_Driver640x480,,,,,,,,
C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/buffer_ram_dp.v,1595781453,verilog,,C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/cam_read.v,,buffer_ram_dp,,,,,,,,
C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/cam_read.v,1595892704,verilog,,C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/PLL/clk_100MHZ_to_25M_24M.v,,cam_read,,,,,,,,
C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/test_cam.v,1595893369,verilog,,C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/simulation/test_cam_TB.v,,test_cam,,,,,,,,
C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/simulation/test_cam_TB.v,1595895198,verilog,,,,test_cam_TB,,,,,,,,
