{"code": 0, "data": {"allow_search": true, "attention": false, "author_title": null, "blocked": false, "blocked_count": null, "can_del": false, "comments": [{"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 247734, "create_time": 1655962336, "is_blocked": false, "is_tmp": false, "name_id": 1, "text": "善用淘宝", "timestamp": 1655962336}, {"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 247735, "create_time": 1655962353, "is_blocked": false, "is_tmp": false, "name_id": 0, "text": "Re Alice: 淘宝也没有", "timestamp": 1655962353}, {"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 247751, "create_time": 1655962655, "is_blocked": false, "is_tmp": false, "name_id": 2, "text": "Re 洞主: [这里有，不过可能要fq](https://zh.usa1lib.vip/s/Advanced%20digital%20design%20with%20the%20Verilog%20HDL)", "timestamp": 1655962655}, {"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 247753, "create_time": 1655962710, "is_blocked": false, "is_tmp": false, "name_id": 3, "text": "https://zh.1lib.tw/s/advanced%20digital%20design%20with%20the%20verilog%20hdl", "timestamp": 1655962710}, {"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 247759, "create_time": 1655962722, "is_blocked": false, "is_tmp": false, "name_id": 3, "text": "要翻墙", "timestamp": 1655962722}, {"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 247760, "create_time": 1655962776, "is_blocked": false, "is_tmp": false, "name_id": 2, "text": "Re Bob: 我这个不要fq", "timestamp": 1655962776}, {"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 247808, "create_time": 1655963363, "is_blocked": false, "is_tmp": false, "name_id": 0, "text": "挖槽，Bob牛逼啊", "timestamp": 1655963363}, {"author_title": "", "blocked": false, "blocked_count": null, "can_del": false, "cid": 247892, "create_time": 1655964676, "is_blocked": false, "is_tmp": false, "name_id": 4, "text": "善用libgen", "timestamp": 1655964676}], "create_time": 1655962326, "cw": null, "hot_score": null, "is_blocked": false, "is_reported": null, "is_tmp": false, "last_comment_time": 1655964676, "likenum": 3, "n_attentions": 3, "n_comments": 8, "pid": 71076, "poll": null, "reply": 8, "text": "有人能帮忙找一下Advanced digital design with the Verilog HDL download的英文pdf吗", "timestamp": 1655962326}}