{
  "Top": "intersection",
  "RtlTop": "intersection",
  "RtlPrefix": "",
  "RtlSubPrefix": "intersection_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Stg": {
      "index": "0",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "Stg",
          "name": "Stg",
          "usage": "data",
          "direction": "in"
        }]
    },
    "D": {
      "index": "1",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "D",
          "name": "D",
          "usage": "data",
          "direction": "in"
        }]
    },
    "S": {
      "index": "2",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "S",
          "name": "S",
          "usage": "data",
          "direction": "in"
        }]
    },
    "J": {
      "index": "3",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "J",
          "name": "J",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Regula": {
      "index": "4",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "Regula",
          "name": "Regula",
          "usage": "data",
          "direction": "out"
        }]
    },
    "EW": {
      "index": "5",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "EW",
          "name": "EW",
          "usage": "data",
          "direction": "out"
        }]
    },
    "NS": {
      "index": "6",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "NS",
          "name": "NS",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top intersection -name intersection"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "intersection"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "intersection",
    "Version": "1.0",
    "DisplayName": "Intersection",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_intersection_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/intersection_semaphores.cpp"],
    "Vhdl": ["impl\/vhdl\/intersection.vhd"],
    "Verilog": ["impl\/verilog\/intersection.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/intersection.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "Stg": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"Stg": "DATA"},
      "ports": ["Stg"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Stg"
        }]
    },
    "D": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"D": "DATA"},
      "ports": ["D"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "S": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"S": "DATA"},
      "ports": ["S"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "S"
        }]
    },
    "J": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"J": "DATA"},
      "ports": ["J"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "J"
        }]
    },
    "Regula": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"Regula": "DATA"},
      "ports": ["Regula"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Regula"
        }]
    },
    "EW": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"EW": "DATA"},
      "ports": ["EW"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "EW"
        }]
    },
    "NS": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"NS": "DATA"},
      "ports": ["NS"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "NS"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "Stg": {
      "dir": "in",
      "width": "1"
    },
    "D": {
      "dir": "in",
      "width": "1"
    },
    "S": {
      "dir": "in",
      "width": "1"
    },
    "J": {
      "dir": "in",
      "width": "1"
    },
    "Regula": {
      "dir": "out",
      "width": "32"
    },
    "EW": {
      "dir": "out",
      "width": "1"
    },
    "NS": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "intersection"},
    "Info": {"intersection": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"intersection": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.588"
        },
        "Area": {
          "FF": "5",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-01-28 20:21:56 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
