

================================================================
== Vivado HLS Report for 'DLU'
================================================================
* Date:           Sun Jul 10 16:38:19 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_BIO_NICA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.345|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_solve_qp_fu_381  |solve_qp  |    ?|    ?|    ?|    ?|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    3|    3|         1|          -|          -|     3|    no    |
        | + Loop 1.2  |   21|   21|         7|          -|          -|     3|    no    |
        |- Loop 2     |   18|   18|         2|          -|          -|     9|    no    |
        |- Loop 3     |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    561|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|    141|   30395|  49865|    0|
|Memory           |        0|      -|      64|      2|    0|
|Multiplexer      |        -|      -|       -|   3039|    -|
|Register         |        -|      -|    4593|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|    141|   35052|  53467|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     64|      32|    100|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |DLU_CRTL_BUS_s_axi_U       |DLU_CRTL_BUS_s_axi    |        0|      0|     68|    104|    0|
    |DLU_faddfsub_32nsbkb_U140  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U141  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U142  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U143  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U144  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U145  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U146  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U147  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U148  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U149  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U150  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U151  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U152  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U153  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U154  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U155  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U156  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_faddfsub_32nsbkb_U157  |DLU_faddfsub_32nsbkb  |        0|      2|    205|    390|    0|
    |DLU_fdiv_32ns_32ndEe_U176  |DLU_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |DLU_fdiv_32ns_32ndEe_U177  |DLU_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |DLU_fdiv_32ns_32ndEe_U178  |DLU_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |DLU_fdiv_32ns_32ndEe_U179  |DLU_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |DLU_fdiv_32ns_32ndEe_U180  |DLU_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |DLU_fdiv_32ns_32ndEe_U181  |DLU_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |DLU_fdiv_32ns_32ndEe_U182  |DLU_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |DLU_fdiv_32ns_32ndEe_U183  |DLU_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |DLU_fdiv_32ns_32ndEe_U184  |DLU_fdiv_32ns_32ndEe  |        0|      0|    761|    994|    0|
    |DLU_fmul_32ns_32ncud_U158  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U159  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U160  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U161  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U162  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U163  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U164  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U165  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U166  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U167  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U168  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U169  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U170  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U171  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U172  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U173  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U174  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_fmul_32ns_32ncud_U175  |DLU_fmul_32ns_32ncud  |        0|      3|    143|    321|    0|
    |DLU_mux_32_32_1_1_U186     |DLU_mux_32_32_1_1     |        0|      0|      0|     50|    0|
    |DLU_mux_32_32_1_1_U187     |DLU_mux_32_32_1_1     |        0|      0|      0|     50|    0|
    |DLU_mux_32_32_1_1_U188     |DLU_mux_32_32_1_1     |        0|      0|      0|     50|    0|
    |DLU_mux_32_32_1_1_U189     |DLU_mux_32_32_1_1     |        0|      0|      0|     50|    0|
    |DLU_mux_32_32_1_1_U190     |DLU_mux_32_32_1_1     |        0|      0|      0|     50|    0|
    |DLU_mux_94_32_1_1_U191     |DLU_mux_94_32_1_1     |        0|      0|      0|     50|    0|
    |DLU_sitofp_32ns_3ncg_U185  |DLU_sitofp_32ns_3ncg  |        0|      0|    340|    554|    0|
    |grp_solve_qp_fu_381        |solve_qp              |        2|     51|  16874|  27163|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                      |                      |        2|    141|  30395|  49865|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+
    |y_U    |DLU_y  |        0|  64|   2|    0|     3|   32|     1|           96|
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |       |        0|  64|   2|    0|     3|   32|     1|           96|
    +-------+-------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |I_fu_1383_p2                         |     +    |      0|  0|  39|          32|           1|
    |add_ln110_fu_1206_p2                 |     +    |      0|  0|  39|          32|          32|
    |c_1_fu_1879_p2                       |     +    |      0|  0|  13|           4|           1|
    |c_2_fu_1530_p2                       |     +    |      0|  0|  10|           2|           1|
    |c_fu_1838_p2                         |     +    |      0|  0|  13|           4|           1|
    |j_fu_1283_p2                         |     +    |      0|  0|  10|           2|           1|
    |ap_block_state5                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state86_io                  |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln110_fu_1212_p2                |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln112_fu_1277_p2                |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln200_fu_1407_p2                |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln222_fu_1524_p2                |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln303_fu_1832_p2                |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln312_fu_1873_p2                |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln314_1_fu_1903_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln314_2_fu_1917_p2              |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln314_3_fu_1931_p2              |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln314_4_fu_1945_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln314_5_fu_1959_p2              |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln314_6_fu_1973_p2              |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln314_fu_1889_p2                |   icmp   |      0|  0|   9|           3|           1|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state88_io                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state90                     |    or    |      0|  0|   2|           1|           1|
    |select_ln206_fu_1457_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln314_1_fu_1909_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln314_2_fu_1923_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln314_3_fu_1937_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln314_4_fu_1951_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln314_5_fu_1965_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln314_6_fu_1979_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln314_fu_1895_p3              |  select  |      0|  0|  32|           1|          32|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 561|         198|         375|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |G_0                            |    9|          2|   32|         64|
    |G_1                            |    9|          2|   32|         64|
    |G_2                            |    9|          2|   32|         64|
    |G_3                            |    9|          2|   32|         64|
    |G_4                            |    9|          2|   32|         64|
    |G_5                            |    9|          2|   32|         64|
    |G_6                            |    9|          2|   32|         64|
    |G_7                            |    9|          2|   32|         64|
    |G_8                            |    9|          2|   32|         64|
    |W_xt_0                         |    9|          2|   32|         64|
    |W_xt_1                         |    9|          2|   32|         64|
    |W_xt_2                         |    9|          2|   32|         64|
    |ap_NS_fsm                      |  397|         91|    1|         91|
    |c1_0_reg_359                   |    9|          2|    4|          8|
    |c1_1_reg_370                   |    9|          2|    4|          8|
    |c_0_reg_347                    |    9|          2|    2|          4|
    |grp_fu_413_opcode              |   15|          3|    2|          6|
    |grp_fu_413_p0                  |   41|          8|   32|        256|
    |grp_fu_413_p1                  |   44|          9|   32|        288|
    |grp_fu_417_opcode              |   15|          3|    2|          6|
    |grp_fu_417_p0                  |   41|          8|   32|        256|
    |grp_fu_417_p1                  |   38|          7|   32|        224|
    |grp_fu_421_opcode              |   15|          3|    2|          6|
    |grp_fu_421_p0                  |   38|          7|   32|        224|
    |grp_fu_421_p1                  |   33|          6|   32|        192|
    |grp_fu_425_opcode              |   15|          3|    2|          6|
    |grp_fu_425_p0                  |   38|          7|   32|        224|
    |grp_fu_425_p1                  |   33|          6|   32|        192|
    |grp_fu_429_opcode              |   15|          3|    2|          6|
    |grp_fu_429_p0                  |   38|          7|   32|        224|
    |grp_fu_429_p1                  |   33|          6|   32|        192|
    |grp_fu_433_opcode              |   15|          3|    2|          6|
    |grp_fu_433_p0                  |   38|          7|   32|        224|
    |grp_fu_433_p1                  |   33|          6|   32|        192|
    |grp_fu_437_opcode              |   15|          3|    2|          6|
    |grp_fu_437_p0                  |   38|          7|   32|        224|
    |grp_fu_437_p1                  |   33|          6|   32|        192|
    |grp_fu_441_opcode              |   15|          3|    2|          6|
    |grp_fu_441_p0                  |   38|          7|   32|        224|
    |grp_fu_441_p1                  |   33|          6|   32|        192|
    |grp_fu_445_opcode              |   15|          3|    2|          6|
    |grp_fu_445_p0                  |   38|          7|   32|        224|
    |grp_fu_445_p1                  |   33|          6|   32|        192|
    |grp_fu_450_opcode              |   15|          3|    2|          6|
    |grp_fu_450_p0                  |   15|          3|   32|         96|
    |grp_fu_450_p1                  |   15|          3|   32|         96|
    |grp_fu_454_opcode              |   15|          3|    2|          6|
    |grp_fu_454_p0                  |   15|          3|   32|         96|
    |grp_fu_454_p1                  |   15|          3|   32|         96|
    |grp_fu_458_opcode              |   15|          3|    2|          6|
    |grp_fu_458_p0                  |   15|          3|   32|         96|
    |grp_fu_458_p1                  |   15|          3|   32|         96|
    |grp_fu_462_opcode              |   15|          3|    2|          6|
    |grp_fu_462_p0                  |   15|          3|   32|         96|
    |grp_fu_462_p1                  |   15|          3|   32|         96|
    |grp_fu_466_opcode              |   15|          3|    2|          6|
    |grp_fu_466_p0                  |   15|          3|   32|         96|
    |grp_fu_466_p1                  |   15|          3|   32|         96|
    |grp_fu_470_opcode              |   15|          3|    2|          6|
    |grp_fu_470_p0                  |   15|          3|   32|         96|
    |grp_fu_470_p1                  |   15|          3|   32|         96|
    |grp_fu_474_opcode              |   15|          3|    2|          6|
    |grp_fu_474_p0                  |   15|          3|   32|         96|
    |grp_fu_474_p1                  |   15|          3|   32|         96|
    |grp_fu_478_opcode              |   15|          3|    2|          6|
    |grp_fu_478_p0                  |   15|          3|   32|         96|
    |grp_fu_478_p1                  |   15|          3|   32|         96|
    |grp_fu_482_opcode              |   15|          3|    2|          6|
    |grp_fu_482_p0                  |   15|          3|   32|         96|
    |grp_fu_482_p1                  |   15|          3|   32|         96|
    |grp_fu_486_p0                  |   41|          8|   32|        256|
    |grp_fu_486_p1                  |   38|          7|   32|        224|
    |grp_fu_490_p0                  |   38|          7|   32|        224|
    |grp_fu_490_p1                  |   38|          7|   32|        224|
    |grp_fu_494_p0                  |   38|          7|   32|        224|
    |grp_fu_494_p1                  |   33|          6|   32|        192|
    |grp_fu_498_p0                  |   33|          6|   32|        192|
    |grp_fu_498_p1                  |   33|          6|   32|        192|
    |grp_fu_502_p0                  |   27|          5|   32|        160|
    |grp_fu_502_p1                  |   33|          6|   32|        192|
    |grp_fu_506_p0                  |   33|          6|   32|        192|
    |grp_fu_506_p1                  |   33|          6|   32|        192|
    |grp_fu_510_p0                  |   27|          5|   32|        160|
    |grp_fu_510_p1                  |   27|          5|   32|        160|
    |grp_fu_514_p0                  |   27|          5|   32|        160|
    |grp_fu_514_p1                  |   27|          5|   32|        160|
    |grp_fu_518_p0                  |   27|          5|   32|        160|
    |grp_fu_518_p1                  |   27|          5|   32|        160|
    |grp_fu_522_p0                  |   21|          4|   32|        128|
    |grp_fu_522_p1                  |   21|          4|   32|        128|
    |grp_fu_526_p0                  |   21|          4|   32|        128|
    |grp_fu_526_p1                  |   21|          4|   32|        128|
    |grp_fu_530_p0                  |   21|          4|   32|        128|
    |grp_fu_530_p1                  |   21|          4|   32|        128|
    |grp_fu_534_p0                  |   21|          4|   32|        128|
    |grp_fu_534_p1                  |   21|          4|   32|        128|
    |grp_fu_538_p0                  |   21|          4|   32|        128|
    |grp_fu_538_p1                  |   21|          4|   32|        128|
    |grp_fu_542_p0                  |   21|          4|   32|        128|
    |grp_fu_542_p1                  |   21|          4|   32|        128|
    |grp_fu_546_p0                  |   21|          4|   32|        128|
    |grp_fu_546_p1                  |   21|          4|   32|        128|
    |grp_fu_550_p0                  |   21|          4|   32|        128|
    |grp_fu_550_p1                  |   21|          4|   32|        128|
    |grp_fu_554_p0                  |   21|          4|   32|        128|
    |grp_fu_554_p1                  |   21|          4|   32|        128|
    |grp_fu_566_p0                  |   15|          3|   32|         96|
    |grp_fu_566_p1                  |   15|          3|   32|         96|
    |grp_fu_603_p0                  |   15|          3|   32|         96|
    |i_0_reg_326                    |    9|          2|   32|         64|
    |inStream_TDATA_blk_n           |    9|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |    9|          2|   32|         64|
    |inStream_V_data_V_0_state      |   15|          3|    2|          6|
    |inStream_V_dest_V_0_state      |   15|          3|    2|          6|
    |j_0_reg_336                    |    9|          2|    2|          4|
    |outStream_TDATA_blk_n          |    9|          2|    1|          2|
    |outStream_V_data_V_1_data_in   |   21|          4|   32|        128|
    |outStream_V_data_V_1_data_out  |    9|          2|   32|         64|
    |outStream_V_data_V_1_state     |   15|          3|    2|          6|
    |outStream_V_dest_V_1_state     |   15|          3|    2|          6|
    |outStream_V_id_V_1_state       |   15|          3|    2|          6|
    |outStream_V_keep_V_1_state     |   15|          3|    2|          6|
    |outStream_V_last_V_1_data_in   |   15|          3|    1|          3|
    |outStream_V_last_V_1_data_out  |    9|          2|    1|          2|
    |outStream_V_last_V_1_state     |   15|          3|    2|          6|
    |outStream_V_strb_V_1_state     |   15|          3|    2|          6|
    |outStream_V_user_V_1_state     |   15|          3|    2|          6|
    |reg_1142                       |    9|          2|   32|         64|
    |y_address0                     |   21|          4|    2|          8|
    |y_address1                     |   15|          3|    2|          6|
    |y_ce0                          |   15|          3|    1|          3|
    |y_we0                          |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 3039|        602| 3021|      13137|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |G_0                               |  32|   0|   32|          0|
    |G_1                               |  32|   0|   32|          0|
    |G_2                               |  32|   0|   32|          0|
    |G_3                               |  32|   0|   32|          0|
    |G_4                               |  32|   0|   32|          0|
    |G_5                               |  32|   0|   32|          0|
    |G_6                               |  32|   0|   32|          0|
    |G_7                               |  32|   0|   32|          0|
    |G_8                               |  32|   0|   32|          0|
    |I_reg_2039                        |  32|   0|   32|          0|
    |M_0_0                             |  32|   0|   32|          0|
    |M_0_1                             |  32|   0|   32|          0|
    |M_0_2                             |  32|   0|   32|          0|
    |M_1_0                             |  32|   0|   32|          0|
    |M_1_1                             |  32|   0|   32|          0|
    |M_1_2                             |  32|   0|   32|          0|
    |M_2_0                             |  32|   0|   32|          0|
    |M_2_1                             |  32|   0|   32|          0|
    |M_2_2                             |  32|   0|   32|          0|
    |Outter_1_0                        |  32|   0|   32|          0|
    |Outter_1_1                        |  32|   0|   32|          0|
    |Outter_1_2                        |  32|   0|   32|          0|
    |Outter_2_0                        |  32|   0|   32|          0|
    |Outter_2_1                        |  32|   0|   32|          0|
    |Outter_2_2                        |  32|   0|   32|          0|
    |Outter_3_0                        |  32|   0|   32|          0|
    |Outter_3_1                        |  32|   0|   32|          0|
    |Outter_3_2                        |  32|   0|   32|          0|
    |W_0_0                             |  32|   0|   32|          0|
    |W_0_1                             |  32|   0|   32|          0|
    |W_0_2                             |  32|   0|   32|          0|
    |W_1_0                             |  32|   0|   32|          0|
    |W_1_1                             |  32|   0|   32|          0|
    |W_1_2                             |  32|   0|   32|          0|
    |W_2_0                             |  32|   0|   32|          0|
    |W_2_1                             |  32|   0|   32|          0|
    |W_2_2                             |  32|   0|   32|          0|
    |W_xt_0                            |  32|   0|   32|          0|
    |W_xt_1                            |  32|   0|   32|          0|
    |W_xt_2                            |  32|   0|   32|          0|
    |X_0                               |  32|   0|   32|          0|
    |X_1                               |  32|   0|   32|          0|
    |X_2                               |  32|   0|   32|          0|
    |X_bar_0                           |  32|   0|   32|          0|
    |X_bar_1                           |  32|   0|   32|          0|
    |X_bar_2                           |  32|   0|   32|          0|
    |add_ln110_reg_2007                |  32|   0|   32|          0|
    |ap_CS_fsm                         |  90|   0|   90|          0|
    |c1_0_reg_359                      |   4|   0|    4|          0|
    |c1_1_reg_370                      |   4|   0|    4|          0|
    |c_0_reg_347                       |   2|   0|    2|          0|
    |c_1_reg_2333                      |   4|   0|    4|          0|
    |c_2_reg_2158                      |   2|   0|    2|          0|
    |c_reg_2320                        |   4|   0|    4|          0|
    |empty_60_reg_1997_0               |  32|   0|   32|          0|
    |grp_solve_qp_fu_381_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_326                       |  32|   0|   32|          0|
    |icmp_ln200_reg_2046               |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A     |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B     |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd        |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr        |   1|   0|    1|          0|
    |inStream_V_data_V_0_state         |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state         |   2|   0|    2|          0|
    |j_0_reg_336                       |   2|   0|    2|          0|
    |n_bar_0                           |  32|   0|   32|          0|
    |n_bar_1                           |  32|   0|   32|          0|
    |n_bar_2                           |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_A    |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B    |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr       |   1|   0|    1|          0|
    |outStream_V_data_V_1_state        |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state        |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd         |   1|   0|    1|          0|
    |outStream_V_id_V_1_state          |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state        |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A    |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B    |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr       |   1|   0|    1|          0|
    |outStream_V_last_V_1_state        |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state        |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_user_V_1_state        |   2|   0|    2|          0|
    |reg_1001                          |  32|   0|   32|          0|
    |reg_1008                          |  32|   0|   32|          0|
    |reg_1015                          |  32|   0|   32|          0|
    |reg_1022                          |  32|   0|   32|          0|
    |reg_1029                          |  32|   0|   32|          0|
    |reg_1036                          |  32|   0|   32|          0|
    |reg_1043                          |  32|   0|   32|          0|
    |reg_1050                          |  32|   0|   32|          0|
    |reg_1057                          |  32|   0|   32|          0|
    |reg_1064                          |  32|   0|   32|          0|
    |reg_1071                          |  32|   0|   32|          0|
    |reg_1079                          |  32|   0|   32|          0|
    |reg_1086                          |  32|   0|   32|          0|
    |reg_1093                          |  32|   0|   32|          0|
    |reg_1100                          |  32|   0|   32|          0|
    |reg_1107                          |  32|   0|   32|          0|
    |reg_1114                          |  32|   0|   32|          0|
    |reg_1121                          |  32|   0|   32|          0|
    |reg_1128                          |  32|   0|   32|          0|
    |reg_1135                          |  32|   0|   32|          0|
    |reg_1142                          |  32|   0|   32|          0|
    |reg_1152                          |  32|   0|   32|          0|
    |reg_1160                          |  32|   0|   32|          0|
    |reg_1165                          |  32|   0|   32|          0|
    |reg_1170                          |  32|   0|   32|          0|
    |reg_1175                          |  32|   0|   32|          0|
    |reg_1180                          |  32|   0|   32|          0|
    |reg_769                           |  32|   0|   32|          0|
    |reg_776                           |  32|   0|   32|          0|
    |reg_783                           |  32|   0|   32|          0|
    |reg_790                           |  32|   0|   32|          0|
    |reg_797                           |  32|   0|   32|          0|
    |reg_804                           |  32|   0|   32|          0|
    |reg_811                           |  32|   0|   32|          0|
    |reg_818                           |  32|   0|   32|          0|
    |reg_825                           |  32|   0|   32|          0|
    |reg_832                           |  32|   0|   32|          0|
    |reg_843                           |  32|   0|   32|          0|
    |reg_854                           |  32|   0|   32|          0|
    |reg_864                           |  32|   0|   32|          0|
    |reg_875                           |  32|   0|   32|          0|
    |reg_886                           |  32|   0|   32|          0|
    |reg_897                           |  32|   0|   32|          0|
    |reg_908                           |  32|   0|   32|          0|
    |reg_919                           |  32|   0|   32|          0|
    |reg_930                           |  32|   0|   32|          0|
    |reg_938                           |  32|   0|   32|          0|
    |reg_946                           |  32|   0|   32|          0|
    |reg_952                           |  32|   0|   32|          0|
    |reg_959                           |  32|   0|   32|          0|
    |reg_966                           |  32|   0|   32|          0|
    |reg_973                           |  32|   0|   32|          0|
    |reg_980                           |  32|   0|   32|          0|
    |reg_987                           |  32|   0|   32|          0|
    |reg_994                           |  32|   0|   32|          0|
    |tmp_127_reg_2272                  |  32|   0|   32|          0|
    |tmp_130_reg_2277                  |  32|   0|   32|          0|
    |tmp_133_reg_2282                  |  32|   0|   32|          0|
    |tmp_136_reg_2287                  |  32|   0|   32|          0|
    |tmp_139_reg_2292                  |  32|   0|   32|          0|
    |tmp_142_reg_2297                  |  32|   0|   32|          0|
    |tmp_145_reg_2302                  |  32|   0|   32|          0|
    |tmp_148_reg_2307                  |  32|   0|   32|          0|
    |tmp_151_reg_2312                  |  32|   0|   32|          0|
    |tmp_155_reg_2173                  |  32|   0|   32|          0|
    |tmp_156_reg_2178                  |  32|   0|   32|          0|
    |tmp_158_reg_2183                  |  32|   0|   32|          0|
    |tmp_159_reg_2188                  |  32|   0|   32|          0|
    |tmp_160_reg_2265                  |  32|   0|   32|          0|
    |tmp_55_reg_2115                   |  32|   0|   32|          0|
    |tmp_58_reg_2120                   |  32|   0|   32|          0|
    |tmp_61_reg_2125                   |  32|   0|   32|          0|
    |tmp_64_reg_2130                   |  32|   0|   32|          0|
    |tmp_67_reg_2135                   |  32|   0|   32|          0|
    |tmp_70_reg_2140                   |  32|   0|   32|          0|
    |tmp_73_reg_2145                   |  32|   0|   32|          0|
    |tmp_76_reg_2150                   |  32|   0|   32|          0|
    |tmp_reg_2168                      |  32|   0|   32|          0|
    |y_bar_0                           |  32|   0|   32|          0|
    |y_bar_1                           |  32|   0|   32|          0|
    |y_bar_2                           |  32|   0|   32|          0|
    |y_load_1_reg_2023                 |  32|   0|   32|          0|
    |y_load_2_reg_2031                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |4593|   0| 4593|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS      | return value |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS      | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |         DLU        | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |         DLU        | return value |
|interrupt               | out |    1| ap_ctrl_hs |         DLU        | return value |
|inStream_TDATA          |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

