

================================================================
== Vivado HLS Report for 'topkernel'
================================================================
* Date:           Mon Jul 27 23:31:28 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |   57|  197844234|   57|  197844234|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----------+-----+-----------+---------+
        |                                |                     |     Latency     |     Interval    | Pipeline|
        |            Instance            |        Module       | min |    max    | min |    max    |   Type  |
        +--------------------------------+---------------------+-----+-----------+-----+-----------+---------+
        |grp_partitionandreduce0_fu_178  |partitionandreduce0  |   41|  197844218|   41|  197844218|   none  |
        +--------------------------------+---------------------+-----+-----------+-----+-----------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%kvstatsA_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvstatsA)"   --->   Operation 18 'read' 'kvstatsA_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%kvdestdramA_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvdestdramA_V)"   --->   Operation 19 'read' 'kvdestdramA_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%kvsourcedramA_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvsourcedramA_V)"   --->   Operation 20 'read' 'kvsourcedramA_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kvstatsA5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %kvstatsA_read, i32 3, i32 31)"   --->   Operation 21 'partselect' 'kvstatsA5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast = zext i29 %kvstatsA5 to i30"   --->   Operation 22 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kvdestdramA_V3 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %kvdestdramA_V_read, i32 6, i32 31)"   --->   Operation 23 'partselect' 'kvdestdramA_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kvsourcedramA_V1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %kvsourcedramA_V_read, i32 6, i32 31)"   --->   Operation 24 'partselect' 'kvsourcedramA_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.64ns)   --->   "%add_ln3244 = add i30 1, %p_cast" [../kernels/acts.cpp:3244]   --->   Operation 25 'add' 'add_ln3244' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln3244 = zext i30 %add_ln3244 to i64" [../kernels/acts.cpp:3244]   --->   Operation 26 'zext' 'zext_ln3244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i64* %gmem2, i64 %zext_ln3244" [../kernels/acts.cpp:3244]   --->   Operation 27 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [7/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 28 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 29 [1/1] (0.64ns)   --->   "%add_ln3247 = add i30 4, %p_cast" [../kernels/acts.cpp:3247]   --->   Operation 29 'add' 'add_ln3247' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 30 [6/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 30 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln3247 = zext i30 %add_ln3247 to i64" [../kernels/acts.cpp:3247]   --->   Operation 31 'zext' 'zext_ln3247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i64* %gmem2, i64 %zext_ln3247" [../kernels/acts.cpp:3247]   --->   Operation 32 'getelementptr' 'gmem2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [7/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 33 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 34 [1/1] (0.64ns)   --->   "%add_ln3248 = add i30 5, %p_cast" [../kernels/acts.cpp:3248]   --->   Operation 34 'add' 'add_ln3248' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 35 [5/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 35 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 36 [6/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 36 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln3248 = zext i30 %add_ln3248 to i64" [../kernels/acts.cpp:3248]   --->   Operation 37 'zext' 'zext_ln3248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%gmem2_addr_2 = getelementptr i64* %gmem2, i64 %zext_ln3248" [../kernels/acts.cpp:3248]   --->   Operation 38 'getelementptr' 'gmem2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [7/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 39 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 40 [1/1] (0.64ns)   --->   "%add_ln3249 = add i30 9, %p_cast" [../kernels/acts.cpp:3249]   --->   Operation 40 'add' 'add_ln3249' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 41 [4/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 41 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 42 [5/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 42 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 43 [6/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 43 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln3249 = zext i30 %add_ln3249 to i64" [../kernels/acts.cpp:3249]   --->   Operation 44 'zext' 'zext_ln3249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%gmem2_addr_3 = getelementptr i64* %gmem2, i64 %zext_ln3249" [../kernels/acts.cpp:3249]   --->   Operation 45 'getelementptr' 'gmem2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [7/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 46 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 47 [1/1] (0.64ns)   --->   "%add_ln3251 = add i30 11, %p_cast" [../kernels/acts.cpp:3251]   --->   Operation 47 'add' 'add_ln3251' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 48 [3/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 48 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 49 [4/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 49 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 50 [5/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 50 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 51 [6/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 51 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln3251 = zext i30 %add_ln3251 to i64" [../kernels/acts.cpp:3251]   --->   Operation 52 'zext' 'zext_ln3251' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%gmem2_addr_4 = getelementptr i64* %gmem2, i64 %zext_ln3251" [../kernels/acts.cpp:3251]   --->   Operation 53 'getelementptr' 'gmem2_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [7/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 54 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 55 [1/1] (0.64ns)   --->   "%add_ln3255 = add i30 14, %p_cast" [../kernels/acts.cpp:3255]   --->   Operation 55 'add' 'add_ln3255' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 56 [2/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 56 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 57 [3/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 57 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 58 [4/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 58 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 59 [5/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 59 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 60 [6/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 60 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln3255 = zext i30 %add_ln3255 to i64" [../kernels/acts.cpp:3255]   --->   Operation 61 'zext' 'zext_ln3255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%gmem2_addr_5 = getelementptr i64* %gmem2, i64 %zext_ln3255" [../kernels/acts.cpp:3255]   --->   Operation 62 'getelementptr' 'gmem2_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [7/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 63 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 64 [1/1] (0.64ns)   --->   "%add_ln3257 = add i30 17, %p_cast" [../kernels/acts.cpp:3257]   --->   Operation 64 'add' 'add_ln3257' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 65 [1/7] (8.75ns)   --->   "%gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr, i32 1)" [../kernels/acts.cpp:3244]   --->   Operation 65 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [2/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 66 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 67 [3/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 67 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 68 [4/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 68 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 69 [5/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 69 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [6/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 70 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln3257 = zext i30 %add_ln3257 to i64" [../kernels/acts.cpp:3257]   --->   Operation 71 'zext' 'zext_ln3257' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%gmem2_addr_6 = getelementptr i64* %gmem2, i64 %zext_ln3257" [../kernels/acts.cpp:3257]   --->   Operation 72 'getelementptr' 'gmem2_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [7/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 73 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 74 [1/1] (8.75ns)   --->   "%gmem2_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr)" [../kernels/acts.cpp:3244]   --->   Operation 74 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%globalparams_runkern = trunc i64 %gmem2_addr_read to i32" [../kernels/acts.cpp:3244]   --->   Operation 75 'trunc' 'globalparams_runkern' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/7] (8.75ns)   --->   "%gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_1, i32 1)" [../kernels/acts.cpp:3247]   --->   Operation 76 'readreq' 'gmem2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 77 [2/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 77 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 78 [3/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 78 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 79 [4/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 79 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 80 [5/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 80 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 81 [6/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 81 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 82 [1/1] (8.75ns)   --->   "%gmem2_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_1)" [../kernels/acts.cpp:3247]   --->   Operation 82 'read' 'gmem2_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%globalparams_partiti = trunc i64 %gmem2_addr_1_read to i32" [../kernels/acts.cpp:3247]   --->   Operation 83 'trunc' 'globalparams_partiti' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/7] (8.75ns)   --->   "%gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_2, i32 1)" [../kernels/acts.cpp:3248]   --->   Operation 84 'readreq' 'gmem2_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 85 [2/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 85 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [3/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 86 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 87 [4/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 87 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 88 [5/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 88 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 89 [1/1] (8.75ns)   --->   "%gmem2_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_2)" [../kernels/acts.cpp:3248]   --->   Operation 89 'read' 'gmem2_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%globalparams_reducec = trunc i64 %gmem2_addr_2_read to i32" [../kernels/acts.cpp:3248]   --->   Operation 90 'trunc' 'globalparams_reducec' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/7] (8.75ns)   --->   "%gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_3, i32 1)" [../kernels/acts.cpp:3249]   --->   Operation 91 'readreq' 'gmem2_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 92 [2/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 92 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 93 [3/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 93 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 94 [4/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 94 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 95 [1/1] (8.75ns)   --->   "%gmem2_addr_3_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_3)" [../kernels/acts.cpp:3249]   --->   Operation 95 'read' 'gmem2_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%globalparams_vbegin = trunc i64 %gmem2_addr_3_read to i32" [../kernels/acts.cpp:3249]   --->   Operation 96 'trunc' 'globalparams_vbegin' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/7] (8.75ns)   --->   "%gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_4, i32 1)" [../kernels/acts.cpp:3251]   --->   Operation 97 'readreq' 'gmem2_load_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 98 [2/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 98 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 99 [3/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 99 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 100 [1/1] (8.75ns)   --->   "%gmem2_addr_4_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_4)" [../kernels/acts.cpp:3251]   --->   Operation 100 'read' 'gmem2_addr_4_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%globalparams_treedep = trunc i64 %gmem2_addr_4_read to i32" [../kernels/acts.cpp:3251]   --->   Operation 101 'trunc' 'globalparams_treedep' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/7] (8.75ns)   --->   "%gmem2_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_5, i32 1)" [../kernels/acts.cpp:3255]   --->   Operation 102 'readreq' 'gmem2_load_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 103 [2/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 103 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 104 [1/1] (8.75ns)   --->   "%gmem2_addr_5_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_5)" [../kernels/acts.cpp:3255]   --->   Operation 104 'read' 'gmem2_addr_5_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%globalparams_runsize = trunc i64 %gmem2_addr_5_read to i32" [../kernels/acts.cpp:3255]   --->   Operation 105 'trunc' 'globalparams_runsize' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/7] (8.75ns)   --->   "%gmem2_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem2_addr_6, i32 1)" [../kernels/acts.cpp:3257]   --->   Operation 106 'readreq' 'gmem2_load_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 107 [1/1] (8.75ns)   --->   "%gmem2_addr_6_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem2_addr_6)" [../kernels/acts.cpp:3257]   --->   Operation 107 'read' 'gmem2_addr_6_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%globalparams_statsal = trunc i64 %gmem2_addr_6_read to i32" [../kernels/acts.cpp:3257]   --->   Operation 108 'trunc' 'globalparams_statsal' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.75>
ST_16 : Operation 109 [2/2] (1.75ns)   --->   "call fastcc void @partitionandreduce0(i512* %gmem0, i26 %kvsourcedramA_V1, i512* %gmem1, i26 %kvdestdramA_V3, i64* %gmem2, i29 %kvstatsA5, i32 %globalparams_runkern, i32 %globalparams_partiti, i32 %globalparams_reducec, i32 %globalparams_treedep, i32 %globalparams_runsize, i32 %globalparams_vbegin, i32 %globalparams_statsal)" [../kernels/acts.cpp:3284]   --->   Operation 109 'call' <Predicate = true> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem2), !map !193"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem1), !map !202"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !206"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @topkernel_str) nounwind"   --->   Operation 113 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str48, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3231]   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem1, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str50, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3232]   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem2, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str51, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3233]   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kvsourcedramA_V, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3235]   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kvdestdramA_V, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3236]   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kvstatsA, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3237]   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str53, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:3239]   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/2] (0.00ns)   --->   "call fastcc void @partitionandreduce0(i512* %gmem0, i26 %kvsourcedramA_V1, i512* %gmem1, i26 %kvdestdramA_V3, i64* %gmem2, i29 %kvstatsA5, i32 %globalparams_runkern, i32 %globalparams_partiti, i32 %globalparams_reducec, i32 %globalparams_treedep, i32 %globalparams_runsize, i32 %globalparams_vbegin, i32 %globalparams_statsal)" [../kernels/acts.cpp:3284]   --->   Operation 121 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "ret void" [../kernels/acts.cpp:3285]   --->   Operation 122 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ kvsourcedramA_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kvdestdramA_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kvstatsA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kvstatsA_read        (read         ) [ 000000000000000000]
kvdestdramA_V_read   (read         ) [ 000000000000000000]
kvsourcedramA_V_read (read         ) [ 000000000000000000]
kvstatsA5            (partselect   ) [ 001111111111111111]
p_cast               (zext         ) [ 001111110000000000]
kvdestdramA_V3       (partselect   ) [ 001111111111111111]
kvsourcedramA_V1     (partselect   ) [ 001111111111111111]
add_ln3244           (add          ) [ 001000000000000000]
zext_ln3244          (zext         ) [ 000000000000000000]
gmem2_addr           (getelementptr) [ 000111111100000000]
add_ln3247           (add          ) [ 000100000000000000]
zext_ln3247          (zext         ) [ 000000000000000000]
gmem2_addr_1         (getelementptr) [ 000011111110000000]
add_ln3248           (add          ) [ 000010000000000000]
zext_ln3248          (zext         ) [ 000000000000000000]
gmem2_addr_2         (getelementptr) [ 000001111111000000]
add_ln3249           (add          ) [ 000001000000000000]
zext_ln3249          (zext         ) [ 000000000000000000]
gmem2_addr_3         (getelementptr) [ 000000111111100000]
add_ln3251           (add          ) [ 000000100000000000]
zext_ln3251          (zext         ) [ 000000000000000000]
gmem2_addr_4         (getelementptr) [ 000000011111110000]
add_ln3255           (add          ) [ 000000010000000000]
zext_ln3255          (zext         ) [ 000000000000000000]
gmem2_addr_5         (getelementptr) [ 000000001111111000]
add_ln3257           (add          ) [ 000000001000000000]
gmem2_load_req       (readreq      ) [ 000000000000000000]
zext_ln3257          (zext         ) [ 000000000000000000]
gmem2_addr_6         (getelementptr) [ 000000000111111100]
gmem2_addr_read      (read         ) [ 000000000000000000]
globalparams_runkern (trunc        ) [ 000000000011111111]
gmem2_load_1_req     (readreq      ) [ 000000000000000000]
gmem2_addr_1_read    (read         ) [ 000000000000000000]
globalparams_partiti (trunc        ) [ 000000000001111111]
gmem2_load_2_req     (readreq      ) [ 000000000000000000]
gmem2_addr_2_read    (read         ) [ 000000000000000000]
globalparams_reducec (trunc        ) [ 000000000000111111]
gmem2_load_3_req     (readreq      ) [ 000000000000000000]
gmem2_addr_3_read    (read         ) [ 000000000000000000]
globalparams_vbegin  (trunc        ) [ 000000000000011111]
gmem2_load_4_req     (readreq      ) [ 000000000000000000]
gmem2_addr_4_read    (read         ) [ 000000000000000000]
globalparams_treedep (trunc        ) [ 000000000000001111]
gmem2_load_5_req     (readreq      ) [ 000000000000000000]
gmem2_addr_5_read    (read         ) [ 000000000000000000]
globalparams_runsize (trunc        ) [ 000000000000000111]
gmem2_load_6_req     (readreq      ) [ 000000000000000000]
gmem2_addr_6_read    (read         ) [ 000000000000000000]
globalparams_statsal (trunc        ) [ 000000000000000011]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000000]
spectopmodule_ln0    (spectopmodule) [ 000000000000000000]
specinterface_ln3231 (specinterface) [ 000000000000000000]
specinterface_ln3232 (specinterface) [ 000000000000000000]
specinterface_ln3233 (specinterface) [ 000000000000000000]
specinterface_ln3235 (specinterface) [ 000000000000000000]
specinterface_ln3236 (specinterface) [ 000000000000000000]
specinterface_ln3237 (specinterface) [ 000000000000000000]
specinterface_ln3239 (specinterface) [ 000000000000000000]
call_ln3284          (call         ) [ 000000000000000000]
ret_ln3285           (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kvsourcedramA_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kvsourcedramA_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kvdestdramA_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kvdestdramA_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kvstatsA">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kvstatsA"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="partitionandreduce0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="topkernel_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="kvstatsA_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kvstatsA_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="kvdestdramA_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kvdestdramA_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="kvsourcedramA_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kvsourcedramA_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_readreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_req/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_readreq_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_1_req/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_2_req/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_readreq_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_3_req/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_4_req/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_readreq_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_5_req/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_6_req/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="gmem2_addr_read_read_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="7"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="gmem2_addr_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="7"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_1_read/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="gmem2_addr_2_read_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="7"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_2_read/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="gmem2_addr_3_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="7"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_3_read/12 "/>
</bind>
</comp>

<comp id="163" class="1004" name="gmem2_addr_4_read_read_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="7"/>
<pin id="166" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_4_read/13 "/>
</bind>
</comp>

<comp id="168" class="1004" name="gmem2_addr_5_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="7"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_5_read/14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="gmem2_addr_6_read_read_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="7"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_6_read/15 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_partitionandreduce0_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="512" slack="0"/>
<pin id="181" dir="0" index="2" bw="26" slack="15"/>
<pin id="182" dir="0" index="3" bw="512" slack="0"/>
<pin id="183" dir="0" index="4" bw="26" slack="15"/>
<pin id="184" dir="0" index="5" bw="64" slack="0"/>
<pin id="185" dir="0" index="6" bw="29" slack="15"/>
<pin id="186" dir="0" index="7" bw="32" slack="7"/>
<pin id="187" dir="0" index="8" bw="32" slack="6"/>
<pin id="188" dir="0" index="9" bw="32" slack="5"/>
<pin id="189" dir="0" index="10" bw="32" slack="3"/>
<pin id="190" dir="0" index="11" bw="32" slack="2"/>
<pin id="191" dir="0" index="12" bw="32" slack="4"/>
<pin id="192" dir="0" index="13" bw="32" slack="1"/>
<pin id="193" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3284/16 "/>
</bind>
</comp>

<comp id="198" class="1004" name="kvstatsA5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="29" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="0" index="3" bw="6" slack="0"/>
<pin id="203" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="kvstatsA5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="29" slack="0"/>
<pin id="210" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="kvdestdramA_V3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="26" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="0" index="3" bw="6" slack="0"/>
<pin id="217" dir="1" index="4" bw="26" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="kvdestdramA_V3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="kvsourcedramA_V1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="26" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="26" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="kvsourcedramA_V1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln3244_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="29" slack="0"/>
<pin id="235" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3244/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln3244_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="30" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3244/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="gmem2_addr_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="30" slack="0"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln3247_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="29" slack="1"/>
<pin id="251" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3247/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln3247_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="30" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3247/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="gmem2_addr_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="30" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln3248_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="29" slack="2"/>
<pin id="266" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3248/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln3248_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="30" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3248/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="gmem2_addr_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="30" slack="0"/>
<pin id="274" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_2/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln3249_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="29" slack="3"/>
<pin id="281" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3249/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln3249_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="30" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3249/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="gmem2_addr_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="30" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_3/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln3251_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="29" slack="4"/>
<pin id="296" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3251/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln3251_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="30" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3251/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="gmem2_addr_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="30" slack="0"/>
<pin id="304" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_4/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln3255_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="29" slack="5"/>
<pin id="311" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3255/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln3255_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="30" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3255/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="gmem2_addr_5_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="30" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_5/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln3257_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="29" slack="6"/>
<pin id="326" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3257/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln3257_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="30" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3257/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="gmem2_addr_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="30" slack="0"/>
<pin id="334" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_6/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="globalparams_runkern_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_runkern/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="globalparams_partiti_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_partiti/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="globalparams_reducec_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_reducec/11 "/>
</bind>
</comp>

<comp id="350" class="1004" name="globalparams_vbegin_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_vbegin/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="globalparams_treedep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_treedep/13 "/>
</bind>
</comp>

<comp id="358" class="1004" name="globalparams_runsize_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_runsize/14 "/>
</bind>
</comp>

<comp id="362" class="1004" name="globalparams_statsal_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="globalparams_statsal/15 "/>
</bind>
</comp>

<comp id="366" class="1005" name="kvstatsA5_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="29" slack="15"/>
<pin id="368" dir="1" index="1" bw="29" slack="15"/>
</pin_list>
<bind>
<opset="kvstatsA5 "/>
</bind>
</comp>

<comp id="371" class="1005" name="p_cast_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="30" slack="1"/>
<pin id="373" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="381" class="1005" name="kvdestdramA_V3_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="26" slack="15"/>
<pin id="383" dir="1" index="1" bw="26" slack="15"/>
</pin_list>
<bind>
<opset="kvdestdramA_V3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="kvsourcedramA_V1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="26" slack="15"/>
<pin id="388" dir="1" index="1" bw="26" slack="15"/>
</pin_list>
<bind>
<opset="kvsourcedramA_V1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="add_ln3244_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="30" slack="1"/>
<pin id="393" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3244 "/>
</bind>
</comp>

<comp id="396" class="1005" name="gmem2_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="add_ln3247_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="30" slack="1"/>
<pin id="404" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3247 "/>
</bind>
</comp>

<comp id="407" class="1005" name="gmem2_addr_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="add_ln3248_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="30" slack="1"/>
<pin id="415" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3248 "/>
</bind>
</comp>

<comp id="418" class="1005" name="gmem2_addr_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_2 "/>
</bind>
</comp>

<comp id="424" class="1005" name="add_ln3249_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="30" slack="1"/>
<pin id="426" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3249 "/>
</bind>
</comp>

<comp id="429" class="1005" name="gmem2_addr_3_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_3 "/>
</bind>
</comp>

<comp id="435" class="1005" name="add_ln3251_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="30" slack="1"/>
<pin id="437" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3251 "/>
</bind>
</comp>

<comp id="440" class="1005" name="gmem2_addr_4_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_4 "/>
</bind>
</comp>

<comp id="446" class="1005" name="add_ln3255_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="30" slack="1"/>
<pin id="448" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3255 "/>
</bind>
</comp>

<comp id="451" class="1005" name="gmem2_addr_5_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_5 "/>
</bind>
</comp>

<comp id="457" class="1005" name="add_ln3257_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="30" slack="1"/>
<pin id="459" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3257 "/>
</bind>
</comp>

<comp id="462" class="1005" name="gmem2_addr_6_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_6 "/>
</bind>
</comp>

<comp id="468" class="1005" name="globalparams_runkern_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="7"/>
<pin id="470" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="globalparams_runkern "/>
</bind>
</comp>

<comp id="473" class="1005" name="globalparams_partiti_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="6"/>
<pin id="475" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="globalparams_partiti "/>
</bind>
</comp>

<comp id="478" class="1005" name="globalparams_reducec_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="5"/>
<pin id="480" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="globalparams_reducec "/>
</bind>
</comp>

<comp id="483" class="1005" name="globalparams_vbegin_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="4"/>
<pin id="485" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="globalparams_vbegin "/>
</bind>
</comp>

<comp id="488" class="1005" name="globalparams_treedep_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="3"/>
<pin id="490" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="globalparams_treedep "/>
</bind>
</comp>

<comp id="493" class="1005" name="globalparams_runsize_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="2"/>
<pin id="495" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="globalparams_runsize "/>
</bind>
</comp>

<comp id="498" class="1005" name="globalparams_statsal_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="globalparams_statsal "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="76" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="198" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="82" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="88" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="208" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="241" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="4" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="301" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="4" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="331" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="341"><net_src comp="143" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="148" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="153" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="158" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="163" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="168" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="173" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="198" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="178" pin=6"/></net>

<net id="374"><net_src comp="208" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="384"><net_src comp="212" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="389"><net_src comp="222" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="394"><net_src comp="232" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="399"><net_src comp="241" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="405"><net_src comp="248" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="410"><net_src comp="256" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="416"><net_src comp="263" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="421"><net_src comp="271" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="427"><net_src comp="278" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="432"><net_src comp="286" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="438"><net_src comp="293" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="443"><net_src comp="301" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="449"><net_src comp="308" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="454"><net_src comp="316" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="460"><net_src comp="323" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="465"><net_src comp="331" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="471"><net_src comp="338" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="178" pin=7"/></net>

<net id="476"><net_src comp="342" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="178" pin=8"/></net>

<net id="481"><net_src comp="346" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="178" pin=9"/></net>

<net id="486"><net_src comp="350" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="178" pin=12"/></net>

<net id="491"><net_src comp="354" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="178" pin=10"/></net>

<net id="496"><net_src comp="358" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="178" pin=11"/></net>

<net id="501"><net_src comp="362" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="178" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {16 17 }
	Port: gmem1 | {16 17 }
	Port: gmem2 | {16 17 }
 - Input state : 
	Port: topkernel : gmem0 | {16 17 }
	Port: topkernel : gmem1 | {16 17 }
	Port: topkernel : gmem2 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: topkernel : kvsourcedramA_V | {1 }
	Port: topkernel : kvdestdramA_V | {1 }
	Port: topkernel : kvstatsA | {1 }
  - Chain level:
	State 1
		p_cast : 1
		add_ln3244 : 2
	State 2
		gmem2_addr : 1
		gmem2_load_req : 2
	State 3
		gmem2_addr_1 : 1
		gmem2_load_1_req : 2
	State 4
		gmem2_addr_2 : 1
		gmem2_load_2_req : 2
	State 5
		gmem2_addr_3 : 1
		gmem2_load_3_req : 2
	State 6
		gmem2_addr_4 : 1
		gmem2_load_4_req : 2
	State 7
		gmem2_addr_5 : 1
		gmem2_load_5_req : 2
	State 8
		gmem2_addr_6 : 1
		gmem2_load_6_req : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_partitionandreduce0_fu_178 |   964   | 186.501 |  53604  |  33179  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        add_ln3244_fu_232        |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln3247_fu_248        |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln3248_fu_263        |    0    |    0    |    0    |    29   |    0    |
|    add   |        add_ln3249_fu_278        |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln3251_fu_293        |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln3255_fu_308        |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln3257_fu_323        |    0    |    0    |    0    |    29   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |     kvstatsA_read_read_fu_76    |    0    |    0    |    0    |    0    |    0    |
|          |  kvdestdramA_V_read_read_fu_82  |    0    |    0    |    0    |    0    |    0    |
|          | kvsourcedramA_V_read_read_fu_88 |    0    |    0    |    0    |    0    |    0    |
|          |   gmem2_addr_read_read_fu_143   |    0    |    0    |    0    |    0    |    0    |
|   read   |  gmem2_addr_1_read_read_fu_148  |    0    |    0    |    0    |    0    |    0    |
|          |  gmem2_addr_2_read_read_fu_153  |    0    |    0    |    0    |    0    |    0    |
|          |  gmem2_addr_3_read_read_fu_158  |    0    |    0    |    0    |    0    |    0    |
|          |  gmem2_addr_4_read_read_fu_163  |    0    |    0    |    0    |    0    |    0    |
|          |  gmem2_addr_5_read_read_fu_168  |    0    |    0    |    0    |    0    |    0    |
|          |  gmem2_addr_6_read_read_fu_173  |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        grp_readreq_fu_94        |    0    |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_101       |    0    |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_108       |    0    |    0    |    0    |    0    |    0    |
|  readreq |        grp_readreq_fu_115       |    0    |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_122       |    0    |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_129       |    0    |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_136       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         kvstatsA5_fu_198        |    0    |    0    |    0    |    0    |    0    |
|partselect|      kvdestdramA_V3_fu_212      |    0    |    0    |    0    |    0    |    0    |
|          |     kvsourcedramA_V1_fu_222     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          p_cast_fu_208          |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln3244_fu_238       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln3247_fu_253       |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln3248_fu_268       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln3249_fu_283       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln3251_fu_298       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln3255_fu_313       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln3257_fu_328       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   globalparams_runkern_fu_338   |    0    |    0    |    0    |    0    |    0    |
|          |   globalparams_partiti_fu_342   |    0    |    0    |    0    |    0    |    0    |
|          |   globalparams_reducec_fu_346   |    0    |    0    |    0    |    0    |    0    |
|   trunc  |    globalparams_vbegin_fu_350   |    0    |    0    |    0    |    0    |    0    |
|          |   globalparams_treedep_fu_354   |    0    |    0    |    0    |    0    |    0    |
|          |   globalparams_runsize_fu_358   |    0    |    0    |    0    |    0    |    0    |
|          |   globalparams_statsal_fu_362   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |   964   | 186.501 |  53604  |  33382  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln3244_reg_391     |   30   |
|     add_ln3247_reg_402     |   30   |
|     add_ln3248_reg_413     |   30   |
|     add_ln3249_reg_424     |   30   |
|     add_ln3251_reg_435     |   30   |
|     add_ln3255_reg_446     |   30   |
|     add_ln3257_reg_457     |   30   |
|globalparams_partiti_reg_473|   32   |
|globalparams_reducec_reg_478|   32   |
|globalparams_runkern_reg_468|   32   |
|globalparams_runsize_reg_493|   32   |
|globalparams_statsal_reg_498|   32   |
|globalparams_treedep_reg_488|   32   |
| globalparams_vbegin_reg_483|   32   |
|    gmem2_addr_1_reg_407    |   64   |
|    gmem2_addr_2_reg_418    |   64   |
|    gmem2_addr_3_reg_429    |   64   |
|    gmem2_addr_4_reg_440    |   64   |
|    gmem2_addr_5_reg_451    |   64   |
|    gmem2_addr_6_reg_462    |   64   |
|     gmem2_addr_reg_396     |   64   |
|   kvdestdramA_V3_reg_381   |   26   |
|  kvsourcedramA_V1_reg_386  |   26   |
|      kvstatsA5_reg_366     |   29   |
|       p_cast_reg_371       |   30   |
+----------------------------+--------+
|            Total           |   993  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_94 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_101 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_108 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_115 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_122 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_129 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_136 |  p1  |   2  |  64  |   128  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   896  ||  4.221  ||    63   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   964  |   186  |  53604 |  33382 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   63   |    -   |
|  Register |    -   |    -   |   993  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   964  |   190  |  54597 |  33445 |    0   |
+-----------+--------+--------+--------+--------+--------+
