<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_stopwatch\impl\gwsynthesis\onekiwi_stopwatch.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_stopwatch\src\onekiwi_stopwatch.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV1P5QN48XFC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1P5</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug  5 14:02:25 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.71V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 3.6V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>914</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1059</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>tck_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>clk400hz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clkdiv_inst2/tc_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>clk270hz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clkdiv_inst3/clk_out_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>163.053(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>94.169(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk270hz</td>
<td>50.000(MHz)</td>
<td>247.563(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk400hz!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk400hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk400hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk270hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk270hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.618</td>
<td>cntr4max_inst3/cnt_2_s0/Q</td>
<td>mux7seg_inst1/seg_7_s0/D</td>
<td>clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>1.568</td>
<td>5.488</td>
</tr>
<tr>
<td>2</td>
<td>13.444</td>
<td>cntr4max_inst3/cnt_2_s0/Q</td>
<td>mux7seg_inst1/seg_2_s0/D</td>
<td>clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>1.568</td>
<td>4.661</td>
</tr>
<tr>
<td>3</td>
<td>13.452</td>
<td>cntr4max_inst3/cnt_2_s0/Q</td>
<td>mux7seg_inst1/seg_6_s0/D</td>
<td>clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>1.568</td>
<td>4.654</td>
</tr>
<tr>
<td>4</td>
<td>13.579</td>
<td>cntr4max_inst2/cnt_0_s0/Q</td>
<td>mux7seg_inst1/seg_5_s0/D</td>
<td>clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>1.568</td>
<td>4.527</td>
</tr>
<tr>
<td>5</td>
<td>13.704</td>
<td>cntr4max_inst2/cnt_0_s0/Q</td>
<td>mux7seg_inst1/seg_4_s0/D</td>
<td>clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>1.568</td>
<td>4.402</td>
</tr>
<tr>
<td>6</td>
<td>13.807</td>
<td>cntr4max_inst3/cnt_2_s0/Q</td>
<td>mux7seg_inst1/seg_1_s0/D</td>
<td>clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>1.568</td>
<td>4.299</td>
</tr>
<tr>
<td>7</td>
<td>13.825</td>
<td>cntr4max_inst2/cnt_0_s0/Q</td>
<td>mux7seg_inst1/seg_3_s0/D</td>
<td>clk:[R]</td>
<td>clk270hz:[R]</td>
<td>20.000</td>
<td>1.568</td>
<td>4.281</td>
</tr>
<tr>
<td>8</td>
<td>13.867</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.837</td>
</tr>
<tr>
<td>9</td>
<td>13.917</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.787</td>
</tr>
<tr>
<td>10</td>
<td>13.982</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.722</td>
</tr>
<tr>
<td>11</td>
<td>14.066</td>
<td>cntr4max_inst1/cnt_2_s0/Q</td>
<td>cntr4max_inst3/cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.638</td>
</tr>
<tr>
<td>12</td>
<td>14.082</td>
<td>clkdiv_inst2/count_7_s0/Q</td>
<td>clkdiv_inst2/count_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.622</td>
</tr>
<tr>
<td>13</td>
<td>14.082</td>
<td>clkdiv_inst2/count_7_s0/Q</td>
<td>clkdiv_inst2/count_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.622</td>
</tr>
<tr>
<td>14</td>
<td>14.126</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.577</td>
</tr>
<tr>
<td>15</td>
<td>14.187</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.517</td>
</tr>
<tr>
<td>16</td>
<td>14.203</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.501</td>
</tr>
<tr>
<td>17</td>
<td>14.217</td>
<td>clkdiv_inst3/count_0_s0/Q</td>
<td>clkdiv_inst3/count_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.487</td>
</tr>
<tr>
<td>18</td>
<td>14.220</td>
<td>clkdiv_inst3/count_0_s0/Q</td>
<td>clkdiv_inst3/count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.483</td>
</tr>
<tr>
<td>19</td>
<td>14.275</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.428</td>
</tr>
<tr>
<td>20</td>
<td>14.298</td>
<td>clkdiv_inst1/count_7_s0/Q</td>
<td>clkdiv_inst1/count_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.405</td>
</tr>
<tr>
<td>21</td>
<td>14.325</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.379</td>
</tr>
<tr>
<td>22</td>
<td>14.325</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.379</td>
</tr>
<tr>
<td>23</td>
<td>14.339</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/tc_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.364</td>
</tr>
<tr>
<td>24</td>
<td>14.431</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.273</td>
</tr>
<tr>
<td>25</td>
<td>14.433</td>
<td>clkdiv_inst2/count_7_s0/Q</td>
<td>clkdiv_inst2/count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.271</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.310</td>
<td>debounce_inst1/key_out_s0/Q</td>
<td>toggle_inst1/prev_in_s0/D</td>
<td>clk400hz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.775</td>
<td>1.116</td>
</tr>
<tr>
<td>2</td>
<td>0.387</td>
<td>debounce_inst1/key_out_s0/Q</td>
<td>toggle_inst1/out_s0/D</td>
<td>clk400hz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.775</td>
<td>1.192</td>
</tr>
<tr>
<td>3</td>
<td>0.423</td>
<td>u_la0_top/data_register_27_s0/Q</td>
<td>u_la0_top/internal_register_select_10_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.423</td>
</tr>
<tr>
<td>4</td>
<td>0.423</td>
<td>u_la0_top/data_register_6_s0/Q</td>
<td>u_la0_top/data_register_5_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.423</td>
</tr>
<tr>
<td>5</td>
<td>0.423</td>
<td>u_la0_top/data_register_30_s0/Q</td>
<td>u_la0_top/data_register_29_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.423</td>
</tr>
<tr>
<td>6</td>
<td>0.423</td>
<td>u_icon_top/input_shift_reg_2_s0/Q</td>
<td>u_icon_top/input_shift_reg_1_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.423</td>
</tr>
<tr>
<td>7</td>
<td>0.424</td>
<td>u_la0_top/data_register_28_s0/Q</td>
<td>u_la0_top/internal_register_select_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>8</td>
<td>0.424</td>
<td>u_la0_top/data_register_7_s0/Q</td>
<td>u_la0_top/data_register_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>9</td>
<td>0.424</td>
<td>u_la0_top/data_register_10_s0/Q</td>
<td>u_la0_top/data_register_9_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>10</td>
<td>0.424</td>
<td>u_la0_top/data_register_28_s0/Q</td>
<td>u_la0_top/data_register_27_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>11</td>
<td>0.424</td>
<td>u_la0_top/data_register_32_s0/Q</td>
<td>u_la0_top/data_register_31_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_la0_top/data_register_15_s0/Q</td>
<td>u_la0_top/data_register_14_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.425</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>u_la0_top/data_register_21_s0/Q</td>
<td>u_la0_top/data_register_20_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.425</td>
</tr>
<tr>
<td>14</td>
<td>0.426</td>
<td>u_la0_top/data_register_17_s0/Q</td>
<td>u_la0_top/internal_register_select_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.426</td>
</tr>
<tr>
<td>15</td>
<td>0.426</td>
<td>u_la0_top/data_register_25_s0/Q</td>
<td>u_la0_top/data_register_24_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.426</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>u_la0_top/data_register_19_s0/Q</td>
<td>u_la0_top/data_register_18_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.428</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>u_icon_top/enable_reg_1_s0/Q</td>
<td>u_icon_top/enable_reg_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.428</td>
</tr>
<tr>
<td>18</td>
<td>0.429</td>
<td>u_la0_top/data_register_1_s0/Q</td>
<td>u_la0_top/data_register_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.429</td>
</tr>
<tr>
<td>19</td>
<td>0.445</td>
<td>u_la0_top/data_register_34_s0/Q</td>
<td>u_la0_top/data_register_33_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>20</td>
<td>0.524</td>
<td>u_la0_top/address_counter_9_s0/Q</td>
<td>u_la0_top/address_counter_9_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>21</td>
<td>0.524</td>
<td>cntr4max_inst2/cnt_0_s0/Q</td>
<td>cntr4max_inst2/cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>22</td>
<td>0.524</td>
<td>clkdiv_inst3/count_2_s0/Q</td>
<td>clkdiv_inst3/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>23</td>
<td>0.524</td>
<td>clkdiv_inst3/count_11_s0/Q</td>
<td>clkdiv_inst3/count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>24</td>
<td>0.524</td>
<td>clkdiv_inst2/count_0_s0/Q</td>
<td>clkdiv_inst2/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>25</td>
<td>0.524</td>
<td>clkdiv_inst2/count_2_s0/Q</td>
<td>clkdiv_inst2/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst2/count_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cntr4maxe_inst1/cnt_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cntr4maxe_inst1/cnt_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>clkdiv_inst2/count_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cntr4maxe_inst1/cnt_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.094</td>
<td>9.020</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cntr4maxe_inst1/cnt_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntr4max_inst3/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_inst1/seg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cntr4max_inst3/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">cntr4max_inst3/cnt_2_s0/Q</td>
</tr>
<tr>
<td>5.272</td>
<td>2.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>mux7seg_inst1/n13_s11/I3</td>
</tr>
<tr>
<td>6.086</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n13_s11/F</td>
</tr>
<tr>
<td>6.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>mux7seg_inst1/n13_s7/I1</td>
</tr>
<tr>
<td>6.197</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n13_s7/O</td>
</tr>
<tr>
<td>6.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>mux7seg_inst1/n13_s3/I1</td>
</tr>
<tr>
<td>6.317</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n13_s3/O</td>
</tr>
<tr>
<td>7.756</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">mux7seg_inst1/seg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R8C11[0][A]</td>
<td>clkdiv_inst3/clk_out_s0/Q</td>
</tr>
<tr>
<td>20.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>mux7seg_inst1/seg_7_s0/CLK</td>
</tr>
<tr>
<td>20.671</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_inst1/seg_7_s0</td>
</tr>
<tr>
<td>20.374</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>mux7seg_inst1/seg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.568</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.046, 19.053%; route: 4.102, 74.758%; tC2Q: 0.340, 6.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntr4max_inst3/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_inst1/seg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cntr4max_inst3/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">cntr4max_inst3/cnt_2_s0/Q</td>
</tr>
<tr>
<td>5.030</td>
<td>2.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>mux7seg_inst1/n18_s19/I2</td>
</tr>
<tr>
<td>5.494</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n18_s19/F</td>
</tr>
<tr>
<td>5.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>mux7seg_inst1/n18_s11/I1</td>
</tr>
<tr>
<td>5.604</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n18_s11/O</td>
</tr>
<tr>
<td>5.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>mux7seg_inst1/n18_s7/I1</td>
</tr>
<tr>
<td>5.725</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n18_s7/O</td>
</tr>
<tr>
<td>5.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>mux7seg_inst1/n18_s3/I1</td>
</tr>
<tr>
<td>5.846</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n18_s3/O</td>
</tr>
<tr>
<td>6.930</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">mux7seg_inst1/seg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R8C11[0][A]</td>
<td>clkdiv_inst3/clk_out_s0/Q</td>
</tr>
<tr>
<td>20.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>mux7seg_inst1/seg_2_s0/CLK</td>
</tr>
<tr>
<td>20.671</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_inst1/seg_2_s0</td>
</tr>
<tr>
<td>20.374</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>mux7seg_inst1/seg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.568</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.816, 17.503%; route: 3.506, 75.211%; tC2Q: 0.340, 7.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntr4max_inst3/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_inst1/seg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cntr4max_inst3/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">cntr4max_inst3/cnt_2_s0/Q</td>
</tr>
<tr>
<td>4.668</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][B]</td>
<td>mux7seg_inst1/n14_s19/I0</td>
</tr>
<tr>
<td>5.131</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n14_s19/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>mux7seg_inst1/n14_s11/I1</td>
</tr>
<tr>
<td>5.242</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n14_s11/O</td>
</tr>
<tr>
<td>5.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][B]</td>
<td>mux7seg_inst1/n14_s7/I1</td>
</tr>
<tr>
<td>5.363</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n14_s7/O</td>
</tr>
<tr>
<td>5.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td>mux7seg_inst1/n14_s3/I1</td>
</tr>
<tr>
<td>5.483</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n14_s3/O</td>
</tr>
<tr>
<td>6.922</td>
<td>1.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">mux7seg_inst1/seg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R8C11[0][A]</td>
<td>clkdiv_inst3/clk_out_s0/Q</td>
</tr>
<tr>
<td>20.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td>mux7seg_inst1/seg_6_s0/CLK</td>
</tr>
<tr>
<td>20.671</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_inst1/seg_6_s0</td>
</tr>
<tr>
<td>20.374</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>mux7seg_inst1/seg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.568</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.816, 17.531%; route: 3.498, 75.171%; tC2Q: 0.340, 7.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntr4max_inst2/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_inst1/seg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cntr4max_inst2/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">cntr4max_inst2/cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>mux7seg_inst1/n15_s17/I1</td>
</tr>
<tr>
<td>4.879</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n15_s17/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>mux7seg_inst1/n15_s10/I1</td>
</tr>
<tr>
<td>4.989</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n15_s10/O</td>
</tr>
<tr>
<td>4.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>mux7seg_inst1/n15_s7/I0</td>
</tr>
<tr>
<td>5.110</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n15_s7/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>mux7seg_inst1/n15_s3/I1</td>
</tr>
<tr>
<td>5.231</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n15_s3/O</td>
</tr>
<tr>
<td>6.796</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB2[B]</td>
<td style=" font-weight:bold;">mux7seg_inst1/seg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R8C11[0][A]</td>
<td>clkdiv_inst3/clk_out_s0/Q</td>
</tr>
<tr>
<td>20.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[B]</td>
<td>mux7seg_inst1/seg_5_s0/CLK</td>
</tr>
<tr>
<td>20.671</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_inst1/seg_5_s0</td>
</tr>
<tr>
<td>20.374</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[B]</td>
<td>mux7seg_inst1/seg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.568</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.166, 25.764%; route: 3.021, 66.733%; tC2Q: 0.340, 7.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntr4max_inst2/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_inst1/seg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cntr4max_inst2/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">cntr4max_inst2/cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.061</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>mux7seg_inst1/n16_s16/I1</td>
</tr>
<tr>
<td>4.875</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n16_s16/F</td>
</tr>
<tr>
<td>4.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>mux7seg_inst1/n16_s10/I0</td>
</tr>
<tr>
<td>4.986</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n16_s10/O</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>mux7seg_inst1/n16_s7/I0</td>
</tr>
<tr>
<td>5.106</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n16_s7/O</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>mux7seg_inst1/n16_s3/I1</td>
</tr>
<tr>
<td>5.227</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n16_s3/O</td>
</tr>
<tr>
<td>6.670</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">mux7seg_inst1/seg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R8C11[0][A]</td>
<td>clkdiv_inst3/clk_out_s0/Q</td>
</tr>
<tr>
<td>20.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>mux7seg_inst1/seg_4_s0/CLK</td>
</tr>
<tr>
<td>20.671</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_inst1/seg_4_s0</td>
</tr>
<tr>
<td>20.374</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>mux7seg_inst1/seg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.568</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.166, 26.498%; route: 2.896, 65.786%; tC2Q: 0.340, 7.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntr4max_inst3/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_inst1/seg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cntr4max_inst3/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">cntr4max_inst3/cnt_2_s0/Q</td>
</tr>
<tr>
<td>4.668</td>
<td>2.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>mux7seg_inst1/n19_s19/I2</td>
</tr>
<tr>
<td>5.131</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n19_s19/F</td>
</tr>
<tr>
<td>5.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>mux7seg_inst1/n19_s11/I1</td>
</tr>
<tr>
<td>5.242</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n19_s11/O</td>
</tr>
<tr>
<td>5.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>mux7seg_inst1/n19_s7/I1</td>
</tr>
<tr>
<td>5.363</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n19_s7/O</td>
</tr>
<tr>
<td>5.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td>mux7seg_inst1/n19_s3/I1</td>
</tr>
<tr>
<td>5.483</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n19_s3/O</td>
</tr>
<tr>
<td>6.568</td>
<td>1.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB9[B]</td>
<td style=" font-weight:bold;">mux7seg_inst1/seg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R8C11[0][A]</td>
<td>clkdiv_inst3/clk_out_s0/Q</td>
</tr>
<tr>
<td>20.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[B]</td>
<td>mux7seg_inst1/seg_1_s0/CLK</td>
</tr>
<tr>
<td>20.671</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_inst1/seg_1_s0</td>
</tr>
<tr>
<td>20.374</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[B]</td>
<td>mux7seg_inst1/seg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.568</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.816, 18.978%; route: 3.143, 73.121%; tC2Q: 0.340, 7.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntr4max_inst2/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_inst1/seg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk270hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cntr4max_inst2/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">cntr4max_inst2/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.940</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>mux7seg_inst1/n17_s16/I2</td>
</tr>
<tr>
<td>4.754</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n17_s16/F</td>
</tr>
<tr>
<td>4.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>mux7seg_inst1/n17_s10/I0</td>
</tr>
<tr>
<td>4.865</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n17_s10/O</td>
</tr>
<tr>
<td>4.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>mux7seg_inst1/n17_s7/I0</td>
</tr>
<tr>
<td>4.986</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n17_s7/O</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>mux7seg_inst1/n17_s3/I1</td>
</tr>
<tr>
<td>5.106</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n17_s3/O</td>
</tr>
<tr>
<td>6.550</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">mux7seg_inst1/seg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk270hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R8C11[0][A]</td>
<td>clkdiv_inst3/clk_out_s0/Q</td>
</tr>
<tr>
<td>20.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>mux7seg_inst1/seg_3_s0/CLK</td>
</tr>
<tr>
<td>20.671</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mux7seg_inst1/seg_3_s0</td>
</tr>
<tr>
<td>20.374</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>mux7seg_inst1/seg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.568</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.166, 27.245%; route: 2.775, 64.822%; tC2Q: 0.340, 7.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>clkdiv_inst1/n7_s80/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s80/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>clkdiv_inst1/n7_s89/I0</td>
</tr>
<tr>
<td>6.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s89/F</td>
</tr>
<tr>
<td>7.291</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>clkdiv_inst1/n53_s2/I2</td>
</tr>
<tr>
<td>8.105</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n53_s2/F</td>
</tr>
<tr>
<td>8.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>clkdiv_inst1/count_8_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.829, 48.473%; route: 2.668, 45.708%; tC2Q: 0.340, 5.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>clkdiv_inst1/n7_s80/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s80/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>clkdiv_inst1/n7_s89/I0</td>
</tr>
<tr>
<td>6.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s89/F</td>
</tr>
<tr>
<td>7.291</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>clkdiv_inst1/n57_s2/I0</td>
</tr>
<tr>
<td>8.056</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s2/F</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.779, 48.031%; route: 2.668, 46.100%; tC2Q: 0.340, 5.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>clkdiv_inst1/n7_s80/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s80/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>clkdiv_inst1/n7_s89/I0</td>
</tr>
<tr>
<td>6.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s89/F</td>
</tr>
<tr>
<td>7.176</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>clkdiv_inst1/n49_s2/I2</td>
</tr>
<tr>
<td>7.991</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n49_s2/F</td>
</tr>
<tr>
<td>7.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.829, 49.443%; route: 2.553, 44.622%; tC2Q: 0.340, 5.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntr4max_inst1/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cntr4max_inst3/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>cntr4max_inst1/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">cntr4max_inst1/cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>cntr4max_inst1/clk1s_s0/I0</td>
</tr>
<tr>
<td>4.052</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">cntr4max_inst1/clk1s_s0/F</td>
</tr>
<tr>
<td>4.665</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>cntr4max_inst2/clk10s_s/I0</td>
</tr>
<tr>
<td>5.479</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">cntr4max_inst2/clk10s_s/F</td>
</tr>
<tr>
<td>6.234</td>
<td>0.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>cntr4max_inst3/n19_s4/I1</td>
</tr>
<tr>
<td>6.843</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">cntr4max_inst3/n19_s4/F</td>
</tr>
<tr>
<td>7.092</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cntr4max_inst3/n17_s2/I2</td>
</tr>
<tr>
<td>7.907</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">cntr4max_inst3/n17_s2/F</td>
</tr>
<tr>
<td>7.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">cntr4max_inst3/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cntr4max_inst3/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cntr4max_inst3/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.052, 54.137%; route: 2.246, 39.839%; tC2Q: 0.340, 6.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst2/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst2/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>clkdiv_inst2/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst2/count_7_s0/Q</td>
</tr>
<tr>
<td>3.465</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>clkdiv_inst2/n51_s4/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n51_s4/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>clkdiv_inst2/n49_s3/I2</td>
</tr>
<tr>
<td>5.688</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n49_s3/F</td>
</tr>
<tr>
<td>6.308</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>clkdiv_inst2/n45_s3/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n45_s3/F</td>
</tr>
<tr>
<td>7.076</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>clkdiv_inst2/n45_s4/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n45_s4/F</td>
</tr>
<tr>
<td>7.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst2/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>clkdiv_inst2/count_16_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>clkdiv_inst2/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 52.524%; route: 2.329, 41.435%; tC2Q: 0.340, 6.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst2/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst2/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>clkdiv_inst2/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst2/count_7_s0/Q</td>
</tr>
<tr>
<td>3.465</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>clkdiv_inst2/n51_s4/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n51_s4/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>clkdiv_inst2/n49_s3/I2</td>
</tr>
<tr>
<td>5.688</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n49_s3/F</td>
</tr>
<tr>
<td>6.308</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>clkdiv_inst2/n44_s3/I0</td>
</tr>
<tr>
<td>7.072</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n44_s3/F</td>
</tr>
<tr>
<td>7.076</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>clkdiv_inst2/n44_s4/I0</td>
</tr>
<tr>
<td>7.891</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n44_s4/F</td>
</tr>
<tr>
<td>7.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst2/count_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>clkdiv_inst2/count_17_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>clkdiv_inst2/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 52.524%; route: 2.329, 41.435%; tC2Q: 0.340, 6.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>clkdiv_inst1/n7_s80/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s80/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>clkdiv_inst1/n7_s89/I0</td>
</tr>
<tr>
<td>6.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s89/F</td>
</tr>
<tr>
<td>7.032</td>
<td>0.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>clkdiv_inst1/n60_s2/I0</td>
</tr>
<tr>
<td>7.846</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n60_s2/F</td>
</tr>
<tr>
<td>7.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>clkdiv_inst1/count_1_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.829, 50.725%; route: 2.409, 43.186%; tC2Q: 0.340, 6.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>clkdiv_inst1/n7_s80/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s80/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>clkdiv_inst1/n7_s89/I0</td>
</tr>
<tr>
<td>6.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s89/F</td>
</tr>
<tr>
<td>7.176</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>clkdiv_inst1/n46_s2/I2</td>
</tr>
<tr>
<td>7.786</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n46_s2/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>clkdiv_inst1/count_15_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.624, 47.562%; route: 2.553, 46.282%; tC2Q: 0.340, 6.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.334</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td>clkdiv_inst1/n54_s5/I0</td>
</tr>
<tr>
<td>4.798</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n54_s5/F</td>
</tr>
<tr>
<td>4.806</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>clkdiv_inst1/n52_s5/I0</td>
</tr>
<tr>
<td>5.621</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n52_s5/F</td>
</tr>
<tr>
<td>6.955</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>clkdiv_inst1/n51_s2/I0</td>
</tr>
<tr>
<td>7.769</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n51_s2/F</td>
</tr>
<tr>
<td>7.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 52.337%; route: 2.282, 41.489%; tC2Q: 0.340, 6.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst3/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst3/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>clkdiv_inst3/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C12[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst3/count_0_s0/Q</td>
</tr>
<tr>
<td>3.232</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>clkdiv_inst3/n57_s3/I1</td>
</tr>
<tr>
<td>3.841</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst3/n57_s3/F</td>
</tr>
<tr>
<td>4.705</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>clkdiv_inst3/n61_s4/I0</td>
</tr>
<tr>
<td>5.168</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst3/n61_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>clkdiv_inst3/n61_s13/I0</td>
</tr>
<tr>
<td>6.093</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst3/n61_s13/F</td>
</tr>
<tr>
<td>6.991</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>clkdiv_inst3/n54_s2/I2</td>
</tr>
<tr>
<td>7.755</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst3/n54_s2/F</td>
</tr>
<tr>
<td>7.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst3/count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>clkdiv_inst3/count_7_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>clkdiv_inst3/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 44.581%; route: 2.701, 49.229%; tC2Q: 0.340, 6.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst3/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst3/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>clkdiv_inst3/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C12[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst3/count_0_s0/Q</td>
</tr>
<tr>
<td>3.232</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>clkdiv_inst3/n57_s3/I1</td>
</tr>
<tr>
<td>3.841</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst3/n57_s3/F</td>
</tr>
<tr>
<td>4.705</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>clkdiv_inst3/n61_s4/I0</td>
</tr>
<tr>
<td>5.168</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst3/n61_s4/F</td>
</tr>
<tr>
<td>5.484</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>clkdiv_inst3/n61_s13/I0</td>
</tr>
<tr>
<td>6.093</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst3/n61_s13/F</td>
</tr>
<tr>
<td>6.987</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_inst3/n46_s2/I2</td>
</tr>
<tr>
<td>7.752</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst3/n46_s2/F</td>
</tr>
<tr>
<td>7.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst3/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_inst3/count_15_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>clkdiv_inst3/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 44.609%; route: 2.698, 49.197%; tC2Q: 0.340, 6.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>clkdiv_inst1/n7_s80/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s80/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>clkdiv_inst1/n7_s89/I0</td>
</tr>
<tr>
<td>6.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s89/F</td>
</tr>
<tr>
<td>6.932</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>clkdiv_inst1/n47_s2/I2</td>
</tr>
<tr>
<td>7.697</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n47_s2/F</td>
</tr>
<tr>
<td>7.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>clkdiv_inst1/count_14_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.779, 51.203%; route: 2.309, 42.540%; tC2Q: 0.340, 6.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>clkdiv_inst1/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_7_s0/Q</td>
</tr>
<tr>
<td>2.930</td>
<td>0.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>clkdiv_inst1/n52_s4/I0</td>
</tr>
<tr>
<td>3.744</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n52_s4/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>clkdiv_inst1/n48_s3/I3</td>
</tr>
<tr>
<td>5.320</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n48_s3/F</td>
</tr>
<tr>
<td>5.937</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>clkdiv_inst1/n45_s4/I0</td>
</tr>
<tr>
<td>6.702</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n45_s4/F</td>
</tr>
<tr>
<td>7.065</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>clkdiv_inst1/n45_s2/I1</td>
</tr>
<tr>
<td>7.674</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n45_s2/F</td>
</tr>
<tr>
<td>7.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.797, 51.749%; route: 2.269, 41.967%; tC2Q: 0.340, 6.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>clkdiv_inst1/n7_s80/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s80/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>clkdiv_inst1/n7_s89/I0</td>
</tr>
<tr>
<td>6.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s89/F</td>
</tr>
<tr>
<td>7.039</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>clkdiv_inst1/n55_s2/I0</td>
</tr>
<tr>
<td>7.648</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n55_s2/F</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>clkdiv_inst1/count_6_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.624, 48.781%; route: 2.415, 44.905%; tC2Q: 0.340, 6.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>clkdiv_inst1/n7_s80/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s80/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>clkdiv_inst1/n7_s89/I0</td>
</tr>
<tr>
<td>6.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s89/F</td>
</tr>
<tr>
<td>7.039</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>clkdiv_inst1/n54_s2/I0</td>
</tr>
<tr>
<td>7.648</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n54_s2/F</td>
</tr>
<tr>
<td>7.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>clkdiv_inst1/count_7_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.624, 48.781%; route: 2.415, 44.905%; tC2Q: 0.340, 6.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/tc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>clkdiv_inst1/n7_s80/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s80/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>clkdiv_inst1/n7_s89/I0</td>
</tr>
<tr>
<td>6.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s89/F</td>
</tr>
<tr>
<td>7.633</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/tc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>clkdiv_inst1/tc_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>clkdiv_inst1/tc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.015, 37.559%; route: 3.010, 56.110%; tC2Q: 0.340, 6.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>clkdiv_inst1/n57_s3/I1</td>
</tr>
<tr>
<td>4.015</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n57_s3/F</td>
</tr>
<tr>
<td>4.328</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td>clkdiv_inst1/n7_s80/I0</td>
</tr>
<tr>
<td>4.792</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s80/F</td>
</tr>
<tr>
<td>5.514</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>clkdiv_inst1/n7_s89/I0</td>
</tr>
<tr>
<td>6.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s89/F</td>
</tr>
<tr>
<td>6.932</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>clkdiv_inst1/n50_s2/I2</td>
</tr>
<tr>
<td>7.542</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n50_s2/F</td>
</tr>
<tr>
<td>7.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>clkdiv_inst1/count_11_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.624, 49.763%; route: 2.309, 43.796%; tC2Q: 0.340, 6.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.972</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst2/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst2/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>clkdiv_inst2/count_7_s0/CLK</td>
</tr>
<tr>
<td>2.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst2/count_7_s0/Q</td>
</tr>
<tr>
<td>3.465</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>clkdiv_inst2/n51_s4/I0</td>
</tr>
<tr>
<td>4.074</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n51_s4/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>clkdiv_inst2/n49_s3/I2</td>
</tr>
<tr>
<td>5.688</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n49_s3/F</td>
</tr>
<tr>
<td>5.704</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>clkdiv_inst2/n46_s5/I0</td>
</tr>
<tr>
<td>6.464</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n46_s5/F</td>
</tr>
<tr>
<td>6.775</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>clkdiv_inst2/n46_s6/I1</td>
</tr>
<tr>
<td>7.539</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n46_s6/F</td>
</tr>
<tr>
<td>7.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst2/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>clkdiv_inst2/count_15_s0/CLK</td>
</tr>
<tr>
<td>21.972</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>clkdiv_inst2/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.899, 55.000%; route: 2.032, 38.556%; tC2Q: 0.340, 6.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>debounce_inst1/key_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toggle_inst1/prev_in_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>clkdiv_inst2/tc_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/CLK</td>
</tr>
<tr>
<td>1.001</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">toggle_inst1/prev_in_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>toggle_inst1/prev_in_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>toggle_inst1/prev_in_s0</td>
</tr>
<tr>
<td>1.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>toggle_inst1/prev_in_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 77.858%; tC2Q: 0.247, 22.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>debounce_inst1/key_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toggle_inst1/out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>clkdiv_inst2/tc_s0/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>debounce_inst1/key_out_s0/CLK</td>
</tr>
<tr>
<td>1.001</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">debounce_inst1/key_out_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>toggle_inst1/n10_s0/I0</td>
</tr>
<tr>
<td>1.946</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">toggle_inst1/n10_s0/F</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">toggle_inst1/out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>toggle_inst1/out_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>toggle_inst1/out_s0</td>
</tr>
<tr>
<td>1.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>toggle_inst1/out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 44.990%; route: 0.409, 34.296%; tC2Q: 0.247, 20.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_register_select_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_27_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_27_s0/Q</td>
</tr>
<tr>
<td>3.157</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/internal_register_select_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_10_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.176, 41.613%; tC2Q: 0.247, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_6_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_6_s0/Q</td>
</tr>
<tr>
<td>3.157</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_5_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.176, 41.613%; tC2Q: 0.247, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_30_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_30_s0/Q</td>
</tr>
<tr>
<td>3.157</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_29_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.176, 41.613%; tC2Q: 0.247, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/input_shift_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/input_shift_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_2_s0/Q</td>
</tr>
<tr>
<td>3.157</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/input_shift_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/input_shift_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.176, 41.613%; tC2Q: 0.247, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_register_select_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_28_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_28_s0/Q</td>
</tr>
<tr>
<td>3.157</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/internal_register_select_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_11_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.734%; tC2Q: 0.247, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_7_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_7_s0/Q</td>
</tr>
<tr>
<td>3.157</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_6_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.734%; tC2Q: 0.247, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_10_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_10_s0/Q</td>
</tr>
<tr>
<td>3.157</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_9_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.734%; tC2Q: 0.247, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_28_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_28_s0/Q</td>
</tr>
<tr>
<td>3.157</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_27_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.734%; tC2Q: 0.247, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_32_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_32_s0/Q</td>
</tr>
<tr>
<td>3.157</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_31_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.734%; tC2Q: 0.247, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_15_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_15_s0/Q</td>
</tr>
<tr>
<td>3.158</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_14_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.178, 41.854%; tC2Q: 0.247, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_21_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_21_s0/Q</td>
</tr>
<tr>
<td>3.158</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_20_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.178, 41.854%; tC2Q: 0.247, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_register_select_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_17_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_17_s0/Q</td>
</tr>
<tr>
<td>3.159</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/internal_register_select_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_0_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/internal_register_select_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 41.973%; tC2Q: 0.247, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_25_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_25_s0/Q</td>
</tr>
<tr>
<td>3.159</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_24_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 41.973%; tC2Q: 0.247, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_19_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_19_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_18_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 42.242%; tC2Q: 0.247, 57.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_icon_top/enable_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_icon_top/enable_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/enable_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/enable_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_icon_top/enable_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_icon_top/enable_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_icon_top/enable_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 42.242%; tC2Q: 0.247, 57.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_1_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_1_s0/Q</td>
</tr>
<tr>
<td>3.162</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_0_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.182, 42.360%; tC2Q: 0.247, 57.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/data_register_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/data_register_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_34_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_34_s0/Q</td>
</tr>
<tr>
<td>3.179</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/data_register_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_33_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/data_register_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.198, 44.502%; tC2Q: 0.247, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/address_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/address_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/address_counter_9_s0/CLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/address_counter_9_s0/Q</td>
</tr>
<tr>
<td>2.982</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/data_to_addr_counter_9_s0/I2</td>
</tr>
<tr>
<td>3.258</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td></td>
<td style=" background: #97FFFF;">u_la0_top/data_to_addr_counter_9_s0/F</td>
</tr>
<tr>
<td>3.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td></td>
<td style=" font-weight:bold;">u_la0_top/address_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>tck_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.018</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td></td>
<td>u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.733</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td></td>
<td>u_la0_top/address_counter_9_s0/CLK</td>
</tr>
<tr>
<td>2.733</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td></td>
<td>u_la0_top/address_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.018, 73.814%; route: 0.716, 26.186%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntr4max_inst2/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cntr4max_inst2/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cntr4max_inst2/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">cntr4max_inst2/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cntr4max_inst2/n19_s3/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">cntr4max_inst2/n19_s3/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">cntr4max_inst2/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cntr4max_inst2/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cntr4max_inst2/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst3/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst3/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>clkdiv_inst3/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst3/count_2_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>clkdiv_inst3/n59_s2/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst3/n59_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst3/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>clkdiv_inst3/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>clkdiv_inst3/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst3/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst3/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>clkdiv_inst3/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst3/count_11_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>clkdiv_inst3/n50_s2/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst3/n50_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst3/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>clkdiv_inst3/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>clkdiv_inst3/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst2/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst2/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst2/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst2/count_0_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst2/n61_s4/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n61_s4/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst2/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst2/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>clkdiv_inst2/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst2/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst2/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>clkdiv_inst2/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst2/count_2_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>clkdiv_inst2/n59_s6/I3</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst2/n59_s6/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst2/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>75</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>clkdiv_inst2/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>clkdiv_inst2/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst2/count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst2/count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst2/count_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cntr4maxe_inst1/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>cntr4maxe_inst1/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>cntr4maxe_inst1/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cntr4maxe_inst1/cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>cntr4maxe_inst1/cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>cntr4maxe_inst1/cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst2/count_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst2/count_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst2/count_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cntr4maxe_inst1/cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>cntr4maxe_inst1/cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>cntr4maxe_inst1/cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cntr4maxe_inst1/cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.509</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>cntr4maxe_inst1/cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>cntr4maxe_inst1/cnt_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>96</td>
<td>clk100hz</td>
<td>14.283</td>
<td>1.108</td>
</tr>
<tr>
<td>75</td>
<td>clk_d</td>
<td>12.618</td>
<td>0.195</td>
</tr>
<tr>
<td>25</td>
<td>cnt10hz[1]</td>
<td>14.038</td>
<td>1.711</td>
</tr>
<tr>
<td>24</td>
<td>cnt10hz[2]</td>
<td>14.066</td>
<td>1.362</td>
</tr>
<tr>
<td>23</td>
<td>cnt10hz[0]</td>
<td>14.086</td>
<td>1.370</td>
</tr>
<tr>
<td>21</td>
<td>mux7seg_inst1/col[0]</td>
<td>15.961</td>
<td>1.711</td>
</tr>
<tr>
<td>20</td>
<td>clkdiv_inst1/n7_122</td>
<td>13.867</td>
<td>1.354</td>
</tr>
<tr>
<td>19</td>
<td>cnt10s[0]</td>
<td>13.497</td>
<td>1.955</td>
</tr>
<tr>
<td>19</td>
<td>cnt1s[0]</td>
<td>13.551</td>
<td>1.815</td>
</tr>
<tr>
<td>19</td>
<td>clkdiv_inst2/n7_109</td>
<td>14.587</td>
<td>1.089</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C13</td>
<td>41.67%</td>
</tr>
<tr>
<td>R7C12</td>
<td>30.56%</td>
</tr>
<tr>
<td>R11C13</td>
<td>30.56%</td>
</tr>
<tr>
<td>R12C11</td>
<td>30.56%</td>
</tr>
<tr>
<td>R11C7</td>
<td>27.78%</td>
</tr>
<tr>
<td>R8C8</td>
<td>26.39%</td>
</tr>
<tr>
<td>R12C12</td>
<td>25.00%</td>
</tr>
<tr>
<td>R7C11</td>
<td>25.00%</td>
</tr>
<tr>
<td>R12C10</td>
<td>23.61%</td>
</tr>
<tr>
<td>R12C9</td>
<td>23.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
