# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do spwm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/spwm {D:/intelFPGA_lite/spwm/spwm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:32:42 on Apr 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/spwm" D:/intelFPGA_lite/spwm/spwm.v 
# -- Compiling module spwm
# -- Compiling module counter
# -- Compiling module qmult
# 
# Top level modules:
# 	spwm
# 	counter
# End time: 20:32:42 on Apr 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.spwm
# vsim work.spwm 
# Start time: 20:32:56 on Apr 21,2020
# Loading work.spwm
# Loading work.qmult
add wave -position insertpoint  \
sim:/spwm/x \
sim:/spwm/y \
sim:/spwm/z
add wave -position insertpoint  \
sim:/spwm/count
add wave -position insertpoint  \
sim:/spwm/Sal \
sim:/spwm/Sau \
sim:/spwm/Sbl \
sim:/spwm/Sbu \
sim:/spwm/Scl \
sim:/spwm/Scu
force -freeze sim:/spwm/x 0 0
force -freeze sim:/spwm/y 1111_0100_1110_1010_0011_0101_0011_1101 0
force -freeze sim:/spwm/z 0000_1011_0001_0101_1100_1010_1100_0011 0
force -freeze sim:/spwm/count 1111_0000_0000_0000_0000_0000_0000_0000 0
run
run
run
force -freeze sim:/spwm/count 0001_0000_0000_0000_0000_0000_0000_0000 0
run
run
run
run
run
# End time: 20:40:59 on Apr 21,2020, Elapsed time: 0:08:03
# Errors: 0, Warnings: 0
