
bsv_build/

*.log

bin/

src/uncore/debug/RBB_Shakti\.o

verilog/

\.Xil/

fpga/
