SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync.shift_reg[13:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,FTDI_CLK,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray[13:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
2,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[13:0],FTDI_CLK,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,USB_3_Protocol_0.COREFIFO_C8_0.COREFIFO_C8_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[13:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
3,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],FTDI_CLK,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
4,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,FTDI_CLK,USB_3_Protocol_0.COREFIFO_C7_0.COREFIFO_C7_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
5,ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[32:1],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
6,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.dr2_tck,ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
7,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[192:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
8,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b7_nYJ_BFM[192:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
9,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b7_nYJ_BFM[192:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.IICE_INST.b5_nUTGT.b12_voSc3_gmasbb,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
10,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b11_nFG0rDY_9e2,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
11,ident_coreinst.IICE_INST.b3_SoW.b8_jAA_KlCO,FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
12,ident_coreinst.IICE_INST.b3_SoW.b8_jAA_KlCO,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
13,ident_coreinst.IICE_INST.b3_SoW.b12_2_St6KCa_jHv[8:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
14,ident_coreinst.IICE_INST.b3_SoW.b12_2_St6KCa_jHv[8:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
15,ident_coreinst.IICE_INST.b3_SoW.b12_PSyi_KyDbLbb[8:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
16,ident_coreinst.IICE_INST.b3_SoW.b12_PSyi_KyDbLbb[8:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
17,ident_coreinst.IICE_INST.b3_SoW.b8_FZFFLXYE[8:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
18,ident_coreinst.IICE_INST.b3_SoW.b8_FZFFLXYE[8:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
19,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[8:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
20,ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[8:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.IICE_INST.b5_nUTGT.b12_voSc3_gmasbb,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
21,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b9_oRB_IFM_2[185:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
22,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b7_PRWcJ_l[5:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
23,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b11_oRB_MqCD2_y,FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
24,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b8_2S5I_CuY,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
25,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b8_2S5I_CuY,FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
26,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b5_PRWcJ[5:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
27,ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk4\.b5_PRWcJ[5:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
28,ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW[191:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
29,ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.genblk1\.b8_oFTt_JaY[191:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW[191:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
30,ident_coreinst.IICE_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[21:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.IICE_INST.b3_SoW.b8_jAA_KlCO,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
31,ident_coreinst.IICE_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[21:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
32,ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[31:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
33,ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk1\.genblk1\.b13_PLy_2grFt_FH9[185:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
34,ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[185:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk1\.genblk1\.b13_PLy_2grFt_FH9[185:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
35,ident_coreinst.IICE_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[185:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
36,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk1\.genblk1\.b13_PLy_2grFt_FH9[7:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
37,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk1\.genblk1\.b13_PLy_2grFt_FH9[7:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
38,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
39,ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[521:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
40,ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b6_2ZGFQ9.b14_CZS0wfY_d_FH9m[0:10],FTDI_CLK,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[521:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
41,ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[4:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
42,ident_coreinst.IICE_INST.b5_nUTGT.b8_vABZ3qsY,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
43,ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT[8:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[8:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
44,ident_coreinst.IICE_INST.b5_nUTGT.b13_xYTFKCkrt_FH9,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
45,ident_coreinst.IICE_INST.b5_nUTGT.genblk5\.b12_uRrc2XfY_rbN[24:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
46,ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[24:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[13:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
47,ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[24:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
48,ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b10_nYhI3_umjB,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
49,ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[13:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
50,ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[8:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
51,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY,jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b15_vABZ3qsY_ub3Rme,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
52,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY,jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
53,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b10_nUT_M9kYfr[8:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
54,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b10_nfs_M9kYfr[4:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
55,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b15_vABZ3qsY_ub3Rme,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
56,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b10_nfs_M9kYfr[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
57,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
58,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[8:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.b10_nUT_M9kYfr[8:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
59,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[8:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
60,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b8_uUT_CqMr[3:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
61,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b7_OSr_J90,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
62,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
63,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.dst_req_d,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
64,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.src_ack,FTDI_CLK,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.dst_req,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
65,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.src_ack,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
66,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b7_OSr_J90,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
67,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b4_oYh0[3:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b8_uUT_CqMr[3:0],Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
68,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b4_oYh0[3:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
69,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b5_uU_cL,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
70,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
71,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b7_OSr_J90,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
72,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
73,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.dst_req_d,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
74,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.src_ack,FTDI_CLK,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.dst_req_d,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
75,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.src_ack,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
76,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b7_OSr_J90,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
77,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4:0],Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
78,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
79,ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b5_uU_cL,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
80,ident_coreinst.FTDI_INST.b20_i2WM2X_F8tsl_Ae1cdJ4,FTDI_CLK,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.FTDI_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[35:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
81,ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b3_PfG[50:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
82,ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b7_nYJ_BFM[50:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
83,ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b7_nYJ_BFM[50:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.FTDI_INST.b5_nUTGT.b12_voSc3_gmasbb,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
84,ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b11_nFG0rDY_9e2,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
85,ident_coreinst.FTDI_INST.b3_SoW.b8_jAA_KlCO,FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
86,ident_coreinst.FTDI_INST.b3_SoW.b8_jAA_KlCO,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
87,ident_coreinst.FTDI_INST.b3_SoW.b12_2_St6KCa_jHv[8:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
88,ident_coreinst.FTDI_INST.b3_SoW.b12_2_St6KCa_jHv[8:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
89,ident_coreinst.FTDI_INST.b3_SoW.b12_PSyi_KyDbLbb[8:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
90,ident_coreinst.FTDI_INST.b3_SoW.b12_PSyi_KyDbLbb[8:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
91,ident_coreinst.FTDI_INST.b3_SoW.b8_FZFFLXYE[8:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
92,ident_coreinst.FTDI_INST.b3_SoW.b8_FZFFLXYE[8:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
93,ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[8:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
94,ident_coreinst.FTDI_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[8:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.FTDI_INST.b5_nUTGT.b12_voSc3_gmasbb,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin.
95,ident_coreinst.FTDI_INST.b3_SoW.b6_SoWyQD.genblk4\.b9_oRB_IFM_2[43:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
96,ident_coreinst.FTDI_INST.b3_SoW.b6_SoWyQD.genblk4\.b7_PRWcJ_l[5:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
97,ident_coreinst.FTDI_INST.b3_SoW.b6_SoWyQD.genblk4\.b11_oRB_MqCD2_y,FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
98,ident_coreinst.FTDI_INST.b3_SoW.b6_SoWyQD.genblk4\.b8_2S5I_CuY,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
99,ident_coreinst.FTDI_INST.b3_SoW.b6_SoWyQD.genblk4\.b8_2S5I_CuY,FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
100,ident_coreinst.FTDI_INST.b3_SoW.b6_SoWyQD.genblk4\.b5_PRWcJ[5:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
101,ident_coreinst.FTDI_INST.b3_SoW.b6_SoWyQD.genblk4\.b5_PRWcJ[5:0],FTDI_CLK,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Divergence detected in the crossover path.
102,ident_coreinst.FTDI_INST.b3_SoW.b3_SoW.b3_SoW[49:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
103,ident_coreinst.FTDI_INST.b3_SoW.b3_SoW.genblk1\.genblk1\.b8_oFTt_JaY[49:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.FTDI_INST.b3_SoW.b3_SoW.b3_SoW[49:0],Different Clock Domains,YES,NA,Not Analyzed,Potential RAM synchronizer detected.
104,ident_coreinst.FTDI_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[21:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.FTDI_INST.b3_SoW.b8_jAA_KlCO,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
105,ident_coreinst.FTDI_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[21:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
106,ident_coreinst.FTDI_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[31:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
107,ident_coreinst.FTDI_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk1\.genblk1\.b13_PLy_2grFt_FH9[43:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
108,ident_coreinst.FTDI_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[43:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.FTDI_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk1\.genblk1\.b13_PLy_2grFt_FH9[43:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
109,ident_coreinst.FTDI_INST.b3_SoW.genblk5\.b11_oGA_BXsO_OT.genblk2\.b8_nczQ_DYg[43:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
110,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk1\.genblk1\.b13_PLy_2grFt_FH9[7:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
111,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk1\.genblk1\.b13_PLy_2grFt_FH9[7:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
112,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
113,ident_coreinst.FTDI_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[35:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
114,ident_coreinst.FTDI_INST.b5_nUTGT.cmd_r0[4:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
115,ident_coreinst.FTDI_INST.b5_nUTGT.b8_vABZ3qsY,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
116,ident_coreinst.FTDI_INST.b5_nUTGT.b3_nUT[8:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[8:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
117,ident_coreinst.FTDI_INST.b5_nUTGT.b13_xYTFKCkrt_FH9,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
118,ident_coreinst.FTDI_INST.b5_nUTGT.genblk5\.b12_uRrc2XfY_rbN[24:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
119,ident_coreinst.FTDI_INST.b5_nUTGT.iicestat_reg_r0[24:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.FTDI_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[13:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
120,ident_coreinst.FTDI_INST.b5_nUTGT.iicestat_reg_r0[24:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,YES,2,NO,Divergence detected in the crossover path.
121,ident_coreinst.FTDI_INST.b5_nUTGT.genblk4\.b10_nYhI3_umjB,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
122,ident_coreinst.FTDI_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[13:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
123,ident_coreinst.FTDI_INST.b5_nUTGT.genblk4\.b7_nYhI39s[8:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b3_SoW.genblk4\.b11_oGA_BXsO_OS.genblk2\.b8_nczQ_DYg[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
124,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY,jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.b15_vABZ3qsY_ub3Rme,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
125,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY,jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
126,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.b10_nUT_M9kYfr[8:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
127,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.b10_nfs_M9kYfr[4:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
128,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.b15_vABZ3qsY_ub3Rme,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
129,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.b10_nfs_M9kYfr[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
130,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
131,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[8:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.b10_nUT_M9kYfr[8:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
132,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[8:0],jtag_interface_x|b9_nv_oQwfYF,jtag_interface_x|b10_8Kz_rKlrtX,ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[8:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
133,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.b8_uUT_CqMr[3:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
134,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.b7_OSr_J90,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
135,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
136,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.dst_req_d,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
137,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.src_ack,FTDI_CLK,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.dst_req_d,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
138,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.src_ack,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
139,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.b7_OSr_J90,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
140,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.b4_oYh0[3:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.b8_uUT_CqMr[3:0],Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
141,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.b4_oYh0[3:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
142,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_current_state.b5_uU_cL,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
143,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4:0],FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
144,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b7_OSr_J90,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
145,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.dst_req,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
146,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.dst_req_d,jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
147,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.src_ack,FTDI_CLK,jtag_interface_x|identify_clk_int_inferred_clock,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.dst_req_d,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
148,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.src_ack,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
149,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b7_OSr_J90,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
150,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b4_oYh0[4:0],jtag_interface_x|identify_clk_int_inferred_clock,FTDI_CLK,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4:0],Different Clock Domains,NO,0,NO,Enable signal for synchonizer registers does not have a safe crossing.
151,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b4_oYh0[4:0],jtag_interface_x|identify_clk_int_inferred_clock,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
152,ident_coreinst.FTDI_INST.b5_nUTGT.iclksync_status.b5_uU_cL,FTDI_CLK,jtag_interface_x|b9_nv_oQwfYF,ident_coreinst.FTDI_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
153,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
154,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
155,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
156,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
157,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
158,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
159,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync_fwft.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray_fwft[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
160,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],Different Clock Domains,YES,2,YES,Safe CDC path detected.
161,Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk16\.U_corefifo_async.genblk10\.rptr_gray[10:0],False Path Constraint,YES,2,YES,Safe CDC path detected.
162,Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_reg[10:0],PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock,Data_Block_0.COREFIFO_C10_0.COREFIFO_C10_0.genblk16\.U_corefifo_async.genblk10\.wptr_gray[10:0],False Path Constraint,YES,2,YES,Safe CDC path detected.