// Seed: 3102723469
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_7(id_5),
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_7[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wand id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = (1'h0);
  assign id_4 = id_1;
  reg id_5;
  always begin : LABEL_0
    id_3 <= id_5 || id_2[1'd0 : 1];
    $display(id_4, 1'd0, {id_4});
    @(posedge 1 or posedge id_5) $display;
    id_5 <= 1;
  end
  assign id_4 = id_5 && id_1 == 1;
  wire id_6;
endmodule
