Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: ray_unified_normal_pipeline.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ray_unified_normal_pipeline.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ray_unified_normal_pipeline"
Output Format                      : NGC
Target Device                      : xc5vfx130t-2-ff1738

---- Source Options
Top Module Name                    : ray_unified_normal_pipeline
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fixed.v" in library work
Module <fixed_mul> compiled
Module <fixed_mul_integer> compiled
Module <fixed_add> compiled
Module <fixed_add3> compiled
Module <fixed_sub> compiled
Module <fixed_add_comb> compiled
Module <fixed_sub_comb> compiled
Compiling verilog file "vector_sub.v" in library work
Module <fixed_Q8_24_to_Q16_16> compiled
Module <vector_sub> compiled
Compiling verilog file "signal_pipe.v" in library work
Module <vector_sub_comb> compiled
Compiling verilog file "ray_sphere_normal_pipeline.v" in library work
Module <signal_pipe> compiled
Compiling verilog file "ray_plane_normal_pipeline.v" in library work
Module <ray_sphere_normal_pipeline> compiled
Compiling verilog file "ray_unified_normal_pipeline.v" in library work
Module <ray_plane_normal_pipeline> compiled
Module <ray_unified_normal_pipeline> compiled
No errors in compilation
Analysis of file <"ray_unified_normal_pipeline.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ray_unified_normal_pipeline> in library <work> with parameters.
	TYPE_PLANE = "00000000000000000000000000000001"
	TYPE_SPHERE = "00000000000000000000000000000000"

Analyzing hierarchy for module <ray_sphere_normal_pipeline> in library <work>.

Analyzing hierarchy for module <ray_plane_normal_pipeline> in library <work>.

Analyzing hierarchy for module <signal_pipe> in library <work> with parameters.
	L = "00000000000000000000000000000000"
	LL = "00000000000000000000000000000001"
	W = "00000000000000000000000001100000"

Analyzing hierarchy for module <signal_pipe> in library <work> with parameters.
	L = "00000000000000000000000000000000"
	LL = "00000000000000000000000000000001"
	W = "00000000000000000000000000000001"

Analyzing hierarchy for module <vector_sub_comb> in library <work>.

Analyzing hierarchy for module <fixed_sub_comb> in library <work> with parameters.
	D = "00000000000000000000000000001000"
	Q = "00000000000000000000000000011000"

Analyzing hierarchy for module <fixed_add_comb> in library <work> with parameters.
	D = "00000000000000000000000000001000"
	Q = "00000000000000000000000000011000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ray_unified_normal_pipeline>.
	TYPE_PLANE = 32'sb00000000000000000000000000000001
	TYPE_SPHERE = 32'sb00000000000000000000000000000000
Module <ray_unified_normal_pipeline> is correct for synthesis.
 
Analyzing module <ray_sphere_normal_pipeline> in library <work>.
Module <ray_sphere_normal_pipeline> is correct for synthesis.
 
Analyzing module <vector_sub_comb> in library <work>.
Module <vector_sub_comb> is correct for synthesis.
 
Analyzing module <fixed_sub_comb> in library <work>.
	D = 32'sb00000000000000000000000000001000
	Q = 32'sb00000000000000000000000000011000
Module <fixed_sub_comb> is correct for synthesis.
 
Analyzing module <fixed_add_comb> in library <work>.
	D = 32'sb00000000000000000000000000001000
	Q = 32'sb00000000000000000000000000011000
Module <fixed_add_comb> is correct for synthesis.
 
Analyzing module <ray_plane_normal_pipeline> in library <work>.
Module <ray_plane_normal_pipeline> is correct for synthesis.
 
Analyzing module <signal_pipe.1> in library <work>.
	L = 32'sb00000000000000000000000000000000
	LL = 32'sb00000000000000000000000000000001
	W = 32'sb00000000000000000000000001100000
Module <signal_pipe.1> is correct for synthesis.
 
Analyzing module <signal_pipe.2> in library <work>.
	L = 32'sb00000000000000000000000000000000
	LL = 32'sb00000000000000000000000000000001
	W = 32'sb00000000000000000000000000000001
Module <signal_pipe.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ray_plane_normal_pipeline>.
    Related source file is "ray_plane_normal_pipeline.v".
WARNING:Xst:647 - Input <hit_pos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 96-bit register for signal <hit_normal_unnormalized>.
    Found 1-bit register for signal <output_valid>.
    Summary:
	inferred  97 D-type flip-flop(s).
Unit <ray_plane_normal_pipeline> synthesized.


Synthesizing Unit <signal_pipe_1>.
    Related source file is "signal_pipe.v".
WARNING:Xst:1780 - Signal <pipe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1872 - Variable <i> is used but never assigned.
    Found 96-bit register for signal <out>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <signal_pipe_1> synthesized.


Synthesizing Unit <signal_pipe_2>.
    Related source file is "signal_pipe.v".
WARNING:Xst:1780 - Signal <pipe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1872 - Variable <i> is used but never assigned.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <signal_pipe_2> synthesized.


Synthesizing Unit <fixed_add_comb>.
    Related source file is "fixed.v".
WARNING:Xst:646 - Signal <underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fixed_add_comb> synthesized.


Synthesizing Unit <fixed_sub_comb>.
    Related source file is "fixed.v".
    Found 32-bit adder for signal <sign_inv>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fixed_sub_comb> synthesized.


Synthesizing Unit <vector_sub_comb>.
    Related source file is "vector_sub.v".
Unit <vector_sub_comb> synthesized.


Synthesizing Unit <ray_sphere_normal_pipeline>.
    Related source file is "ray_sphere_normal_pipeline.v".
    Found 96-bit register for signal <hit_normal_unnormalized>.
    Found 1-bit register for signal <output_valid>.
    Found 96-bit register for signal <stage1_in_hit_pos>.
    Found 96-bit register for signal <stage1_in_sphere_center>.
    Found 1-bit register for signal <stage1_valid>.
    Summary:
	inferred 290 D-type flip-flop(s).
Unit <ray_sphere_normal_pipeline> synthesized.


Synthesizing Unit <ray_unified_normal_pipeline>.
    Related source file is "ray_unified_normal_pipeline.v".
    Found 96-bit register for signal <hit_normal_unnormalized>.
    Found 1-bit register for signal <output_valid>.
    Summary:
	inferred  97 D-type flip-flop(s).
Unit <ray_unified_normal_pipeline> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 3
 33-bit adder                                          : 3
# Registers                                            : 11
 1-bit register                                        : 5
 96-bit register                                       : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 3
 33-bit adder                                          : 3
# Registers                                            : 581
 Flip-Flops                                            : 581

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ray_unified_normal_pipeline> ...

Optimizing unit <ray_plane_normal_pipeline> ...

Optimizing unit <signal_pipe_1> ...

Optimizing unit <fixed_add_comb> ...

Optimizing unit <fixed_sub_comb> ...

Optimizing unit <ray_sphere_normal_pipeline> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ray_unified_normal_pipeline, actual ratio is 0.

Pipelining and Register Balancing Report ...

Processing Unit <ray_unified_normal_pipeline> :
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_0 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_0_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_1 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_1_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_10 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_10_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_11 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_11_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_12 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_12_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_13 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_13_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_14 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_14_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_15 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_15_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_16 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_16_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_17 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_17_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_18 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_18_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_19 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_19_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_2 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_2_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_20 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_20_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_21 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_21_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_22 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_22_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_23 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_23_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_24 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_24_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_25 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_25_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_26 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_26_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_27 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_27_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_28 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_28_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_29 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_29_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_3 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_3_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_30 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_30_BRB0 ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_30_BRB1 ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_30_BRB2.
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_32 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_32_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_33 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_33_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_34 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_34_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_35 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_35_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_36 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_36_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_37 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_37_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_38 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_38_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_39 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_39_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_4 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_4_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_40 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_40_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_41 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_41_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_42 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_42_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_43 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_43_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_44 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_44_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_45 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_45_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_46 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_46_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_47 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_47_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_48 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_48_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_49 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_49_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_5 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_5_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_50 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_50_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_51 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_51_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_52 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_52_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_53 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_53_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_54 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_54_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_55 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_55_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_56 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_56_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_57 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_57_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_58 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_58_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_59 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_59_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_6 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_6_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_60 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_60_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_61 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_61_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_62 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_62_BRB0 ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_62_BRB1 ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_62_BRB2.
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_64 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_64_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_65 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_65_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_66 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_66_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_67 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_67_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_68 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_68_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_69 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_69_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_7 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_7_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_70 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_70_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_71 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_71_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_72 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_72_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_73 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_73_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_74 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_74_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_75 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_75_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_76 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_76_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_77 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_77_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_78 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_78_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_79 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_79_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_8 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_8_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_80 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_80_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_81 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_81_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_82 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_82_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_83 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_83_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_84 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_84_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_85 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_85_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_86 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_86_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_87 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_87_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_88 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_88_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_89 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_89_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_9 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_9_BRB1 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_90 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_90_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_91 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_91_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_92 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_92_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_93 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_93_BRB0 .
	Register(s) ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_94 has(ve) been backward balanced into : ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_94_BRB0 ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_94_BRB1 ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_94_BRB2.
Unit <ray_unified_normal_pipeline> processed.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 587
 Flip-Flops                                            : 587

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ray_unified_normal_pipeline.ngr
Top Level Output File Name         : ray_unified_normal_pipeline
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 389

Cell Usage :
# BELS                             : 680
#      GND                         : 1
#      INV                         : 93
#      LUT1                        : 3
#      LUT2                        : 102
#      LUT3                        : 3
#      LUT5                        : 93
#      MUXCY                       : 189
#      VCC                         : 1
#      XORCY                       : 195
# FlipFlops/Latches                : 587
#      FD                          : 196
#      FDR                         : 390
#      FDRS                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 388
#      IBUF                        : 291
#      OBUF                        : 97
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx130tff1738-2 


Slice Logic Utilization: 
 Number of Slice Registers:             202  out of  81920     0%  
 Number of Slice LUTs:                  294  out of  81920     0%  
    Number used as Logic:               294  out of  81920     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    299
   Number with an unused Flip Flop:      97  out of    299    32%  
   Number with an unused LUT:             5  out of    299     1%  
   Number of fully used LUT-FF pairs:   197  out of    299    65%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         389
 Number of bonded IOBs:                 389  out of    840    46%  
    IOB Flip Flops/Latches:             385

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 587   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.288ns (Maximum Frequency: 304.141MHz)
   Minimum input arrival time before clock: 1.612ns
   Maximum output required time after clock: 2.826ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.288ns (frequency: 304.141MHz)
  Total number of paths / destination ports: 25348 / 297
-------------------------------------------------------------------------
Delay:               3.288ns (Levels of Logic = 36)
  Source:            ray_sphere_normal_pipeline_instance/stage1_in_sphere_center_64 (FF)
  Destination:       ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_95 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ray_sphere_normal_pipeline_instance/stage1_in_sphere_center_64 to ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_95
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.396   0.412  ray_sphere_normal_pipeline_instance/stage1_in_sphere_center_64 (ray_sphere_normal_pipeline_instance/stage1_in_sphere_center_64)
     LUT1:I0->O            1   0.086   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<0>_rt (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<0>_rt)
     MUXCY:S->O            1   0.305   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<0> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<1> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<2> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<3> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<4> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<5> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<6> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<7> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<8> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<9> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<10> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<11> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<12> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<13> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<14> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<15> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<16> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<17> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<18> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<19> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<20> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<21> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<22> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<23> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<24> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<25> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<26> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<27> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<28> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<29> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<30> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_cy<30>)
     XORCY:CI->O           2   0.300   0.416  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/Madd_sign_inv_xor<31> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/sign_inv<31>)
     LUT2:I1->O            1   0.086   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/adder/Madd__old_tmp_1_lut<31> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/adder/Madd__old_tmp_1_lut<31>)
     MUXCY:S->O            0   0.305   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/adder/Madd__old_tmp_1_cy<31> (ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/adder/Madd__old_tmp_1_cy<31>)
     XORCY:CI->O           2   0.300   0.000  ray_sphere_normal_pipeline_instance/sub_sphere_norm_calc/gen_vec_sub[2].vec_sub/adder/Madd__old_tmp_1_xor<32> (ray_sphere_normal_pipeline_instance/stage1_from_center_to_hit<95>)
     FDR:D                    -0.022          ray_sphere_normal_pipeline_instance/hit_normal_unnormalized_95
    ----------------------------------------
    Total                      3.288ns (2.461ns logic, 0.827ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 683 / 681
-------------------------------------------------------------------------
Offset:              1.612ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       output_valid (FF)
  Destination Clock: clk rising

  Data Path: rst to output_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           391   0.694   0.450  rst_IBUF (rst_IBUF)
     FDRS:R                    0.468          output_valid
    ----------------------------------------
    Total                      1.612ns (1.162ns logic, 0.450ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 97 / 97
-------------------------------------------------------------------------
Offset:              2.826ns (Levels of Logic = 1)
  Source:            output_valid (FF)
  Destination:       output_valid (PAD)
  Source Clock:      clk rising

  Data Path: output_valid to output_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             1   0.396   0.286  output_valid (output_valid_OBUF)
     OBUF:I->O                 2.144          output_valid_OBUF (output_valid)
    ----------------------------------------
    Total                      2.826ns (2.540ns logic, 0.286ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.68 secs
 
--> 


Total memory usage is 544888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

