Analysis & Synthesis report for AES_in_UART
Fri Apr 19 22:36:40 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "last_round:lr|add_round_key:ark"
 10. Port Connectivity Checks: "last_round:lr|shift_rows:s_r"
 11. Port Connectivity Checks: "last_round:lr|sub_byte:s_b"
 12. Port Connectivity Checks: "key_generator:kg10"
 13. Port Connectivity Checks: "key_generator:kg9"
 14. Port Connectivity Checks: "key_generator:kg8"
 15. Port Connectivity Checks: "key_generator:kg7"
 16. Port Connectivity Checks: "key_generator:kg6"
 17. Port Connectivity Checks: "key_generator:kg5"
 18. Port Connectivity Checks: "key_generator:kg4"
 19. Port Connectivity Checks: "key_generator:kg3"
 20. Port Connectivity Checks: "key_generator:kg2"
 21. Port Connectivity Checks: "single_round:sr1|add_round_key:ark"
 22. Port Connectivity Checks: "single_round:sr1|Mix_column:M_c"
 23. Port Connectivity Checks: "single_round:sr1|shift_rows:s_r"
 24. Port Connectivity Checks: "single_round:sr1|sub_byte:s_b"
 25. Port Connectivity Checks: "key_generator:kg1"
 26. Port Connectivity Checks: "key_generator:kg0|g_function:g10"
 27. Port Connectivity Checks: "key_generator:kg0|g_function:g9"
 28. Port Connectivity Checks: "key_generator:kg0|g_function:g8"
 29. Port Connectivity Checks: "key_generator:kg0|g_function:g7"
 30. Port Connectivity Checks: "key_generator:kg0|g_function:g6"
 31. Port Connectivity Checks: "key_generator:kg0|g_function:g5"
 32. Port Connectivity Checks: "key_generator:kg0|g_function:g4"
 33. Port Connectivity Checks: "key_generator:kg0|g_function:g3"
 34. Port Connectivity Checks: "key_generator:kg0|g_function:g2"
 35. Port Connectivity Checks: "key_generator:kg0|g_function:g1"
 36. Port Connectivity Checks: "key_generator:kg0"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 19 22:36:40 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; AES_in_UART                                 ;
; Top-level Entity Name           ; encipher                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 384                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; encipher           ; AES_in_UART        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                               ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------+---------+
; sbox.v                           ; yes             ; User Verilog HDL File        ; /home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v          ;         ;
; g_function.v                     ; yes             ; User Verilog HDL File        ; /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v    ;         ;
; key_generator.v                  ; yes             ; User Verilog HDL File        ; /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v ;         ;
; sub_byte.v                       ; yes             ; User Verilog HDL File        ; /home/muslim/HDD/AES_over_UART/AES_in_UART/sub_byte.v      ;         ;
; shift_rows.v                     ; yes             ; User Verilog HDL File        ; /home/muslim/HDD/AES_over_UART/AES_in_UART/shift_rows.v    ;         ;
; add_round_key.v                  ; yes             ; User Verilog HDL File        ; /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v ;         ;
; single_round.v                   ; yes             ; User Verilog HDL File        ; /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v  ;         ;
; encipher.v                       ; yes             ; User Verilog HDL File        ; /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v      ;         ;
; last_round.v                     ; yes             ; User Verilog HDL File        ; /home/muslim/HDD/AES_over_UART/AES_in_UART/last_round.v    ;         ;
; Mix_column.v                     ; yes             ; Auto-Found Verilog HDL File  ; /home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 0             ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 0             ;
;     -- 7 input functions                    ; 0             ;
;     -- 6 input functions                    ; 0             ;
;     -- 5 input functions                    ; 0             ;
;     -- 4 input functions                    ; 0             ;
;     -- <=3 input functions                  ; 0             ;
;                                             ;               ;
; Dedicated logic registers                   ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 384           ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; plain_text[0] ;
; Maximum fan-out                             ; 1             ;
; Total fan-out                               ; 384           ;
; Average fan-out                             ; 0.50          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |encipher                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 384  ; 0            ; |encipher           ; encipher    ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "last_round:lr|add_round_key:ark"                                                                                                                          ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_matrix ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "in_matrix[127..1]" will be connected to GND. ;
; key       ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "key[127..1]" will be connected to GND.       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "last_round:lr|shift_rows:s_r"                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_matrix  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "in_matrix[127..1]" will be connected to GND. ;
; out_matrix ; Output ; Warning  ; Output or bidir port (128 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_matrix[127..1]" have no fanouts                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "last_round:lr|sub_byte:s_b"                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; out_matrix ; Output ; Warning  ; Output or bidir port (128 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_matrix[127..1]" have no fanouts ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg10"                                                                                                                                                                           ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg9"                                                                                                                                                                               ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg8"                                                                                                                                                                               ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg7"                                                                                                                                                                               ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg6"                                                                                                                                                                               ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg5"                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg4"                                                                                                                                                                               ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg3"                                                                                                                                                                               ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg2"                                                                                                                                                                               ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_round:sr1|add_round_key:ark"                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_matrix ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "in_matrix[127..1]" will be connected to GND. ;
; key       ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "key[127..1]" will be connected to GND.       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_round:sr1|Mix_column:M_c"                                                                                                                        ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                             ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "data_in[127..1]" will be connected to GND. ;
; data_out ; Output ; Warning  ; Output or bidir port (128 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_out[127..1]" have no fanouts                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_round:sr1|shift_rows:s_r"                                                                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_matrix  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "in_matrix[127..1]" will be connected to GND. ;
; out_matrix ; Output ; Warning  ; Output or bidir port (128 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_matrix[127..1]" have no fanouts                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_round:sr1|sub_byte:s_b"                                                                                                          ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; out_matrix ; Output ; Warning  ; Output or bidir port (128 bits) is wider than the port expression (1 bits) it drives; bit(s) "out_matrix[127..1]" have no fanouts ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg1"                                                                                                                                                                               ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0|g_function:g10"                                                                                                                                                             ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0|g_function:g9"                                                                                                                                                                 ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0|g_function:g8"                                                                                                                                                                 ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0|g_function:g7"                                                                                                                                                                 ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[2..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0|g_function:g6"                                                                                                                                                                 ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[2..1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0|g_function:g5"                                                                                                                                                              ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0|g_function:g4"                                                                                                                                                                 ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0|g_function:g3"                                                                                                                                                                 ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0|g_function:g2"                                                                                                                                                                 ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; current_round[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0|g_function:g1"                                                                                                                                                                 ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; current_round[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_generator:kg0"                                                                                                                                                                               ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_round       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; current_round[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 384                         ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 19 22:36:26 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AES_in_UART -c AES_in_UART
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sbox.v
    Info (12023): Found entity 1: sbox File: /home/muslim/HDD/AES_over_UART/AES_in_UART/sbox.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file g_function.v
    Info (12023): Found entity 1: g_function File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file key_generator.v
    Info (12023): Found entity 1: key_generator File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file key_tb.v
    Info (12023): Found entity 1: key_tb File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub_byte.v
    Info (12023): Found entity 1: sub_byte File: /home/muslim/HDD/AES_over_UART/AES_in_UART/sub_byte.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_rows.v
    Info (12023): Found entity 1: shift_rows File: /home/muslim/HDD/AES_over_UART/AES_in_UART/shift_rows.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_round_key.v
    Info (12023): Found entity 1: add_round_key File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file single_round.v
    Info (12023): Found entity 1: single_round File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file encipher.v
    Info (12023): Found entity 1: encipher File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file last_round.v
    Info (12023): Found entity 1: last_round File: /home/muslim/HDD/AES_over_UART/AES_in_UART/last_round.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file encipher_tb.v
    Info (12023): Found entity 1: encipher_tb File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher_tb.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at single_round.v(14): created implicit net for "key" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at last_round.v(11): created implicit net for "key" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/last_round.v Line: 11
Info (12127): Elaborating entity "encipher" for the top level hierarchy
Info (12128): Elaborating entity "key_generator" for hierarchy "key_generator:kg0" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 16
Warning (10270): Verilog HDL Case Statement warning at key_generator.v(97): incomplete case statement has no default case item File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Warning (10240): Verilog HDL Always Construct warning at key_generator.v(97): inferring latch(es) for variable "key_out", which holds its previous value in one or more paths through the always construct File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[0]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[1]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[2]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[3]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[4]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[5]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[6]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[7]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[8]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[9]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[10]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[11]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[12]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[13]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[14]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[15]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[16]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[17]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[18]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[19]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[20]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[21]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[22]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[23]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[24]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[25]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[26]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[27]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[28]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[29]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[30]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[31]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[32]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[33]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[34]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[35]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[36]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[37]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[38]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[39]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[40]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[41]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[42]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[43]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[44]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[45]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[46]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[47]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[48]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[49]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[50]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[51]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[52]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[53]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[54]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[55]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[56]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[57]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[58]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[59]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[60]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[61]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[62]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[63]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[64]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[65]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[66]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[67]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[68]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[69]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[70]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[71]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[72]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[73]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[74]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[75]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[76]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[77]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[78]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[79]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[80]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[81]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[82]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[83]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[84]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[85]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[86]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[87]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[88]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[89]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[90]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[91]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[92]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[93]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[94]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[95]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[96]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[97]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[98]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[99]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[100]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[101]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[102]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[103]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[104]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[105]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[106]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[107]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[108]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[109]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[110]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[111]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[112]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[113]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[114]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[115]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[116]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[117]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[118]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[119]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[120]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[121]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[122]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[123]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[124]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[125]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[126]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (10041): Inferred latch for "key_out[127]" at key_generator.v(97) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 97
Info (12128): Elaborating entity "g_function" for hierarchy "key_generator:kg0|g_function:g1" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (10270): Verilog HDL Case Statement warning at g_function.v(11): incomplete case statement has no default case item File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at g_function.v(11): inferring latch(es) for variable "RC", which holds its previous value in one or more paths through the always construct File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[0]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[1]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[2]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[3]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[4]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[5]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[6]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[7]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[8]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[9]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[10]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[11]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[12]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[13]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[14]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[15]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[16]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[17]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[18]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[19]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[20]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[21]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[22]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[23]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[24]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[25]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[26]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[27]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[28]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[29]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[30]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (10041): Inferred latch for "RC[31]" at g_function.v(11) File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 11
Info (12128): Elaborating entity "sbox" for hierarchy "key_generator:kg0|g_function:g1|sbox:sb1" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/g_function.v Line: 27
Info (12128): Elaborating entity "add_round_key" for hierarchy "add_round_key:add_r_k" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 17
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[127] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[126] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[125] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[124] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[123] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[122] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[121] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[120] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[119] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[118] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[117] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[116] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[115] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[114] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[113] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[112] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[111] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[110] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[109] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[108] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[107] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[106] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[105] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[104] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[103] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[102] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[101] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[100] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[99] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[98] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[97] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[96] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[95] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[94] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[93] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[92] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[91] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[90] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[89] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[88] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[87] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[86] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[85] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[84] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[83] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[82] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[81] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[80] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[79] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[78] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[77] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[76] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[75] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[74] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[73] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[72] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[71] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[70] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[69] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[68] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[67] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[66] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[65] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[64] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[63] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[62] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[61] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[60] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[59] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[58] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[57] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[56] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[55] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[54] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[53] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[52] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[51] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[50] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[49] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[48] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[47] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[46] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[45] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[44] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[43] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[42] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[41] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[40] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[39] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[38] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[37] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[36] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[35] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[34] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[33] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[32] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[31] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[30] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[29] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[28] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[27] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[26] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[25] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[24] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[23] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[22] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[21] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[20] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[19] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[18] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[17] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[16] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[15] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[14] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[13] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[12] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[11] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[10] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[9] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[8] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[7] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[6] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[5] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[4] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[3] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[2] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[1] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Warning (10755): Verilog HDL warning at add_round_key.v(4): assignments to out_matrix[0] create a combinational loop File: /home/muslim/HDD/AES_over_UART/AES_in_UART/add_round_key.v Line: 4
Info (12128): Elaborating entity "single_round" for hierarchy "single_round:sr1" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 21
Info (12128): Elaborating entity "sub_byte" for hierarchy "single_round:sr1|sub_byte:s_b" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 11
Info (12128): Elaborating entity "shift_rows" for hierarchy "single_round:sr1|shift_rows:s_r" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12125): Using design file Mix_column.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: Mix_column File: /home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v Line: 1
    Info (12023): Found entity 2: mul_2 File: /home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v Line: 28
    Info (12023): Found entity 3: mul_3 File: /home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v Line: 43
    Info (12023): Found entity 4: mul_32 File: /home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v Line: 57
Info (12128): Elaborating entity "Mix_column" for hierarchy "single_round:sr1|Mix_column:M_c" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Info (12128): Elaborating entity "mul_32" for hierarchy "single_round:sr1|Mix_column:M_c|mul_32:m1" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v Line: 13
Info (12128): Elaborating entity "mul_2" for hierarchy "single_round:sr1|Mix_column:M_c|mul_32:m1|mul_2:m1" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v Line: 72
Info (12128): Elaborating entity "mul_3" for hierarchy "single_round:sr1|Mix_column:M_c|mul_32:m1|mul_3:m6" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/Mix_column.v Line: 77
Info (12128): Elaborating entity "last_round" for hierarchy "last_round:lr" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g10" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 89
Warning (12020): Port "current_round" on the entity instantiation of "g9" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 82
Warning (12020): Port "current_round" on the entity instantiation of "g8" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 74
Warning (12020): Port "current_round" on the entity instantiation of "g7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 67
Warning (12020): Port "current_round" on the entity instantiation of "g6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 50
Warning (12020): Port "current_round" on the entity instantiation of "g4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 42
Warning (12020): Port "current_round" on the entity instantiation of "g3" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 34
Warning (12020): Port "current_round" on the entity instantiation of "g2" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 26
Warning (12020): Port "current_round" on the entity instantiation of "g1" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (12010): Port "ordered port 0" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 1" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 0" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12030): Port "ordered port 1" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12010): Port "ordered port 0" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_b" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 11
Warning (12020): Port "current_round" on the entity instantiation of "g10" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 89
Warning (12020): Port "current_round" on the entity instantiation of "g9" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 82
Warning (12020): Port "current_round" on the entity instantiation of "g8" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 74
Warning (12020): Port "current_round" on the entity instantiation of "g7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 67
Warning (12020): Port "current_round" on the entity instantiation of "g6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 50
Warning (12020): Port "current_round" on the entity instantiation of "g4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 42
Warning (12020): Port "current_round" on the entity instantiation of "g3" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 34
Warning (12020): Port "current_round" on the entity instantiation of "g2" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 26
Warning (12020): Port "current_round" on the entity instantiation of "g1" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (12010): Port "ordered port 0" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 1" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 0" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12030): Port "ordered port 1" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12010): Port "ordered port 0" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_b" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 11
Warning (12020): Port "current_round" on the entity instantiation of "g10" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 89
Warning (12020): Port "current_round" on the entity instantiation of "g9" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 82
Warning (12020): Port "current_round" on the entity instantiation of "g8" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 74
Warning (12020): Port "current_round" on the entity instantiation of "g7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 67
Warning (12020): Port "current_round" on the entity instantiation of "g6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 50
Warning (12020): Port "current_round" on the entity instantiation of "g4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 42
Warning (12020): Port "current_round" on the entity instantiation of "g3" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 34
Warning (12020): Port "current_round" on the entity instantiation of "g2" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 26
Warning (12020): Port "current_round" on the entity instantiation of "g1" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (12010): Port "ordered port 0" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 1" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 0" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12030): Port "ordered port 1" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12010): Port "ordered port 0" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_b" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 11
Warning (12020): Port "current_round" on the entity instantiation of "g10" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 89
Warning (12020): Port "current_round" on the entity instantiation of "g9" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 82
Warning (12020): Port "current_round" on the entity instantiation of "g8" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 74
Warning (12020): Port "current_round" on the entity instantiation of "g7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 67
Warning (12020): Port "current_round" on the entity instantiation of "g6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 50
Warning (12020): Port "current_round" on the entity instantiation of "g4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 42
Warning (12020): Port "current_round" on the entity instantiation of "g3" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 34
Warning (12020): Port "current_round" on the entity instantiation of "g2" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 26
Warning (12020): Port "current_round" on the entity instantiation of "g1" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (12010): Port "ordered port 0" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 1" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 0" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12030): Port "ordered port 1" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12010): Port "ordered port 0" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_b" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 11
Warning (12020): Port "current_round" on the entity instantiation of "g10" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 89
Warning (12020): Port "current_round" on the entity instantiation of "g9" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 82
Warning (12020): Port "current_round" on the entity instantiation of "g8" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 74
Warning (12020): Port "current_round" on the entity instantiation of "g7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 67
Warning (12020): Port "current_round" on the entity instantiation of "g6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 50
Warning (12020): Port "current_round" on the entity instantiation of "g4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 42
Warning (12020): Port "current_round" on the entity instantiation of "g3" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 34
Warning (12020): Port "current_round" on the entity instantiation of "g2" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 26
Warning (12020): Port "current_round" on the entity instantiation of "g1" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (12010): Port "ordered port 0" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 1" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 0" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12030): Port "ordered port 1" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12010): Port "ordered port 0" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_b" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 11
Warning (12020): Port "current_round" on the entity instantiation of "g10" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 89
Warning (12020): Port "current_round" on the entity instantiation of "g9" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 82
Warning (12020): Port "current_round" on the entity instantiation of "g8" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 74
Warning (12020): Port "current_round" on the entity instantiation of "g7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 67
Warning (12020): Port "current_round" on the entity instantiation of "g6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 50
Warning (12020): Port "current_round" on the entity instantiation of "g4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 42
Warning (12020): Port "current_round" on the entity instantiation of "g3" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 34
Warning (12020): Port "current_round" on the entity instantiation of "g2" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 26
Warning (12020): Port "current_round" on the entity instantiation of "g1" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (12010): Port "ordered port 0" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 1" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 0" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12030): Port "ordered port 1" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12010): Port "ordered port 0" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_b" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 11
Warning (12020): Port "current_round" on the entity instantiation of "g10" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 89
Warning (12020): Port "current_round" on the entity instantiation of "g9" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 82
Warning (12020): Port "current_round" on the entity instantiation of "g8" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 74
Warning (12020): Port "current_round" on the entity instantiation of "g7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 67
Warning (12020): Port "current_round" on the entity instantiation of "g6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 50
Warning (12020): Port "current_round" on the entity instantiation of "g4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 42
Warning (12020): Port "current_round" on the entity instantiation of "g3" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 34
Warning (12020): Port "current_round" on the entity instantiation of "g2" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 26
Warning (12020): Port "current_round" on the entity instantiation of "g1" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (12010): Port "ordered port 0" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 1" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 0" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12030): Port "ordered port 1" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12010): Port "ordered port 0" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_b" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 11
Warning (12020): Port "current_round" on the entity instantiation of "g10" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 89
Warning (12020): Port "current_round" on the entity instantiation of "g9" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 82
Warning (12020): Port "current_round" on the entity instantiation of "g8" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 74
Warning (12020): Port "current_round" on the entity instantiation of "g7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 67
Warning (12020): Port "current_round" on the entity instantiation of "g6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 50
Warning (12020): Port "current_round" on the entity instantiation of "g4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 42
Warning (12020): Port "current_round" on the entity instantiation of "g3" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 34
Warning (12020): Port "current_round" on the entity instantiation of "g2" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 26
Warning (12020): Port "current_round" on the entity instantiation of "g1" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (12010): Port "ordered port 0" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 1" on the entity instantiation of "ark" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 14
Warning (12010): Port "ordered port 0" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12030): Port "ordered port 1" on the entity instantiation of "M_c" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 13
Warning (12010): Port "ordered port 0" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be driven by GND. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_r" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 12
Warning (12030): Port "ordered port 1" on the entity instantiation of "s_b" is connected to a signal of width 1. The formal width of the signal in the module is 128.  The extra bits will be left dangling without any fan-out logic. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/single_round.v Line: 11
Warning (12020): Port "current_round" on the entity instantiation of "g10" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 89
Warning (12020): Port "current_round" on the entity instantiation of "g9" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 82
Warning (12020): Port "current_round" on the entity instantiation of "g8" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 74
Warning (12020): Port "current_round" on the entity instantiation of "g7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 67
Warning (12020): Port "current_round" on the entity instantiation of "g6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 50
Warning (12020): Port "current_round" on the entity instantiation of "g4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 42
Warning (12020): Port "current_round" on the entity instantiation of "g3" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 34
Warning (12020): Port "current_round" on the entity instantiation of "g2" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 26
Warning (12020): Port "current_round" on the entity instantiation of "g1" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (12020): Port "current_round" on the entity instantiation of "g10" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 89
Warning (12020): Port "current_round" on the entity instantiation of "g9" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 82
Warning (12020): Port "current_round" on the entity instantiation of "g8" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 74
Warning (12020): Port "current_round" on the entity instantiation of "g7" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 67
Warning (12020): Port "current_round" on the entity instantiation of "g6" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 58
Warning (12020): Port "current_round" on the entity instantiation of "g5" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 50
Warning (12020): Port "current_round" on the entity instantiation of "g4" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 42
Warning (12020): Port "current_round" on the entity instantiation of "g3" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 34
Warning (12020): Port "current_round" on the entity instantiation of "g2" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 26
Warning (12020): Port "current_round" on the entity instantiation of "g1" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/muslim/HDD/AES_over_UART/AES_in_UART/key_generator.v Line: 18
Warning (12241): 28 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cipher_text[0]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[1]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[2]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[3]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[4]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[5]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[6]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[7]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[8]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[9]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[10]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[11]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[12]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[13]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[14]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[15]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[16]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[17]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[18]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[19]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[20]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[21]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[22]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[23]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[24]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[25]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[26]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[27]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[28]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[29]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[30]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[31]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[32]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[33]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[34]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[35]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[36]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[37]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[38]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[39]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[40]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[41]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[42]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[43]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[44]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[45]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[46]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[47]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[48]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[49]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[50]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[51]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[52]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[53]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[54]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[55]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[56]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[57]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[58]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[59]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[60]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[61]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[62]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[63]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[64]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[65]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[66]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[67]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[68]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[69]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[70]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[71]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[72]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[73]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[74]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[75]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[76]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[77]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[78]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[79]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[80]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[81]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[82]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[83]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[84]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[85]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[86]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[87]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[88]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[89]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[90]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[91]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[92]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[93]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[94]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[95]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[96]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[97]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[98]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[99]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[100]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[101]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[102]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[103]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[104]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[105]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[106]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[107]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[108]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[109]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[110]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[111]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[112]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[113]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[114]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[115]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[116]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[117]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[118]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[119]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[120]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[121]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[122]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[123]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[124]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[125]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[126]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
    Warning (13410): Pin "cipher_text[127]" is stuck at GND File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 4
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 256 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "plain_text[0]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[1]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[2]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[3]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[4]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[5]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[6]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[7]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[8]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[9]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[10]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[11]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[12]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[13]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[14]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[15]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[16]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[17]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[18]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[19]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[20]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[21]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[22]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[23]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[24]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[25]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[26]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[27]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[28]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[29]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[30]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[31]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[32]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[33]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[34]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[35]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[36]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[37]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[38]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[39]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[40]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[41]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[42]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[43]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[44]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[45]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[46]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[47]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[48]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[49]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[50]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[51]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[52]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[53]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[54]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[55]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[56]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[57]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[58]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[59]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[60]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[61]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[62]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[63]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[64]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[65]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[66]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[67]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[68]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[69]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[70]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[71]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[72]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[73]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[74]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[75]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[76]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[77]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[78]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[79]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[80]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[81]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[82]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[83]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[84]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[85]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[86]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[87]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[88]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[89]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[90]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[91]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[92]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[93]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[94]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[95]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[96]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[97]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[98]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[99]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[100]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[101]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[102]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[103]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[104]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[105]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[106]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[107]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[108]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[109]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[110]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[111]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[112]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[113]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[114]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[115]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[116]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[117]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[118]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[119]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[120]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[121]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[122]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[123]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[124]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[125]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[126]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "plain_text[127]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 2
    Warning (15610): No output dependent on input pin "key_text[0]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[1]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[2]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[3]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[4]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[5]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[6]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[7]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[8]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[9]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[10]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[11]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[12]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[13]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[14]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[15]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[16]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[17]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[18]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[19]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[20]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[21]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[22]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[23]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[24]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[25]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[26]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[27]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[28]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[29]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[30]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[31]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[32]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[33]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[34]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[35]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[36]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[37]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[38]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[39]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[40]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[41]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[42]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[43]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[44]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[45]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[46]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[47]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[48]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[49]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[50]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[51]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[52]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[53]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[54]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[55]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[56]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[57]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[58]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[59]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[60]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[61]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[62]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[63]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[64]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[65]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[66]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[67]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[68]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[69]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[70]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[71]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[72]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[73]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[74]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[75]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[76]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[77]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[78]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[79]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[80]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[81]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[82]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[83]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[84]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[85]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[86]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[87]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[88]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[89]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[90]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[91]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[92]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[93]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[94]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[95]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[96]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[97]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[98]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[99]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[100]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[101]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[102]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[103]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[104]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[105]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[106]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[107]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[108]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[109]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[110]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[111]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[112]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[113]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[114]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[115]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[116]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[117]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[118]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[119]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[120]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[121]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[122]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[123]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[124]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[125]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[126]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
    Warning (15610): No output dependent on input pin "key_text[127]" File: /home/muslim/HDD/AES_over_UART/AES_in_UART/encipher.v Line: 3
Info (21057): Implemented 384 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 256 input pins
    Info (21059): Implemented 128 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 679 warnings
    Info: Peak virtual memory: 510 megabytes
    Info: Processing ended: Fri Apr 19 22:36:40 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


