Version 4
SHEET 1 1360 680
WIRE 240 80 96 80
WIRE 288 80 240 80
WIRE 96 112 96 80
WIRE 240 128 240 80
WIRE -32 192 -64 192
WIRE 48 192 -32 192
WIRE -32 208 -32 192
WIRE -32 304 -32 288
WIRE 96 304 96 208
WIRE 96 304 -32 304
WIRE 240 304 240 192
WIRE 240 304 96 304
WIRE 96 320 96 304
FLAG -64 192 Vgs
IOPIN -64 192 In
FLAG 96 320 0
FLAG 288 80 Vds
IOPIN 288 80 Out
SYMBOL nmos 48 112 R0
SYMATTR InstName M1
SYMATTR Value nch_tt
SYMATTR Value2 W=240n,L=180n
SYMBOL voltage -32 192 R0
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value {X}
SYMBOL cap 224 128 R0
SYMATTR InstName C1
SYMATTR Value 1p
SYMATTR SpiceLine IC=1.8
TEXT -240 40 Left 2 !.include TSMC180.lib\n.step param X 0.6 1.8 0.01\n.tran 100u
TEXT 72 24 Left 2 !.ic V(vds)=1.8
TEXT -288 376 Left 2 !.meas TRAN Req AVG (V(vds)/Id(M1)) TRIG time=0 TARG V(vds)=0.9
TEXT 32 352 Left 2 ;W=240n,L=180n
