tst r0, r1 
mvnne r0, r2 
mvneq r0, r2 
asr r0, r0, #31 
lsr r1, r0, #31 
