// Seed: 2380430156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  localparam id_5 = 1;
  wire id_6;
  tri0 id_7;
  assign id_6 = id_6;
  logic id_8;
  assign id_7 = 1;
  logic id_9 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd37,
    parameter id_1 = 32'd63
) (
    input uwire _id_0,
    input tri   _id_1
);
  uwire ["" : -1 'b0] id_3;
  assign id_3.id_0 = id_1;
  logic [id_0 : -1 'b0 &  -1] id_4[-1 : -1];
  wire ["" : ~  id_1] id_5;
  wire id_6[id_1 : 1];
  wire [id_0 : 1] id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_9
  );
endmodule
