// Seed: 3466383762
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input tri id_2,
    output wire id_3,
    input tri1 id_4,
    input uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    input uwire id_9,
    output uwire id_10,
    output wire id_11,
    output wand id_12,
    input tri id_13,
    output uwire id_14,
    output tri1 id_15,
    input supply0 id_16,
    input wire id_17,
    input wor id_18
    , id_22,
    output tri0 id_19,
    output wand id_20
);
  assign id_0 = id_5;
  supply0 id_23 = id_1;
  assign id_10 = ~1;
  assign id_10 = 1;
  assign id_14 = id_8;
  wire  id_24;
  uwire id_25 = (1), id_26;
  assign id_10 = 1'b0;
  assign id_19 = id_13;
  wire id_27 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    output wire id_3,
    output supply1 id_4,
    output wor id_5
);
  wire id_7;
  wire id_8;
  module_0(
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_5,
      id_2,
      id_0,
      id_0,
      id_3,
      id_5,
      id_5,
      id_0,
      id_3,
      id_5,
      id_0,
      id_2,
      id_2,
      id_3,
      id_4
  );
  assign id_1 = 1'b0 ^ 1 * 1;
  supply1 id_9, id_10, id_11, id_12;
  assign id_9 = 1'h0;
  wire id_13, id_14;
  wire id_15;
  assign id_4 = 1;
endmodule
