-- generated by newgenasym Tue Jul 19 14:10:01 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74hct00pw is
    port (    
	\1a\:      INOUT  STD_LOGIC;    
	\1b\:      INOUT  STD_LOGIC;    
	\1y\:      INOUT  STD_LOGIC;    
	\2a\:      INOUT  STD_LOGIC;    
	\2b\:      INOUT  STD_LOGIC;    
	\2y\:      INOUT  STD_LOGIC;    
	\3a\:      INOUT  STD_LOGIC;    
	\3b\:      INOUT  STD_LOGIC;    
	\3y\:      INOUT  STD_LOGIC;    
	\4a\:      INOUT  STD_LOGIC;    
	\4b\:      INOUT  STD_LOGIC;    
	\4y\:      INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC);
end sn74hct00pw;
