
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.51

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sync_rst (input port clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     8    0.09    0.00    0.00    0.20 ^ sync_rst (in)
                                         sync_rst (net)
                  0.00    0.00    0.20 ^ _45_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.03    0.03    0.23 v _45_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _02_ (net)
                  0.03    0.00    0.23 v counter_reg[2]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[2]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.08    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[4]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.06    0.16    0.44    0.44 v counter_reg[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         count[0] (net)
                  0.16    0.00    0.44 v _67_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.03    0.18    0.30    0.75 v _67_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _32_ (net)
                  0.18    0.00    0.75 v _51_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.24    0.98 v _51_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _20_ (net)
                  0.09    0.00    0.98 v _52_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.06    0.25    1.24 ^ _52_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _21_ (net)
                  0.06    0.00    1.24 ^ _53_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.13    1.36 ^ _53_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _04_ (net)
                  0.05    0.00    1.36 ^ counter_reg[4]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.36   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[4]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  8.51   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[4]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     6    0.06    0.16    0.44    0.44 v counter_reg[0]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         count[0] (net)
                  0.16    0.00    0.44 v _67_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.03    0.18    0.30    0.75 v _67_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _32_ (net)
                  0.18    0.00    0.75 v _51_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.24    0.98 v _51_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _20_ (net)
                  0.09    0.00    0.98 v _52_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.06    0.25    1.24 ^ _52_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _21_ (net)
                  0.06    0.00    1.24 ^ _53_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.13    1.36 ^ _53_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _04_ (net)
                  0.05    0.00    1.36 ^ counter_reg[4]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.36   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[4]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  8.51   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.82e-04   2.99e-05   4.75e-09   7.12e-04  86.2%
Combinational          9.33e-05   2.11e-05   7.24e-09   1.14e-04  13.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.75e-04   5.10e-05   1.20e-08   8.26e-04 100.0%
                          93.8%       6.2%       0.0%
