lbl_8040FFC4:
/* 8040FFC4  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8040FFC8  7C 08 02 A6 */	mflr r0
/* 8040FFCC  3C 80 80 64 */	lis r4, lit_612@ha /* 0x80643810@ha */
/* 8040FFD0  90 01 00 34 */	stw r0, 0x34(r1)
/* 8040FFD4  38 A4 38 10 */	addi r5, r4, lit_612@l /* 0x80643810@l */
/* 8040FFD8  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 8040FFDC  7C 7F 1B 78 */	mr r31, r3
/* 8040FFE0  93 C1 00 28 */	stw r30, 0x28(r1)
/* 8040FFE4  80 85 00 00 */	lwz r4, 0(r5)
/* 8040FFE8  80 65 00 04 */	lwz r3, 4(r5)
/* 8040FFEC  80 05 00 08 */	lwz r0, 8(r5)
/* 8040FFF0  90 81 00 08 */	stw r4, 8(r1)
/* 8040FFF4  90 61 00 0C */	stw r3, 0xc(r1)
/* 8040FFF8  90 01 00 10 */	stw r0, 0x10(r1)
/* 8040FFFC  80 7F 01 A0 */	lwz r3, 0x1a0(r31)
/* 80410000  38 03 00 01 */	addi r0, r3, 1
/* 80410004  90 1F 01 A0 */	stw r0, 0x1a0(r31)
/* 80410008  80 7F 01 A0 */	lwz r3, 0x1a0(r31)
/* 8041000C  80 1F 01 A4 */	lwz r0, 0x1a4(r31)
/* 80410010  7C 03 00 00 */	cmpw r3, r0
/* 80410014  40 81 00 6C */	ble lbl_80410080
/* 80410018  4B C4 CC DD */	bl fqrand
/* 8041001C  3C 60 80 64 */	lis r3, lit_623@ha /* 0x8064381C@ha */
/* 80410020  C0 03 38 1C */	lfs f0, lit_623@l(r3)  /* 0x8064381C@l */
/* 80410024  EC 00 00 72 */	fmuls f0, f0, f1
/* 80410028  FC 00 00 1E */	fctiwz f0, f0
/* 8041002C  D8 01 00 18 */	stfd f0, 0x18(r1)
/* 80410030  83 C1 00 1C */	lwz r30, 0x1c(r1)
/* 80410034  4B C4 CC C1 */	bl fqrand
/* 80410038  3C 60 80 64 */	lis r3, lit_523@ha /* 0x806437E0@ha */
/* 8041003C  38 00 00 00 */	li r0, 0
/* 80410040  C0 03 37 E0 */	lfs f0, lit_523@l(r3)  /* 0x806437E0@l */
/* 80410044  3C 80 80 66 */	lis r4, wind_change_frame_table@ha /* 0x8065FA24@ha */
/* 80410048  90 1F 01 A0 */	stw r0, 0x1a0(r31)
/* 8041004C  3C 60 80 66 */	lis r3, wind_table@ha /* 0x8065FA14@ha */
/* 80410050  EC 00 00 72 */	fmuls f0, f0, f1
/* 80410054  38 84 FA 24 */	addi r4, r4, wind_change_frame_table@l /* 0x8065FA24@l */
/* 80410058  57 C0 10 3A */	slwi r0, r30, 2
/* 8041005C  38 63 FA 14 */	addi r3, r3, wind_table@l /* 0x8065FA14@l */
/* 80410060  FC 00 00 1E */	fctiwz f0, f0
/* 80410064  D8 01 00 20 */	stfd f0, 0x20(r1)
/* 80410068  80 A1 00 24 */	lwz r5, 0x24(r1)
/* 8041006C  54 A5 10 3A */	slwi r5, r5, 2
/* 80410070  7C 84 28 2E */	lwzx r4, r4, r5
/* 80410074  90 9F 01 A4 */	stw r4, 0x1a4(r31)
/* 80410078  7C 03 00 2E */	lwzx r0, r3, r0
/* 8041007C  90 1F 01 A8 */	stw r0, 0x1a8(r31)
lbl_80410080:
/* 80410080  A8 1F 01 74 */	lha r0, 0x174(r31)
/* 80410084  2C 00 00 05 */	cmpwi r0, 5
/* 80410088  41 82 00 74 */	beq lbl_804100FC
/* 8041008C  2C 00 00 04 */	cmpwi r0, 4
/* 80410090  41 82 00 6C */	beq lbl_804100FC
/* 80410094  2C 00 00 06 */	cmpwi r0, 6
/* 80410098  41 82 00 64 */	beq lbl_804100FC
/* 8041009C  80 1F 01 A8 */	lwz r0, 0x1a8(r31)
/* 804100A0  28 00 00 00 */	cmplwi r0, 0
/* 804100A4  41 82 00 58 */	beq lbl_804100FC
/* 804100A8  3C 60 80 64 */	lis r3, lit_462@ha /* 0x806437A0@ha */
/* 804100AC  C0 1F 01 8C */	lfs f0, 0x18c(r31)
/* 804100B0  38 83 37 A0 */	addi r4, r3, lit_462@l /* 0x806437A0@l */
/* 804100B4  38 61 00 08 */	addi r3, r1, 8
/* 804100B8  C0 24 00 00 */	lfs f1, 0(r4)
/* 804100BC  EC 21 00 32 */	fmuls f1, f1, f0
/* 804100C0  4B FF BD 8D */	bl sMath_RotateX
/* 804100C4  3C 60 80 64 */	lis r3, lit_462@ha /* 0x806437A0@ha */
/* 804100C8  C0 1F 01 90 */	lfs f0, 0x190(r31)
/* 804100CC  38 83 37 A0 */	addi r4, r3, lit_462@l /* 0x806437A0@l */
/* 804100D0  38 61 00 08 */	addi r3, r1, 8
/* 804100D4  C0 24 00 00 */	lfs f1, 0(r4)
/* 804100D8  EC 21 00 32 */	fmuls f1, f1, f0
/* 804100DC  4B FF BE 0D */	bl sMath_RotateZ
/* 804100E0  3C 60 80 64 */	lis r3, lit_462@ha /* 0x806437A0@ha */
/* 804100E4  C0 1F 01 88 */	lfs f0, 0x188(r31)
/* 804100E8  38 83 37 A0 */	addi r4, r3, lit_462@l /* 0x806437A0@l */
/* 804100EC  38 61 00 08 */	addi r3, r1, 8
/* 804100F0  C0 24 00 00 */	lfs f1, 0(r4)
/* 804100F4  EC 21 00 32 */	fmuls f1, f1, f0
/* 804100F8  4B FF BC B5 */	bl sMath_RotateY
lbl_804100FC:
/* 804100FC  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80410100  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 80410104  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 80410108  7C 08 03 A6 */	mtlr r0
/* 8041010C  38 21 00 30 */	addi r1, r1, 0x30
/* 80410110  4E 80 00 20 */	blr 
