// Seed: 2524292421
module module_0;
  always id_1[1'h0] = this;
  wire id_2;
  module_2(
      id_2
  );
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input wor id_2,
    output supply1 id_3,
    output supply0 id_4
);
  reg id_6, id_7;
  always id_1 <= 1;
  assign id_7 = id_6;
  task id_8;
    id_7 <= id_7;
  endtask
  wire id_9;
  module_0();
  wire id_10 = id_8;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2 = id_1;
endmodule
