###############################################################################
#
# IAR ANSI C/C++ Compiler V8.20.2.14835/W32 for ARM       08/Mar/2018  21:10:47
# Copyright 1999-2017 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  D:\workspace\LPLD_OSKinetis_V3\lib\LPLD\HW\HW_MCG.c
#    Command line =  
#        -f C:\Users\JoyC\AppData\Local\Temp\EW2DD9.tmp
#        (D:\workspace\LPLD_OSKinetis_V3\lib\LPLD\HW\HW_MCG.c -D LPLD_K60 -D
#        USE_K60DZ10 -lCN
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\RAM\List -lB
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\RAM\List -o
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\RAM\Obj --no_cse
#        --no_unroll --no_inline --no_code_motion --no_tbaa --no_clustering
#        --no_scheduling --debug --endian=little --cpu=Cortex-M4 -e --fpu=None
#        --dlib_config "D:\Program Files\IAR Systems\Embedded Workbench
#        8.0\arm\INC\c\DLib_Config_Normal.h" -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\app\ -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\CPU\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\common\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\LPLD\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\LPLD\HW\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\LPLD\DEV\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\LPLD\FUNC\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\uCOS-II\Ports\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\uCOS-II\Source\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\FatFs\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\FatFs\option\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\USB\common\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\USB\driver\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\USB\descriptor\
#        -I
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\..\..\..\lib\USB\class\
#        -Ol -I "D:\Program Files\IAR Systems\Embedded Workbench
#        8.0\arm\CMSIS\Include\" -D ARM_MATH_CM4)
#    Locale       =  C
#    List file    =  
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\RAM\List\HW_MCG.lst
#    Object file  =  
#        D:\workspace\LPLD_OSKinetis_V3\project\Overload\iar\RAM\Obj\HW_MCG.o
#
###############################################################################

D:\workspace\LPLD_OSKinetis_V3\lib\LPLD\HW\HW_MCG.c
      1          /**
      2           * @file HW_MCG.c
      3           * @version 3.0[By LPLD]
      4           * @date 2013-06-18
      5           * @brief MCG底层模块相关函数
      6           *
      7           * 更改建议:不建议修改
      8           *
      9           * 版权所有:北京拉普兰德电子技术有限公司
     10           * http://www.lpld.cn
     11           * mail:support@lpld.cn
     12           *
     13           * @par
     14           * 本代码由拉普兰德[LPLD]开发并维护，并向所有使用者开放源代码。
     15           * 开发者可以随意修使用或改源代码。但本段及以上注释应予以保留。
     16           * 不得更改或删除原版权所有者姓名，二次开发者可以加注二次版权所有者。
     17           * 但应在遵守此协议的基础上，开放源代码、不得出售代码本身。
     18           * 拉普兰德不负责由于使用本代码所带来的任何事故、法律责任或相关不良影响。
     19           * 拉普兰德无义务解释、说明本代码的具体原理、功能、实现方法。
     20           * 除非拉普兰德[LPLD]授权，开发者不得将本代码用于商业产品。
     21           */
     22          #include "common.h"
     23          #include "HW_MCG.h"
     24          
     25          

   \                                 In section .data, align 4
     26          uint32 g_core_clock = -1ul;
   \                     g_core_clock:
   \   00000000   0xFFFFFFFF         DC32 4294967295

   \                                 In section .data, align 4
     27          uint32 g_bus_clock = -1ul;
   \                     g_bus_clock:
   \   00000000   0xFFFFFFFF         DC32 4294967295

   \                                 In section .data, align 4
     28          uint32 g_flash_clock = -1ul;
   \                     g_flash_clock:
   \   00000000   0xFFFFFFFF         DC32 4294967295

   \                                 In section .data, align 4
     29          uint32 g_flexbus_clock = -1ul;
   \                     g_flexbus_clock:
   \   00000000   0xFFFFFFFF         DC32 4294967295
     30          
     31          /*
     32           * LPLD_PLL_Setup
     33           * @@@@@@@@@@@@@@
     34           * 
     35           * @@:
     36           *    core_clk_mhz--@@@@@@@@
     37           *      |__PLLx--@@HAL_MCG.h@@PLL_option@@
     38           *
     39           * @@:
     40           *    @@@@@@@MHz
     41           */

   \                                 In section .text, align 4, keep-with-next
     42          uint8 LPLD_PLL_Setup(PllOptionEnum_Type core_clk_mhz)
     43          {
   \                     LPLD_PLL_Setup: (+1)
   \   00000000   0xB5F8             PUSH     {R3-R7,LR}
     44            uint8 pll_freq;
     45            uint8 prdiv, vdiv;
     46            uint8 core_div, bus_div, flexbus_div, flash_div;
     47          #if defined(CPU_MK60DZ10) || defined(CPU_MK60D10)
     48          /*
     49           *************************************************
     50            @LPLD@@@MCG@@@@
     51            prdiv(PLL@@@@): 0~31(1~32)
     52            vdiv(PLL@@@@): 0~31(24~55)
     53            PLL@@@@@@: 2MHz~4MHz
     54            PLL@@@@ = @@@@@@(CANNED_OSC_CLK_HZ)/prdiv
     55            CoreClk = PLL@@@@ x PLL@@@@ /OUTDIV1
     56           *************************************************
     57           */
     58           
     59            // @@MK60DZ10@@@core_clk_mhz@@@@@@100@@@@@@@@200
     60            core_clk_mhz = (PllOptionEnum_Type)(core_clk_mhz>200u?200u:core_clk_mhz);
   \   00000002   0x0001             MOVS     R1,R0
   \   00000004   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000006   0x29C9             CMP      R1,#+201
   \   00000008   0xD301             BCC.N    ??LPLD_PLL_Setup_1
   \   0000000A   0x20C8             MOVS     R0,#+200
   \   0000000C   0xE7FF             B.N      ??LPLD_PLL_Setup_2
     61            
     62            // @@@@@@@@@@@@@@@
     63            switch(core_clk_mhz)
   \                     ??LPLD_PLL_Setup_1: (+1)
   \                     ??LPLD_PLL_Setup_2: (+1)
   \   0000000E   0x0001             MOVS     R1,R0
   \   00000010   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000012   0x2930             CMP      R1,#+48
   \   00000014   0xD00E             BEQ.N    ??LPLD_PLL_Setup_3
   \   00000016   0x2932             CMP      R1,#+50
   \   00000018   0xD01C             BEQ.N    ??LPLD_PLL_Setup_4
   \   0000001A   0x2960             CMP      R1,#+96
   \   0000001C   0xD01D             BEQ.N    ??LPLD_PLL_Setup_5
   \   0000001E   0x2964             CMP      R1,#+100
   \   00000020   0xD01E             BEQ.N    ??LPLD_PLL_Setup_6
   \   00000022   0x2978             CMP      R1,#+120
   \   00000024   0xD01F             BEQ.N    ??LPLD_PLL_Setup_7
   \   00000026   0x2996             CMP      R1,#+150
   \   00000028   0xD020             BEQ.N    ??LPLD_PLL_Setup_8
   \   0000002A   0x29B4             CMP      R1,#+180
   \   0000002C   0xD021             BEQ.N    ??LPLD_PLL_Setup_9
   \   0000002E   0x29C8             CMP      R1,#+200
   \   00000030   0xD022             BEQ.N    ??LPLD_PLL_Setup_10
   \   00000032   0xE024             B.N      ??LPLD_PLL_Setup_11
     64            {
     65            case PLL_48:
     66          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
     67              prdiv = 24u; //50Mhz/ 25 = 2Mhz
   \                     ??LPLD_PLL_Setup_3: (+1)
   \   00000034   0x2718             MOVS     R7,#+24
     68          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
     69              prdiv = 3u;  //8Mhz/ 4 = 2Mhz
     70          #endif
     71              vdiv = 0u;  // 2Mhz * 24 = 48Mhz
   \   00000036   0x2500             MOVS     R5,#+0
     72              break;
     73            case PLL_50:
     74          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
     75              prdiv = 24u; //50Mhz/ 25 = 2Mhz
     76          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
     77              prdiv = 3u; //8Mhz/ 4 = 2Mhz
     78          #endif
     79              vdiv = 1u; // 2Mhz * 25 = 50Mhz
     80              break;
     81            case PLL_96:
     82          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
     83              prdiv = 24u; //50Mhz/ 25 = 2Mhz
     84          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
     85              prdiv = 3u; //8Mhz/ 4 = 2Mhz
     86          #endif
     87              vdiv = 24u; //2Mhz * 48 = 96Mhz
     88              break;
     89            case PLL_100:
     90          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
     91              prdiv = 24u; //50Mhz/ 25 = 2Mhz
     92          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
     93              prdiv = 3u; //8Mhz/ 4 = 2Mhz
     94          #endif
     95              vdiv = 26u; //2Mhz * 50 = 100Mhz
     96              break;
     97            case PLL_120:
     98          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
     99              prdiv = 19u; //50Mhz/ 20 = 2.5Mhz
    100              vdiv = 24u;  //2.5Mhz * 48 = 120Mhz
    101          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    102              prdiv = 1u; //8Mhz/ 2 = 4Mhz
    103              vdiv  = 6u; //4Mhz * 30 = 120Mhz
    104          #endif
    105              break;
    106            case PLL_150:
    107          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    108              prdiv = 15u; //50Mhz/ 16 = 3.3Mhz
    109              vdiv = 24u;  //3.3Mhz * 48 = 156.4Mhz
    110          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    111              prdiv = 1u; //8Mhz/ 2 = 4Mhz
    112              vdiv  = 13u; //4Mhz * 37 = 148Mhz
    113          #endif
    114              break;
    115            case PLL_180:
    116          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    117              prdiv = 14u; //50Mhz/ 15 = 3.3Mhz
    118              vdiv = 30u;  //3.3Mhz * 54 = 178.2Mhz
    119          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    120              prdiv = 1u;  //8Mhz/ 2 = 4Mhz
    121              vdiv = 21u;  //4Mhz * 45 = 180Mhz
    122          #endif
    123              break;
    124            case PLL_200:
    125          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    126              prdiv = 12u; 
    127              vdiv = 28u;
    128          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    129              prdiv = 1u;  //8Mhz/ 2 = 4Mhz
    130              vdiv = 26u;  //4Mhz * 50 = 200Mhz
    131          #endif
    132              break;
    133            default:
    134              return LPLD_PLL_Setup(PLL_96);
    135            }
    136          #elif defined(CPU_MK60F12) || defined(CPU_MK60F15)
    137           /*
    138           *************************************************
    139            @LPLD@@@MCG@@@@
    140            prdiv(PLL@@@@): 0~7(1~8)
    141            vdiv(PLL@@@@): 0~31(16~47)
    142            PLL@@@@@@: 8MHz~16MHz
    143            PLL@@@@ = @@@@@@(CANNED_OSC_CLK_HZ)/prdiv
    144            PLL@@@@@@: 90MHz~180MHz
    145            PLL@@@@ = PLL@@@@ x vdiv@PLL@@@@@/2
    146            CoreClk = PLL@@@@ /OUTDIV1
    147           *************************************************
    148          */
    149            
    150            // @@MK60F12@@@core_clk_mhz@@@@@@120@@@@@@@@200
    151            // @@MK60F15@@@core_clk_mhz@@@@@@150@@@@@@@@200
    152            core_clk_mhz = (PllOptionEnum_Type)(core_clk_mhz>200u?200u:core_clk_mhz);
    153            // @@@@@@@@@@@@@@@
    154            switch(core_clk_mhz)
    155            {
    156            case PLL_100:
    157          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    158              prdiv = 4u; //50Mhz / 5 = 10Mhz
    159              vdiv = 4u;  //10Mhz * 20 /2 = 100Mhz
    160          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    161              prdiv = 0u; //8Mhz / 1 = 8Mhz
    162              vdiv = 9u;  //8Mhz * 25 /2 = 100Mhz
    163          #endif
    164              break;
    165            case PLL_120:
    166          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    167              prdiv = 4u; //50Mhz / 5 = 10Mhz
    168              vdiv = 8u;  //10Mhz * 24 /2 = 120Mhz
    169          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    170              prdiv = 0u; //8Mhz / 1 = 8Mhz
    171              vdiv = 14u; //8Mhz * 30 /2 = 120Mhz
    172          #endif
    173              break;
    174            case PLL_150:
    175          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    176              prdiv = 4u; //50Mhz / 5 = 10Mhz
    177              vdiv = 14u; //10Mhz * 30 /2 = 150Mhz
    178          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    179              prdiv = 0u; //8Mhz / 1 = 8Mhz
    180              vdiv = 22u; //8Mhz * 38 /2 = 152Mhz
    181          #endif
    182              break;
    183            case PLL_180:
    184          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    185              prdiv = 4u; //50Mhz / 5 = 10Mhz
    186              vdiv = 20u; //10Mhz * 36 /2 = 180Mhz
    187          #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    188              prdiv = 0u; //8Mhz / 1 = 8Mhz
    189              vdiv = 29u; //8Mhz * 45 /2 = 180Mhz    
    190          #endif
    191              break;
    192            case PLL_200:
    193          #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    194              prdiv = 3u;  //50Mhz / 4 = 12.5Mhz
    195              vdiv = 16u;  //12.5Mhz * 32 / 2 = 200
    196          #endif
    197              break;
    198            default:
    199              return LPLD_PLL_Setup(PLL_120);
    200            } 
    201          #endif
    202            
    203            pll_freq = core_clk_mhz * 1;
   \                     ??LPLD_PLL_Setup_12: (+1)
   \   00000038   0x0006             MOVS     R6,R0
    204            core_div = 0;
   \   0000003A   0x2400             MOVS     R4,#+0
    205            if((bus_div = (uint8)(core_clk_mhz/BUS_CLK_MHZ - 1u)) == (uint8)-1)
   \   0000003C   0x0001             MOVS     R1,R0
   \   0000003E   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000040   0x225A             MOVS     R2,#+90
   \   00000042   0xFBB1 0xF1F2      UDIV     R1,R1,R2
   \   00000046   0x1E49             SUBS     R1,R1,#+1
   \   00000048   0x000A             MOVS     R2,R1
   \   0000004A   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000004C   0x2AFF             CMP      R2,#+255
   \   0000004E   0xD11A             BNE.N    ??LPLD_PLL_Setup_13
    206            {
    207              bus_div = 0;
   \   00000050   0x2100             MOVS     R1,#+0
   \   00000052   0xE022             B.N      ??LPLD_PLL_Setup_14
    208            }
   \                     ??LPLD_PLL_Setup_4: (+1)
   \   00000054   0x2718             MOVS     R7,#+24
   \   00000056   0x2501             MOVS     R5,#+1
   \   00000058   0xE7EE             B.N      ??LPLD_PLL_Setup_12
   \                     ??LPLD_PLL_Setup_5: (+1)
   \   0000005A   0x2718             MOVS     R7,#+24
   \   0000005C   0x2518             MOVS     R5,#+24
   \   0000005E   0xE7EB             B.N      ??LPLD_PLL_Setup_12
   \                     ??LPLD_PLL_Setup_6: (+1)
   \   00000060   0x2718             MOVS     R7,#+24
   \   00000062   0x251A             MOVS     R5,#+26
   \   00000064   0xE7E8             B.N      ??LPLD_PLL_Setup_12
   \                     ??LPLD_PLL_Setup_7: (+1)
   \   00000066   0x2713             MOVS     R7,#+19
   \   00000068   0x2518             MOVS     R5,#+24
   \   0000006A   0xE7E5             B.N      ??LPLD_PLL_Setup_12
   \                     ??LPLD_PLL_Setup_8: (+1)
   \   0000006C   0x270F             MOVS     R7,#+15
   \   0000006E   0x2518             MOVS     R5,#+24
   \   00000070   0xE7E2             B.N      ??LPLD_PLL_Setup_12
   \                     ??LPLD_PLL_Setup_9: (+1)
   \   00000072   0x270E             MOVS     R7,#+14
   \   00000074   0x251E             MOVS     R5,#+30
   \   00000076   0xE7DF             B.N      ??LPLD_PLL_Setup_12
   \                     ??LPLD_PLL_Setup_10: (+1)
   \   00000078   0x270C             MOVS     R7,#+12
   \   0000007A   0x251C             MOVS     R5,#+28
   \   0000007C   0xE7DC             B.N      ??LPLD_PLL_Setup_12
   \                     ??LPLD_PLL_Setup_11: (+1)
   \   0000007E   0x2060             MOVS     R0,#+96
   \   00000080   0xF7FF 0xFFBE      BL       LPLD_PLL_Setup
   \   00000084   0xE08B             B.N      ??LPLD_PLL_Setup_15
    209            else if(core_clk_mhz/(bus_div+1) > BUS_CLK_MHZ)
   \                     ??LPLD_PLL_Setup_13: (+1)
   \   00000086   0x0002             MOVS     R2,R0
   \   00000088   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000008A   0x000B             MOVS     R3,R1
   \   0000008C   0xB2DB             UXTB     R3,R3            ;; ZeroExt  R3,R3,#+24,#+24
   \   0000008E   0x1C5B             ADDS     R3,R3,#+1
   \   00000090   0xFB92 0xF2F3      SDIV     R2,R2,R3
   \   00000094   0x2A5B             CMP      R2,#+91
   \   00000096   0xD300             BCC.N    ??LPLD_PLL_Setup_14
    210            {
    211              bus_div += 1;
   \   00000098   0x1C49             ADDS     R1,R1,#+1
    212            }
    213            if((flexbus_div = (core_clk_mhz/FLEXBUS_CLK_MHZ - 1u)) == (uint8)-1)
   \                     ??LPLD_PLL_Setup_14: (+1)
   \   0000009A   0x0002             MOVS     R2,R0
   \   0000009C   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000009E   0x2332             MOVS     R3,#+50
   \   000000A0   0xFBB2 0xF2F3      UDIV     R2,R2,R3
   \   000000A4   0x1E52             SUBS     R2,R2,#+1
   \   000000A6   0x0013             MOVS     R3,R2
   \   000000A8   0xB2DB             UXTB     R3,R3            ;; ZeroExt  R3,R3,#+24,#+24
   \   000000AA   0x2BFF             CMP      R3,#+255
   \   000000AC   0xD101             BNE.N    ??LPLD_PLL_Setup_16
    214            {
    215              flexbus_div = 0;
   \   000000AE   0x2200             MOVS     R2,#+0
   \   000000B0   0xE00B             B.N      ??LPLD_PLL_Setup_17
    216            }
    217            else if(core_clk_mhz/(flexbus_div+1) > FLEXBUS_CLK_MHZ)
   \                     ??LPLD_PLL_Setup_16: (+1)
   \   000000B2   0x0003             MOVS     R3,R0
   \   000000B4   0xB2DB             UXTB     R3,R3            ;; ZeroExt  R3,R3,#+24,#+24
   \   000000B6   0x4694             MOV      R12,R2
   \   000000B8   0xFA5F 0xFC8C      UXTB     R12,R12          ;; ZeroExt  R12,R12,#+24,#+24
   \   000000BC   0xF11C 0x0C01      ADDS     R12,R12,#+1
   \   000000C0   0xFB93 0xF3FC      SDIV     R3,R3,R12
   \   000000C4   0x2B33             CMP      R3,#+51
   \   000000C6   0xD300             BCC.N    ??LPLD_PLL_Setup_17
    218            {
    219              flexbus_div += 1;
   \   000000C8   0x1C52             ADDS     R2,R2,#+1
    220            }
    221            if((flash_div = (core_clk_mhz/FLASH_CLK_MHZ - 1u)) == (uint8)-1)
   \                     ??LPLD_PLL_Setup_17: (+1)
   \   000000CA   0x0003             MOVS     R3,R0
   \   000000CC   0xB2DB             UXTB     R3,R3            ;; ZeroExt  R3,R3,#+24,#+24
   \   000000CE   0xF05F 0x0C19      MOVS     R12,#+25
   \   000000D2   0xFBB3 0xF3FC      UDIV     R3,R3,R12
   \   000000D6   0x1E5B             SUBS     R3,R3,#+1
   \   000000D8   0x469C             MOV      R12,R3
   \   000000DA   0xFA5F 0xFC8C      UXTB     R12,R12          ;; ZeroExt  R12,R12,#+24,#+24
   \   000000DE   0xF1BC 0x0FFF      CMP      R12,#+255
   \   000000E2   0xD101             BNE.N    ??LPLD_PLL_Setup_18
    222            {
    223              flash_div = 0;
   \   000000E4   0x2300             MOVS     R3,#+0
   \   000000E6   0xE00A             B.N      ??LPLD_PLL_Setup_19
    224            }
    225            else if(core_clk_mhz/(flash_div+1) > FLASH_CLK_MHZ)
   \                     ??LPLD_PLL_Setup_18: (+1)
   \   000000E8   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   000000EA   0x469C             MOV      R12,R3
   \   000000EC   0xFA5F 0xFC8C      UXTB     R12,R12          ;; ZeroExt  R12,R12,#+24,#+24
   \   000000F0   0xF11C 0x0C01      ADDS     R12,R12,#+1
   \   000000F4   0xFB90 0xF0FC      SDIV     R0,R0,R12
   \   000000F8   0x281A             CMP      R0,#+26
   \   000000FA   0xD300             BCC.N    ??LPLD_PLL_Setup_19
    226            {
    227              flash_div += 1;
   \   000000FC   0x1C5B             ADDS     R3,R3,#+1
    228            }
    229           
    230          #if defined(CPU_MK60DZ10)
    231            
    232            #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    233            // @@@@@@@ MCG @@@@@ FEI @@
    234            // @@@@@ FBE @@
    235            MCG->C2 = 0;
   \                     ??LPLD_PLL_Setup_19: (+1)
   \   000000FE   0x2000             MOVS     R0,#+0
   \   00000100   0xF8DF 0xC09C      LDR.W    R12,??LPLD_PLL_Setup_0  ;; 0x40064001
   \   00000104   0xF88C 0x0000      STRB     R0,[R12, #+0]
    236            // @@@@@@@@@,@@@@@@@@ oscillator @ GPIO 
    237            SIM->SCGC4 |= SIM_SCGC4_LLWU_MASK;
   \   00000108   0x4826             LDR.N    R0,??LPLD_PLL_Setup_0+0x4  ;; 0x40048034
   \   0000010A   0x6800             LDR      R0,[R0, #+0]
   \   0000010C   0xF050 0x5080      ORRS     R0,R0,#0x10000000
   \   00000110   0xF8DF 0xC090      LDR.W    R12,??LPLD_PLL_Setup_0+0x4  ;; 0x40048034
   \   00000114   0xF8CC 0x0000      STR      R0,[R12, #+0]
    238            LLWU->CS |= LLWU_CS_ACKISO_MASK;
   \   00000118   0x4823             LDR.N    R0,??LPLD_PLL_Setup_0+0x8  ;; 0x4007c008
   \   0000011A   0x7800             LDRB     R0,[R0, #+0]
   \   0000011C   0xF050 0x0080      ORRS     R0,R0,#0x80
   \   00000120   0xF8DF 0xC084      LDR.W    R12,??LPLD_PLL_Setup_0+0x8  ;; 0x4007c008
   \   00000124   0xF88C 0x0000      STRB     R0,[R12, #+0]
    239            // @@@@ oscilator @@@@@@ and @@ IREFS @@@@osc
    240            // CLKS=2, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
    241            MCG->C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);  
   \   00000128   0x2098             MOVS     R0,#+152
   \   0000012A   0xF8DF 0xC080      LDR.W    R12,??LPLD_PLL_Setup_0+0xC  ;; 0x40064000
   \   0000012E   0xF88C 0x0000      STRB     R0,[R12, #+0]
    242            while (MCG->S & MCG_S_IREFST_MASK){}; // @@@@@@@@
   \                     ??LPLD_PLL_Setup_20: (+1)
   \   00000132   0x481F             LDR.N    R0,??LPLD_PLL_Setup_0+0x10  ;; 0x40064006
   \   00000134   0x7800             LDRB     R0,[R0, #+0]
   \   00000136   0x06C0             LSLS     R0,R0,#+27
   \   00000138   0xD4FB             BMI.N    ??LPLD_PLL_Setup_20
    243            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // @@@@@@@@@@@@@@@(ext ref clk)
   \                     ??LPLD_PLL_Setup_21: (+1)
   \   0000013A   0x481D             LDR.N    R0,??LPLD_PLL_Setup_0+0x10  ;; 0x40064006
   \   0000013C   0x7800             LDRB     R0,[R0, #+0]
   \   0000013E   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000140   0xF3C0 0x0081      UBFX     R0,R0,#+2,#+2
   \   00000144   0x2802             CMP      R0,#+2
   \   00000146   0xD1F8             BNE.N    ??LPLD_PLL_Setup_21
    244            // @@FBE@@
    245            // @@ PLL @@@@@, PLLCLKEN=0, PLLSTEN=0, PRDIV=5
    246            // @@@@@@@@ PRDIV @. @@@@@@@@@@@@
    247            // @@ 2MHz @@@@@@ PLL.
    248            MCG->C5 = MCG_C5_PRDIV(prdiv); // @@ PLL @@@@@@@@@@ 
   \   00000148   0xF017 0x071F      ANDS     R7,R7,#0x1F
   \   0000014C   0x4819             LDR.N    R0,??LPLD_PLL_Setup_0+0x14  ;; 0x40064004
   \   0000014E   0x7007             STRB     R7,[R0, #+0]
    249            // @@MCG_C6@@@@@@,@@LOLIE@PLL@@@@@@@,@PLL VCO@@@
    250            MCG->C6 = 0x0;
   \   00000150   0x2000             MOVS     R0,#+0
   \   00000152   0x4F19             LDR.N    R7,??LPLD_PLL_Setup_0+0x18  ;; 0x40064005
   \   00000154   0x7038             STRB     R0,[R7, #+0]
    251            //@@@@@@@@@@
    252            LPLD_Set_SYS_DIV(core_div, bus_div, flexbus_div, flash_div);  
   \   00000156   0xB2DB             UXTB     R3,R3            ;; ZeroExt  R3,R3,#+24,#+24
   \   00000158   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000015A   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000015C   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   0000015E   0x0020             MOVS     R0,R4
   \   00000160   0x.... 0x....      BL       LPLD_Set_SYS_DIV
    253            //@@@@@@
    254            MCG->C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV(vdiv); 
   \   00000164   0xF015 0x051F      ANDS     R5,R5,#0x1F
   \   00000168   0xF055 0x0540      ORRS     R5,R5,#0x40
   \   0000016C   0x4812             LDR.N    R0,??LPLD_PLL_Setup_0+0x18  ;; 0x40064005
   \   0000016E   0x7005             STRB     R5,[R0, #+0]
    255            while (!(MCG->S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
   \                     ??LPLD_PLL_Setup_22: (+1)
   \   00000170   0x480F             LDR.N    R0,??LPLD_PLL_Setup_0+0x10  ;; 0x40064006
   \   00000172   0x7800             LDRB     R0,[R0, #+0]
   \   00000174   0x0680             LSLS     R0,R0,#+26
   \   00000176   0xD5FB             BPL.N    ??LPLD_PLL_Setup_22
    256            while (!(MCG->S & MCG_S_LOCK_MASK)){}; // Wait for LOCK bit to set
   \                     ??LPLD_PLL_Setup_23: (+1)
   \   00000178   0x480D             LDR.N    R0,??LPLD_PLL_Setup_0+0x10  ;; 0x40064006
   \   0000017A   0x7800             LDRB     R0,[R0, #+0]
   \   0000017C   0x0640             LSLS     R0,R0,#+25
   \   0000017E   0xD5FB             BPL.N    ??LPLD_PLL_Setup_23
    257            // @@@@PBE@@
    258            // @@CLKS @@PEE@@
    259            MCG->C1 &= ~MCG_C1_CLKS_MASK;
   \   00000180   0x480A             LDR.N    R0,??LPLD_PLL_Setup_0+0xC  ;; 0x40064000
   \   00000182   0x7800             LDRB     R0,[R0, #+0]
   \   00000184   0xF010 0x003F      ANDS     R0,R0,#0x3F
   \   00000188   0x4908             LDR.N    R1,??LPLD_PLL_Setup_0+0xC  ;; 0x40064000
   \   0000018A   0x7008             STRB     R0,[R1, #+0]
    260            // Wait for clock status bits to update
    261            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
   \                     ??LPLD_PLL_Setup_24: (+1)
   \   0000018C   0x4808             LDR.N    R0,??LPLD_PLL_Setup_0+0x10  ;; 0x40064006
   \   0000018E   0x7800             LDRB     R0,[R0, #+0]
   \   00000190   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000192   0xF3C0 0x0081      UBFX     R0,R0,#+2,#+2
   \   00000196   0x2803             CMP      R0,#+3
   \   00000198   0xD1F8             BNE.N    ??LPLD_PLL_Setup_24
    262            // @@@@PEE@@
    263            
    264            #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    265            // @@@@@@@ MCG @@@@@ FEI @@
    266            // @@@@@ FBE @@
    267            MCG->C2 = MCG_C2_RANGE(0x01) | MCG_C2_HGO_MASK | MCG_C2_EREFS_MASK;
    268            // @@@@@@@@@,@@@@@@@@ oscillator @ GPIO 
    269            SIM->SCGC4 |= SIM_SCGC4_LLWU_MASK;
    270            LLWU->CS |= LLWU_CS_ACKISO_MASK;
    271            MCG->C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);
    272            while (!(MCG->S & MCG_S_OSCINIT_MASK)) {}; //@@C2[EREFS]@@@
    273            while (MCG->S & MCG_S_IREFST_MASK){}; // @@@@@@@@
    274            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // @@@@@@@@@@@@@@@(ext ref clk)
    275            // @@FBE@@
    276            // @@ PLL @@@@@, PLLCLKEN=0, PLLSTEN=0, PRDIV=5
    277            // @@@@@@@@ PRDIV @. @@@@@@@@@@@@
    278            // @@ 2MHz @@@@@@ PLL.
    279            MCG->C5 = MCG_C5_PRDIV(prdiv); // @@ PLL @@@@@@@@@@ 
    280            // @@MCG_C6@@@@@@,@@LOLIE@PLL@@@@@@@,@PLL VCO@@@
    281            MCG->C6 = 0x0;
    282            //@@@@@@@@@@
    283            LPLD_Set_SYS_DIV(core_div, bus_div, flexbus_div, flash_div);  
    284            //@@@@@@
    285            MCG->C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV(vdiv); 
    286            while (!(MCG->S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    287            while (!(MCG->S & MCG_S_LOCK_MASK)){}; // Wait for LOCK bit to set
    288            // @@@@PBE@@
    289            // @@CLKS @@PEE@@
    290            MCG->C1 &= ~MCG_C1_CLKS_MASK;
    291            // Wait for clock status bits to update
    292            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    293            #endif
    294            
    295          #elif (defined(CPU_MK60D10)) 
    296            
    297            #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    298            // @@@@@@@ MCG @@@@@ FEI @@
    299            // @@@@@ FBE @@
    300            MCG->C2 = 0;
    301            // @@@@ oscilator @@@@@@ and @@ IREFS @@@@osc
    302            // CLKS=2, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
    303            MCG->C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);  
    304            while (MCG->S & MCG_S_IREFST_MASK){}; // @@@@@@@@
    305            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // @@@@@@@@@@@@@@@(ext ref clk)
    306            // @@FBE@@
    307            // @@ PLL @@@@@, PLLCLKEN=0, PLLSTEN=0, PRDIV=5
    308            // @@@@@@@@ PRDIV @. @@@@@@@@@@@@
    309            // @@ 2MHz @@@@@@ PLL.
    310            MCG->C5 = MCG_C5_PRDIV0(prdiv); // @@ PLL @@@@@@@@@@ 
    311            // @@MCG_C6@@@@@@,@@LOLIE@PLL@@@@@@@,@PLL VCO@@@
    312            MCG->C6 = 0x0;
    313            //@@@@@@@@@@
    314            LPLD_Set_SYS_DIV(core_div, bus_div, flexbus_div, flash_div);  
    315            //@@@@@@
    316            MCG->C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV0(vdiv); 
    317            while (!(MCG->S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    318            while (!(MCG->S & MCG_S_LOCK0_MASK)){}; // Wait for LOCK bit to set
    319            // @@@@PBE@@
    320            // @@CLKS @@PEE@@
    321            MCG->C1 &= ~MCG_C1_CLKS_MASK;
    322            // Wait for clock status bits to update
    323            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    324            // @@@@PEE@@
    325            
    326            #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    327            
    328            // @@@@@@@ MCG @@@@@ FEI @@
    329            // @@@@@ FBE @@
    330            MCG->C2 = MCG_C2_RANGE0(0x01) | MCG_C2_HGO0_MASK | MCG_C2_EREFS0_MASK;
    331          
    332            MCG->C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);
    333            while (!(MCG->S & MCG_S_OSCINIT0_MASK)) {}; //@@C2[EREFS]@@@
    334            while (MCG->S & MCG_S_IREFST_MASK){}; // @@@@@@@@
    335            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // @@@@@@@@@@@@@@@(ext ref clk)
    336            // @@FBE@@
    337            // @@ PLL @@@@@, PLLCLKEN=0, PLLSTEN=0, PRDIV=5
    338            // @@@@@@@@ PRDIV @. @@@@@@@@@@@@
    339            // @@ 2MHz @@@@@@ PLL.
    340            MCG->C5 = MCG_C5_PRDIV0(prdiv); // @@ PLL @@@@@@@@@@ 
    341            // @@MCG_C6@@@@@@,@@LOLIE@PLL@@@@@@@,@PLL VCO@@@
    342            MCG->C6 = 0x0;
    343            //@@@@@@@@@@
    344            LPLD_Set_SYS_DIV(core_div, bus_div, flexbus_div, flash_div);  
    345            //@@@@@@
    346            MCG->C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV0(vdiv); 
    347            while (!(MCG->S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    348            while (!(MCG->S & MCG_S_LOCK0_MASK)){}; // Wait for LOCK bit to set
    349            // @@@@PBE@@
    350            // @@CLKS @@PEE@@
    351            MCG->C1 &= ~MCG_C1_CLKS_MASK;
    352            // Wait for clock status bits to update
    353            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    354            
    355            #endif
    356            
    357          #elif defined(CPU_MK60F12) || defined(CPU_MK60F15)
    358            
    359            if (PMC->REGSC &  PMC_REGSC_ACKISO_MASK)
    360                  PMC->REGSC |= PMC_REGSC_ACKISO_MASK;
    361            /*@@@PLL@@@@@@@@@@@@@@
    362              @@@@@@@@@@@PLL@@@@*/ 
    363            SIM->CLKDIV1 = ( 0
    364                            | SIM_CLKDIV1_OUTDIV1(core_div)   //@@@@@@
    365                            | SIM_CLKDIV1_OUTDIV2(bus_div)   //@@@@@@
    366                            | SIM_CLKDIV1_OUTDIV3(flexbus_div)   //@@FlexBus@@
    367                            | SIM_CLKDIV1_OUTDIV4(flash_div) );//@@FLASH@@
    368            //@@@@@@@@@@@@@@@@@@@@@FlexBus@@@Flash@@
    369            
    370            #if OSC_CIRCUIT_TPYE == CANNED_OSC_CIRCUIT
    371            // @@@@@@@ MCG @@@@@ FEI @@
    372            // @@@@@ FBE @@
    373            MCG->C2 = MCG_C2_RANGE0(1);
    374            // @@@@ oscilator @@@@@@ and @@ IREFS @@@@osc
    375            // CLKS=2, FRDIV=5, IREFS=0, IRCLKEN=0, IREFSTEN=0
    376            MCG->C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(5);
    377            while (MCG->S & MCG_S_IREFST_MASK){}; // @@@@@@@@
    378            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // @@@@@@@@@@@@@@@(ext ref clk)
    379            // @@FBE@@
    380            // @@ PLL @@@@@, PLLCLKEN=0, PLLSTEN=0, PRDIV
    381            // @@@@@@@@ PRDIV @. @@@@@@@@@@@@
    382            // @@ 10MHz @@@@@@ PLL.
    383            MCG->C6 |= MCG_C6_CME0_MASK;
    384            MCG->C5 = MCG_C5_PRDIV0(prdiv); // @@ PLL @@@@@@@@@@
    385            MCG->C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV0(vdiv); 
    386            while (!(MCG->S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    387            while (!(MCG->S & MCG_S_LOCK0_MASK)){}; // Wait for LOCK bit to set
    388            // @@@@PBE@@
    389            // @@CLKS @@PEE@@
    390            MCG->C1 &= ~MCG_C1_CLKS_MASK;
    391            // Wait for clock status bits to update
    392            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    393            // @@@@PEE@@
    394            #elif OSC_CIRCUIT_TPYE == CRYSTAL_OSC_CIRCUIT
    395            // @@@@@@@ MCG @@@@@ FEI @@
    396            // @@@@@ FBE @@
    397            MCG->C2 = MCG_C2_RANGE0(1) | MCG_C2_HGO0_MASK | MCG_C2_EREFS0_MASK;
    398            // @@@@ oscilator @@@@@@ and @@ IREFS @@@@osc
    399            // CLKS=2, FRDIV=3, IREFS=0, IRCLKEN=0, IREFSTEN=0
    400            MCG->C1 = MCG_C1_CLKS(2) | MCG_C1_FRDIV(3);
    401            while (!(MCG->S & MCG_S_OSCINIT0_MASK)) {}; //@@C2[EREFS]@@@
    402            while (MCG->S & MCG_S_IREFST_MASK){}; // @@@@@@@@
    403            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x2){}; // @@@@@@@@@@@@@@@(ext ref clk)
    404            // @@FBE@@
    405            // @@ PLL @@@@@, PLLCLKEN=0, PLLSTEN=0, PRDIV
    406            // @@@@@@@@ PRDIV @. @@@@@@@@@@@@
    407            // @@ 10MHz @@@@@@ PLL.
    408            MCG->C6 |= MCG_C6_CME0_MASK;
    409            MCG->C5 = MCG_C5_PRDIV0(prdiv); // @@ PLL @@@@@@@@@@
    410            MCG->C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV0(vdiv); 
    411            while (!(MCG->S & MCG_S_PLLST_MASK)){}; // wait for PLL status bit to set
    412            while (!(MCG->S & MCG_S_LOCK0_MASK)){}; // Wait for LOCK bit to set
    413            // @@@@PBE@@
    414            // @@CLKS @@PEE@@
    415            MCG->C1 &= ~MCG_C1_CLKS_MASK;
    416            // Wait for clock status bits to update
    417            while (((MCG->S & MCG_S_CLKST_MASK) >> MCG_S_CLKST_SHIFT) != 0x3){};
    418            // @@@@PEE@@
    419            #endif
    420          #endif  
    421            return pll_freq;
   \   0000019A   0x0030             MOVS     R0,R6
   \   0000019C   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \                     ??LPLD_PLL_Setup_15: (+1)
   \   0000019E   0xBDF2             POP      {R1,R4-R7,PC}    ;; return
   \                     ??LPLD_PLL_Setup_0:
   \   000001A0   0x40064001         DC32     0x40064001
   \   000001A4   0x40048034         DC32     0x40048034
   \   000001A8   0x4007C008         DC32     0x4007c008
   \   000001AC   0x40064000         DC32     0x40064000
   \   000001B0   0x40064006         DC32     0x40064006
   \   000001B4   0x40064004         DC32     0x40064004
   \   000001B8   0x40064005         DC32     0x40064005
    422          } 
    423          
    424          /*
    425           * LPLD_Set_SYS_DIV
    426           * @@@@@@@@
    427           *
    428           * @@:
    429           * @@@@@@@@@RAM@@@@@@@@@@@@@@@@@@errata e2448.
    430           * @Flash@@@@@@@@@@Flash@@@@@@@.
    431           * @@@Flash@@@@@@@.
    432           * @@@@@@@@@@@@@@@@@@@@@@@@@@@@.
    433           *
    434           * @@:
    435           *    outdiv1~outdiv4--@@@core, bus, FlexBus, Flash@@@@@@
    436           */

   \                                 In section .textrw, align 4, keep-with-next
    437          RAMFUNC void LPLD_Set_SYS_DIV(uint32 outdiv1, uint32 outdiv2, uint32 outdiv3, uint32 outdiv4)
    438          {
   \                     LPLD_Set_SYS_DIV: (+1)
   \   00000000   0xB470             PUSH     {R4-R6}
    439            uint32 temp_reg;
    440            uint8 i;
    441            
    442            temp_reg = FMC->PFAPR; // @@ FMC_PFAPR @@@
   \   00000002   0x4C11             LDR.N    R4,??LPLD_Set_SYS_DIV_0  ;; 0x4001f000
   \   00000004   0x6824             LDR      R4,[R4, #+0]
    443            
    444            // @@ M0PFD @ M7PFD @ 1 @@@@@@
    445            FMC->PFAPR |= FMC_PFAPR_M7PFD_MASK | FMC_PFAPR_M6PFD_MASK | FMC_PFAPR_M5PFD_MASK
    446                       | FMC_PFAPR_M4PFD_MASK | FMC_PFAPR_M3PFD_MASK | FMC_PFAPR_M2PFD_MASK
    447                       | FMC_PFAPR_M1PFD_MASK | FMC_PFAPR_M0PFD_MASK;
   \   00000006   0x4D10             LDR.N    R5,??LPLD_Set_SYS_DIV_0  ;; 0x4001f000
   \   00000008   0x682D             LDR      R5,[R5, #+0]
   \   0000000A   0xF455 0x057F      ORRS     R5,R5,#0xFF0000
   \   0000000E   0x4E0E             LDR.N    R6,??LPLD_Set_SYS_DIV_0  ;; 0x4001f000
   \   00000010   0x6035             STR      R5,[R6, #+0]
    448            
    449            // @@@@@@@@@@  
    450            SIM->CLKDIV1 = SIM_CLKDIV1_OUTDIV1(outdiv1) | SIM_CLKDIV1_OUTDIV2(outdiv2) 
    451                        | SIM_CLKDIV1_OUTDIV3(outdiv3) | SIM_CLKDIV1_OUTDIV4(outdiv4);
   \   00000012   0x0609             LSLS     R1,R1,#+24
   \   00000014   0xF011 0x6170      ANDS     R1,R1,#0xF000000
   \   00000018   0xEA51 0x7100      ORRS     R1,R1,R0, LSL #+28
   \   0000001C   0x0512             LSLS     R2,R2,#+20
   \   0000001E   0xF412 0x0270      ANDS     R2,R2,#0xF00000
   \   00000022   0x4311             ORRS     R1,R2,R1
   \   00000024   0x0418             LSLS     R0,R3,#+16
   \   00000026   0xF410 0x2070      ANDS     R0,R0,#0xF0000
   \   0000002A   0x4301             ORRS     R1,R0,R1
   \   0000002C   0x4807             LDR.N    R0,??LPLD_Set_SYS_DIV_0+0x4  ;; 0x40048044
   \   0000002E   0x6001             STR      R1,[R0, #+0]
    452          
    453            // @@@@@@@@@@@
    454            for (i = 0 ; i < outdiv4 ; i++)
   \   00000030   0x2000             MOVS     R0,#+0
   \   00000032   0xE000             B.N      ??LPLD_Set_SYS_DIV_1
   \                     ??LPLD_Set_SYS_DIV_2: (+1)
   \   00000034   0x1C40             ADDS     R0,R0,#+1
   \                     ??LPLD_Set_SYS_DIV_1: (+1)
   \   00000036   0x0001             MOVS     R1,R0
   \   00000038   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000003A   0x4299             CMP      R1,R3
   \   0000003C   0xD3FA             BCC.N    ??LPLD_Set_SYS_DIV_2
    455            {}
    456            
    457            FMC->PFAPR = temp_reg; // @@@@@ FMC_PFAPR @@@@
   \   0000003E   0x4802             LDR.N    R0,??LPLD_Set_SYS_DIV_0  ;; 0x4001f000
   \   00000040   0x6004             STR      R4,[R0, #+0]
    458            
    459            return;
   \   00000042   0xBC70             POP      {R4-R6}
   \   00000044   0x4770             BX       LR               ;; return
   \   00000046   0xBF00             Nop      
   \                     ??LPLD_Set_SYS_DIV_0:
   \   00000048   0x4001F000         DC32     0x4001f000
   \   0000004C   0x40048044         DC32     0x40048044
    460          } // set_sys_dividers
    461          
    462          /*******************************************
    463          *         MK60F12 & 15
    464          *  MCGOUT = PLL output frequency/2
    465          *  PLL = (Crystal / PRDIV0 ) * VDIV0
    466          ********************************************
    467          PRDIV0 Divide Factor
    468          ********************************************
    469          PRDIV0  Va
    470          ********************************************
    471          000     1
    472          001     2
    473          010     3
    474          011     4
    475          100     5
    476          101     6
    477          110     7
    478          111     8
    479          ********************************************
    480          VDIV0 MultiplyFactor
    481          ********************************************
    482          VDIV0 Va VDIV0 Va VDIV0 Va VDIV0 Va
    483          ********************************************
    484          00000 16 01000 24 10000 32 11000 40
    485          00001 17 01001 25 10001 33 11001 41
    486          00010 18 01010 26 10010 34 11010 42
    487          00011 19 01011 27 10011 35 11011 43
    488          00100 20 01100 28 10100 36 11100 44
    489          00101 21 01101 29 10101 37 11101 45
    490          00110 22 01110 30 10110 38 11110 46
    491          00111 23 01111 31 10111 39 11111 47
    492          ********************************************/
    493          
    494          /********************************************
    495          *             MK60DZ10
    496          *  MCGOUT = PLL output frequency
    497          *  PLL = (Crystal / PRDIV0 ) * VDIV0
    498          *********************************************
    499          PRDIV DivideFactor
    500          *********************************************
    501          PRDIV0 Va PRDIV0 Va PRDIV0 Va PRDIV0 Va
    502          *********************************************
    503          00000  1  01000   9 10000  17 11000  25
    504          00001  2  01001  10 10001  18 11001  Reserved
    505          00010  3  01010  11 10010  19 11010  Reserved
    506          00011  4  01011  12 10011  20 11011  Reserved
    507          00100  5  01100  13 10100  21 11100  Reserved
    508          00101  6  01101  14 10101  22 11101  Reserved
    509          00110  7  01110  15 10110  23 11110  Reserved
    510          00111  8  01111  16 10111  24 11111  Reserved
    511          *********************************************
    512          VDIV MultiplyFactor
    513          *********************************************
    514          VDIV0 Va VDIV0 Va VDIV0 Va VDIV0 Va
    515          *********************************************
    516          00000 24 01000 32 10000 40 11000 48
    517          00001 25 01001 33 10001 41 11001 49
    518          00010 26 01010 34 10010 42 11010 50
    519          00011 27 01011 35 10011 43 11011 51
    520          00100 28 01100 36 10100 44 11100 52
    521          00101 29 01101 37 10101 45 11101 53
    522          00110 30 01110 38 10110 46 11110 54
    523          00111 31 01111 39 10111 47 11111 55
    524          *********************************************/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
      24   LPLD_PLL_Setup
        24   -> LPLD_PLL_Setup
        24   -> LPLD_Set_SYS_DIV
      12   LPLD_Set_SYS_DIV


   Section sizes:

   Bytes  Function/Label
   -----  --------------
     444  LPLD_PLL_Setup
      80  LPLD_Set_SYS_DIV
       4  g_bus_clock
       4  g_core_clock
       4  g_flash_clock
       4  g_flexbus_clock

 
  16 bytes in section .data
 444 bytes in section .text
  80 bytes in section .textrw
 
 524 bytes of CODE memory
  16 bytes of DATA memory

Errors: none
Warnings: 1
