 
****************************************
Report : qor
Design : rob
Version: T-2022.03-SP3
Date   : Thu Jun  8 22:40:32 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          3.82
  Critical Path Slack:           5.93
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.29
  Critical Path Slack:           8.56
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          3.30
  Critical Path Slack:           6.51
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        156
  Leaf Cell Count:              11935
  Buf/Inv Cell Count:             562
  Buf Cell Count:                 421
  Inv Cell Count:                 141
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8553
  Sequential Cell Count:         3382
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    10028.732199
  Noncombinational Area: 15293.403445
  Buf/Inv Area:            413.895992
  Total Buffer Area:           338.88
  Total Inverter Area:          75.01
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             25322.135644
  Design Area:           25322.135644


  Design Rules
  -----------------------------------
  Total Number of Nets:         14370
  Nets With Violations:            64
  Max Trans Violations:            64
  Max Cap Violations:               0
  -----------------------------------


  Hostname: linux-lab-045.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.85
  Mapping Optimization:                5.05
  -----------------------------------------
  Overall Compile Time:               13.44
  Overall Compile Wall Clock Time:     8.11

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
