This Folder contains IDIF design and testbench programs written in Verilog.
