<stg><name>kernel_mhsa_Pipeline_TOKEN_COMPUTE</name>


<trans_list>

<trans id="6037" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6038" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6039" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6040" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6041" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6042" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6043" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6044" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6045" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6046" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6047" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6048" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6049" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6050" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6051" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6052" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6053" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6054" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6055" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6056" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6057" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6058" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6059" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6060" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6061" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6062" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6063" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6064" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6065" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6066" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6067" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6068" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6069" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6070" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6071" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6072" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6073" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6074" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6075" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6076" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6077" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6078" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6079" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6080" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6081" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6082" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6083" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6084" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6085" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6086" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6087" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6088" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6089" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6090" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6091" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6092" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6093" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6094" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6095" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6096" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6097" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6098" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6099" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6100" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6101" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6102" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6103" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6104" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6105" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6106" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6107" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6108" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6109" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6110" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6111" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6112" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6113" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6114" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6115" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6116" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6117" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6118" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6119" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6120" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6121" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6122" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6123" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6124" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6125" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6126" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6127" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6128" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6129" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6130" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6131" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6132" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6133" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6134" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6135" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6136" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6137" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6138" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6139" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6140" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6141" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6142" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6143" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6144" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6145" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6146" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6147" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6148" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6149" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6150" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6151" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6152" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6153" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6154" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6155" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6156" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6157" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6158" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6159" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6160" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6161" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6162" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6163" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6164" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6165" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6166" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6167" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6168" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6169" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6170" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6171" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6172" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %t_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %h_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h_1

]]></Node>
<StgValue><ssdm name="h_1_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload

]]></Node>
<StgValue><ssdm name="p_reload_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %p_reload64_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload64

]]></Node>
<StgValue><ssdm name="p_reload64_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %p_reload65_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload65

]]></Node>
<StgValue><ssdm name="p_reload65_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %p_reload66_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload66

]]></Node>
<StgValue><ssdm name="p_reload66_read"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %p_reload67_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload67

]]></Node>
<StgValue><ssdm name="p_reload67_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %p_reload68_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload68

]]></Node>
<StgValue><ssdm name="p_reload68_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %p_reload69_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload69

]]></Node>
<StgValue><ssdm name="p_reload69_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %p_reload70_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload70

]]></Node>
<StgValue><ssdm name="p_reload70_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %p_reload71_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload71

]]></Node>
<StgValue><ssdm name="p_reload71_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %p_reload72_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload72

]]></Node>
<StgValue><ssdm name="p_reload72_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %p_reload73_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload73

]]></Node>
<StgValue><ssdm name="p_reload73_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %p_reload74_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload74

]]></Node>
<StgValue><ssdm name="p_reload74_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %p_reload75_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload75

]]></Node>
<StgValue><ssdm name="p_reload75_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %p_reload76_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload76

]]></Node>
<StgValue><ssdm name="p_reload76_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %p_reload77_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload77

]]></Node>
<StgValue><ssdm name="p_reload77_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %p_reload78_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload78

]]></Node>
<StgValue><ssdm name="p_reload78_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %p_reload79_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload79

]]></Node>
<StgValue><ssdm name="p_reload79_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %p_reload80_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload80

]]></Node>
<StgValue><ssdm name="p_reload80_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %p_reload81_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload81

]]></Node>
<StgValue><ssdm name="p_reload81_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %p_reload82_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload82

]]></Node>
<StgValue><ssdm name="p_reload82_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %p_reload83_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload83

]]></Node>
<StgValue><ssdm name="p_reload83_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %p_reload84_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload84

]]></Node>
<StgValue><ssdm name="p_reload84_read"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %p_reload85_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload85

]]></Node>
<StgValue><ssdm name="p_reload85_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %p_reload86_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload86

]]></Node>
<StgValue><ssdm name="p_reload86_read"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %p_reload87_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload87

]]></Node>
<StgValue><ssdm name="p_reload87_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %p_reload88_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload88

]]></Node>
<StgValue><ssdm name="p_reload88_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %p_reload89_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload89

]]></Node>
<StgValue><ssdm name="p_reload89_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %p_reload90_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload90

]]></Node>
<StgValue><ssdm name="p_reload90_read"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %p_reload91_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload91

]]></Node>
<StgValue><ssdm name="p_reload91_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %p_reload92_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload92

]]></Node>
<StgValue><ssdm name="p_reload92_read"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %p_reload93_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload93

]]></Node>
<StgValue><ssdm name="p_reload93_read"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %p_reload94_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload94

]]></Node>
<StgValue><ssdm name="p_reload94_read"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %p_reload95_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload95

]]></Node>
<StgValue><ssdm name="p_reload95_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %p_reload96_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload96

]]></Node>
<StgValue><ssdm name="p_reload96_read"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %p_reload97_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload97

]]></Node>
<StgValue><ssdm name="p_reload97_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %p_reload98_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload98

]]></Node>
<StgValue><ssdm name="p_reload98_read"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %p_reload99_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload99

]]></Node>
<StgValue><ssdm name="p_reload99_read"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %p_reload100_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload100

]]></Node>
<StgValue><ssdm name="p_reload100_read"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %p_reload101_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload101

]]></Node>
<StgValue><ssdm name="p_reload101_read"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %p_reload102_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload102

]]></Node>
<StgValue><ssdm name="p_reload102_read"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %p_reload103_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload103

]]></Node>
<StgValue><ssdm name="p_reload103_read"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %p_reload104_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload104

]]></Node>
<StgValue><ssdm name="p_reload104_read"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %p_reload105_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload105

]]></Node>
<StgValue><ssdm name="p_reload105_read"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %p_reload106_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload106

]]></Node>
<StgValue><ssdm name="p_reload106_read"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %p_reload107_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload107

]]></Node>
<StgValue><ssdm name="p_reload107_read"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %p_reload108_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload108

]]></Node>
<StgValue><ssdm name="p_reload108_read"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %p_reload109_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload109

]]></Node>
<StgValue><ssdm name="p_reload109_read"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %p_reload110_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload110

]]></Node>
<StgValue><ssdm name="p_reload110_read"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %p_reload111_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload111

]]></Node>
<StgValue><ssdm name="p_reload111_read"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %p_reload112_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload112

]]></Node>
<StgValue><ssdm name="p_reload112_read"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %p_reload113_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload113

]]></Node>
<StgValue><ssdm name="p_reload113_read"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %p_reload114_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload114

]]></Node>
<StgValue><ssdm name="p_reload114_read"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %p_reload115_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload115

]]></Node>
<StgValue><ssdm name="p_reload115_read"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %p_reload116_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload116

]]></Node>
<StgValue><ssdm name="p_reload116_read"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %p_reload117_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload117

]]></Node>
<StgValue><ssdm name="p_reload117_read"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %p_reload118_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload118

]]></Node>
<StgValue><ssdm name="p_reload118_read"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %p_reload119_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload119

]]></Node>
<StgValue><ssdm name="p_reload119_read"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %p_reload120_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload120

]]></Node>
<StgValue><ssdm name="p_reload120_read"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %p_reload121_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload121

]]></Node>
<StgValue><ssdm name="p_reload121_read"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %p_reload122_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload122

]]></Node>
<StgValue><ssdm name="p_reload122_read"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %p_reload123_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload123

]]></Node>
<StgValue><ssdm name="p_reload123_read"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %p_reload124_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload124

]]></Node>
<StgValue><ssdm name="p_reload124_read"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %p_reload125_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload125

]]></Node>
<StgValue><ssdm name="p_reload125_read"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:65 %p_reload126_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload126

]]></Node>
<StgValue><ssdm name="p_reload126_read"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:66 %l_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %l_1

]]></Node>
<StgValue><ssdm name="l_1_read"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:67 %zext_ln136_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln136

]]></Node>
<StgValue><ssdm name="zext_ln136_read"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
newFuncRoot:68 %select_ln128_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln128

]]></Node>
<StgValue><ssdm name="select_ln128_read"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="7">
<![CDATA[
newFuncRoot:69 %zext_ln136_cast = zext i7 %zext_ln136_read

]]></Node>
<StgValue><ssdm name="zext_ln136_cast"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:70 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:71 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:72 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:73 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:74 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:75 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:76 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:77 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:78 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:79 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:80 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:81 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:82 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:83 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:84 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:85 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:86 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:87 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:88 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:89 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:90 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:91 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:92 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:93 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:94 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:95 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:96 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:97 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:98 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:99 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:100 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:101 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:102 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:103 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:104 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:105 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:106 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:107 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:108 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:109 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:110 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:111 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:112 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:113 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:114 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:115 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:116 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:117 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:118 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:119 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:120 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:121 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:122 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:123 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:124 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:125 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:126 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:127 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:128 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:129 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:130 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:131 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:132 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:133 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:134 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:135 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:136 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:137 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:138 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:139 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:140 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:141 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:142 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:143 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:144 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:145 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:146 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:147 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:148 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:149 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:150 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:151 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:152 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:153 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:154 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:155 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:156 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:157 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:158 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:159 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:160 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:161 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:162 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:163 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:164 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:165 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:166 %store_ln149 = store i10 0, i10 %t_1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:167 %br_ln0 = br void %DOT_COMPUTE

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
DOT_COMPUTE:0 %t = load i10 %t_1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="33" op_0_bw="10">
<![CDATA[
DOT_COMPUTE:2 %zext_ln149_1 = zext i10 %t

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
DOT_COMPUTE:3 %icmp_ln149 = icmp_eq  i33 %zext_ln149_1, i33 %select_ln128_read

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
DOT_COMPUTE:4 %br_ln149 = br i1 %icmp_ln149, void %fpga_resource_hint.DOT_COMPUTE.76, void %for.inc151.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="10">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:4 %trunc_ln158 = trunc i10 %t

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:5 %p_shl = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln158, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:6 %tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %t, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:7 %zext_ln158_8 = zext i15 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln158_8"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:8 %sub_ln158 = sub i16 %p_shl, i16 %zext_ln158_8

]]></Node>
<StgValue><ssdm name="sub_ln158"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:9 %add_ln158 = add i16 %sub_ln158, i16 %zext_ln136_cast

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:379 %tmp_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %add_ln158, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:750 %tmp_29 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %add_ln158, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1491 %tmp_30 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln158, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1862 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln158, i32 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2988 %switch_ln163 = switch i4 %h_1_read, void %arrayidx1474.case.11, i4 0, void %arrayidx1474.case.0, i4 1, void %arrayidx1474.case.1, i4 2, void %arrayidx1474.case.2, i4 3, void %arrayidx1474.case.3, i4 4, void %arrayidx1474.case.4, i4 5, void %arrayidx1474.case.5, i4 6, void %arrayidx1474.case.6, i4 7, void %arrayidx1474.case.7, i4 8, void %arrayidx1474.case.8, i4 9, void %arrayidx1474.case.9, i4 10, void %arrayidx1474.case.10

]]></Node>
<StgValue><ssdm name="switch_ln163"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.10:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.9:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.8:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.7:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.6:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.5:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.4:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.3:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.2:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.1:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.0:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="h_1_read" val="!0"/>
<literal name="h_1_read" val="!1"/>
<literal name="h_1_read" val="!2"/>
<literal name="h_1_read" val="!3"/>
<literal name="h_1_read" val="!4"/>
<literal name="h_1_read" val="!5"/>
<literal name="h_1_read" val="!6"/>
<literal name="h_1_read" val="!7"/>
<literal name="h_1_read" val="!8"/>
<literal name="h_1_read" val="!9"/>
<literal name="h_1_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.case.11:3 %br_ln163 = br void %arrayidx1474.exit

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="336" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
DOT_COMPUTE:1 %add_ln149 = add i10 %t, i10 1

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:10 %zext_ln158 = zext i16 %add_ln158

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:11 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:12 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:13 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:14 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:15 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:17 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:18 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:19 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:20 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:21 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:22 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:23 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:24 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:25 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:26 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:27 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:28 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:29 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:30 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:31 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:33 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:34 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:35 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:36 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:37 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:38 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:39 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:40 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:41 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:42 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:43 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:44 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:45 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:46 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:57 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:58 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:59 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:60 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:61 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:62 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:63 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:64 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:65 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:66 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:67 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:68 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:69 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:70 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:71 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:72 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:73 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:74 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:75 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:76 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:77 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:78 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:79 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:80 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:81 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:82 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:83 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:84 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:85 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:86 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:87 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:88 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:89 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:90 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:91 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:92 %kernel_mhsa_float_int_float_key_cache = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:103 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:104 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:105 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:106 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:107 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:108 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:109 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:110 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:111 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:112 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:113 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:114 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:115 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:116 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:117 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:118 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:119 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:120 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:121 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:122 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:123 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:124 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:125 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:126 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:127 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:128 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:129 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:130 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:131 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:132 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:133 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:134 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:135 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:136 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:137 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_175 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_175"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:138 %kernel_mhsa_float_int_float_key_cache_175 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_175"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:149 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:150 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:151 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:152 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:153 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:154 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:155 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:156 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:157 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:158 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:159 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:160 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:161 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:162 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:163 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:164 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:165 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:166 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:167 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:168 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:169 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:170 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:171 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:172 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:173 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:174 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:175 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:176 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:177 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:178 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:179 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:180 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:181 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:182 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:183 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_176 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_176"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:184 %kernel_mhsa_float_int_float_key_cache_176 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_176"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:195 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:196 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:197 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:198 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:199 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:200 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:201 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:202 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:203 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:204 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:205 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:206 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:207 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:208 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:209 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:210 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:211 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:212 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:213 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:214 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:215 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:216 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:217 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:218 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:219 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:220 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:221 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:222 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:223 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:224 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:225 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:226 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:227 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:228 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:229 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_177 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_177"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:230 %kernel_mhsa_float_int_float_key_cache_177 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_177"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:241 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:242 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:243 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:244 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:245 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:246 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:247 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:248 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:249 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:250 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:251 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:252 %kernel_mhsa_float_int_float_key_cache_178 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_178"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:253 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:254 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:255 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:256 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:257 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:258 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:259 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:260 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:261 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:262 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:263 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:264 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:265 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:266 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:267 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:268 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:269 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:270 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:271 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:272 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:273 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:274 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:275 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_179 = muxlogic i16 %kernel_mhsa_float_int_float_key_cache_178

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_179"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:276 %kernel_mhsa_float_int_float_key_cache_179 = load i16 %kernel_mhsa_float_int_float_key_cache_178

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_179"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:287 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:288 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:289 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:290 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:291 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:292 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:293 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:294 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:295 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:296 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:297 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:298 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:299 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:300 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:301 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:302 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:303 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:304 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:305 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:306 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:307 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:308 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:309 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:310 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:311 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:312 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:313 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:314 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:315 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:316 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:317 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:318 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:319 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:320 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:321 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:322 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:333 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:334 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:335 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:336 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:337 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:338 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:339 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:340 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:341 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:342 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:343 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:344 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_addr"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:345 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:346 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:347 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:348 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:349 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:350 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:351 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:352 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:353 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:354 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:355 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:356 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:357 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:358 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:359 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:360 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:361 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:362 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:363 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:364 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:365 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:366 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:367 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_load"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:368 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_load"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1474.exit:0 %store_ln149 = store i10 %add_ln149, i10 %t_1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1474.exit:1 %br_ln149 = br void %DOT_COMPUTE

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="628" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:24 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:26 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:28 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:30 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:34 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:36 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:38 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:40 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:42 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:44 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:46 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:47 %k_val = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:70 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:72 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:74 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:76 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:78 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:80 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:82 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:84 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:86 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:88 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:90 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:92 %kernel_mhsa_float_int_float_key_cache = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:93 %k_val_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load, i4 11, i32 %kernel_mhsa_float_int_float_key_cache, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_1"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:116 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:118 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:120 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:122 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:124 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:126 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:128 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:130 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:132 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:134 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:136 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:138 %kernel_mhsa_float_int_float_key_cache_175 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_175"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:139 %k_val_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_175, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_2"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:162 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:164 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:166 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:168 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:170 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:172 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:174 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:176 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:178 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:180 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:182 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:184 %kernel_mhsa_float_int_float_key_cache_176 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_176"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:185 %k_val_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_176, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_3"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:208 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:210 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:212 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:214 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:216 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:218 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:220 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:222 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:224 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:226 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:228 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:230 %kernel_mhsa_float_int_float_key_cache_177 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_177"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:231 %k_val_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_177, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_4"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:254 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:256 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:258 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:260 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:262 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:264 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:266 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:268 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:270 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:272 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:274 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:276 %kernel_mhsa_float_int_float_key_cache_179 = load i16 %kernel_mhsa_float_int_float_key_cache_178

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_179"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:277 %k_val_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_179, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_5"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:300 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:302 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:304 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:306 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:308 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:310 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:312 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:314 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:316 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:318 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:320 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:322 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:323 %k_val_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_6"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:346 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:348 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:350 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:352 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:354 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:356 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:358 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:360 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:362 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:364 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:366 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:368 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_load"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:369 %k_val_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7_load, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_7"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:380 %or_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_s, i1 1

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:381 %zext_ln158_1 = zext i16 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:382 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_1"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:383 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_1"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:384 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_1"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:385 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_1"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:386 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_1"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:387 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_1"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:388 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_1"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:389 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_1"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:390 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_1"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:391 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_1"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:392 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_1"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:393 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_1"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:394 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_1"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:395 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_1"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:396 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_1"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:397 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_1"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:398 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_1"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:399 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_1"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:400 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_1"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:401 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_1"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:402 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_1"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:403 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_1"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:404 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_1"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:405 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_1"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:406 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_1"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:407 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_1"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:408 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_1"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:409 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_1"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:410 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_1"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:411 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_1"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:412 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_1"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:413 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_1"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:414 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_1"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:415 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_1"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:416 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_1"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:417 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_1"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:428 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_1"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:429 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_1"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:430 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_1"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:431 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_1"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:432 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_1"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:433 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_1"/></StgValue>
</operation>

<operation id="776" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:434 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_1"/></StgValue>
</operation>

<operation id="777" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:435 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_1"/></StgValue>
</operation>

<operation id="778" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:436 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_1"/></StgValue>
</operation>

<operation id="779" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:437 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_1"/></StgValue>
</operation>

<operation id="780" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:438 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_1"/></StgValue>
</operation>

<operation id="781" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:439 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_1"/></StgValue>
</operation>

<operation id="782" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:440 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_1"/></StgValue>
</operation>

<operation id="783" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:441 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_1"/></StgValue>
</operation>

<operation id="784" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:442 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_1"/></StgValue>
</operation>

<operation id="785" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:443 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_1"/></StgValue>
</operation>

<operation id="786" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:444 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_1"/></StgValue>
</operation>

<operation id="787" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:445 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_1"/></StgValue>
</operation>

<operation id="788" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:446 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_1"/></StgValue>
</operation>

<operation id="789" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:447 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_1"/></StgValue>
</operation>

<operation id="790" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:448 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_1"/></StgValue>
</operation>

<operation id="791" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:449 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_1"/></StgValue>
</operation>

<operation id="792" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:450 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_1"/></StgValue>
</operation>

<operation id="793" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:451 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_1"/></StgValue>
</operation>

<operation id="794" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:452 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_1"/></StgValue>
</operation>

<operation id="795" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:453 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_1"/></StgValue>
</operation>

<operation id="796" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:454 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_1"/></StgValue>
</operation>

<operation id="797" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:455 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_1"/></StgValue>
</operation>

<operation id="798" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:456 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_1"/></StgValue>
</operation>

<operation id="799" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:457 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_1"/></StgValue>
</operation>

<operation id="800" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:458 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_1"/></StgValue>
</operation>

<operation id="801" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:459 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_1"/></StgValue>
</operation>

<operation id="802" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:460 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_1"/></StgValue>
</operation>

<operation id="803" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:461 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_1"/></StgValue>
</operation>

<operation id="804" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:462 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_1"/></StgValue>
</operation>

<operation id="805" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:463 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_1"/></StgValue>
</operation>

<operation id="806" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:474 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_1"/></StgValue>
</operation>

<operation id="807" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:475 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_1"/></StgValue>
</operation>

<operation id="808" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:476 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_1"/></StgValue>
</operation>

<operation id="809" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:477 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_1"/></StgValue>
</operation>

<operation id="810" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:478 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_1"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:479 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_1"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:480 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_1"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:481 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_1"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:482 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_1"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:483 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_1"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:484 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_1"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:485 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_1"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:486 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_1"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:487 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_1"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:488 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_1"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:489 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_1"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:490 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_1"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:491 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_1"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:492 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_1"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:493 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_1"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:494 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_1"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:495 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_1"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:496 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_1"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:497 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_1"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:498 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_1"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:499 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_1"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:500 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_1"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:501 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_1"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:502 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_1"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:503 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_1"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:504 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_1"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:505 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_1"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:506 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_1"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:507 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_1"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:508 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_1"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:509 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_1"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:520 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_1"/></StgValue>
</operation>

<operation id="843" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:521 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_1"/></StgValue>
</operation>

<operation id="844" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:522 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_1"/></StgValue>
</operation>

<operation id="845" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:523 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_1"/></StgValue>
</operation>

<operation id="846" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:524 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_1"/></StgValue>
</operation>

<operation id="847" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:525 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_1"/></StgValue>
</operation>

<operation id="848" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:526 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_1"/></StgValue>
</operation>

<operation id="849" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:527 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_1"/></StgValue>
</operation>

<operation id="850" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:528 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_1"/></StgValue>
</operation>

<operation id="851" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:529 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_1"/></StgValue>
</operation>

<operation id="852" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:530 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_1"/></StgValue>
</operation>

<operation id="853" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:531 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_1"/></StgValue>
</operation>

<operation id="854" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:532 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_1"/></StgValue>
</operation>

<operation id="855" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:533 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_1"/></StgValue>
</operation>

<operation id="856" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:534 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_1"/></StgValue>
</operation>

<operation id="857" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:535 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_1"/></StgValue>
</operation>

<operation id="858" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:536 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_1"/></StgValue>
</operation>

<operation id="859" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:537 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_1"/></StgValue>
</operation>

<operation id="860" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:538 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_1"/></StgValue>
</operation>

<operation id="861" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:539 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_1"/></StgValue>
</operation>

<operation id="862" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:540 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_1"/></StgValue>
</operation>

<operation id="863" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:541 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_1"/></StgValue>
</operation>

<operation id="864" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:542 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_1"/></StgValue>
</operation>

<operation id="865" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:543 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_1"/></StgValue>
</operation>

<operation id="866" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:544 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_1"/></StgValue>
</operation>

<operation id="867" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:545 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_1"/></StgValue>
</operation>

<operation id="868" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:546 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_1"/></StgValue>
</operation>

<operation id="869" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:547 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_1"/></StgValue>
</operation>

<operation id="870" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:548 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_1"/></StgValue>
</operation>

<operation id="871" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:549 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_1"/></StgValue>
</operation>

<operation id="872" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:550 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_1"/></StgValue>
</operation>

<operation id="873" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:551 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_1"/></StgValue>
</operation>

<operation id="874" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:552 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_1"/></StgValue>
</operation>

<operation id="875" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:553 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_1"/></StgValue>
</operation>

<operation id="876" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:554 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_1"/></StgValue>
</operation>

<operation id="877" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:555 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_1"/></StgValue>
</operation>

<operation id="878" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:566 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_1"/></StgValue>
</operation>

<operation id="879" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:567 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_1"/></StgValue>
</operation>

<operation id="880" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:568 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_1"/></StgValue>
</operation>

<operation id="881" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:569 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_1"/></StgValue>
</operation>

<operation id="882" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:570 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_1"/></StgValue>
</operation>

<operation id="883" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:571 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_1"/></StgValue>
</operation>

<operation id="884" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:572 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_1"/></StgValue>
</operation>

<operation id="885" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:573 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_1"/></StgValue>
</operation>

<operation id="886" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:574 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_1"/></StgValue>
</operation>

<operation id="887" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:575 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_1"/></StgValue>
</operation>

<operation id="888" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:576 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_1"/></StgValue>
</operation>

<operation id="889" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:577 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_1"/></StgValue>
</operation>

<operation id="890" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:578 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_1"/></StgValue>
</operation>

<operation id="891" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:579 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_1"/></StgValue>
</operation>

<operation id="892" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:580 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_1"/></StgValue>
</operation>

<operation id="893" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:581 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_1"/></StgValue>
</operation>

<operation id="894" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:582 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_1"/></StgValue>
</operation>

<operation id="895" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:583 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_1"/></StgValue>
</operation>

<operation id="896" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:584 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_1"/></StgValue>
</operation>

<operation id="897" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:585 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_1"/></StgValue>
</operation>

<operation id="898" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:586 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_1"/></StgValue>
</operation>

<operation id="899" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:587 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_1"/></StgValue>
</operation>

<operation id="900" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:588 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_1"/></StgValue>
</operation>

<operation id="901" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:589 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_1"/></StgValue>
</operation>

<operation id="902" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:590 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_1"/></StgValue>
</operation>

<operation id="903" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:591 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_1"/></StgValue>
</operation>

<operation id="904" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:592 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_1"/></StgValue>
</operation>

<operation id="905" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:593 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_1"/></StgValue>
</operation>

<operation id="906" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:594 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_1"/></StgValue>
</operation>

<operation id="907" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:595 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_1"/></StgValue>
</operation>

<operation id="908" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:596 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_1"/></StgValue>
</operation>

<operation id="909" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:597 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_1"/></StgValue>
</operation>

<operation id="910" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:598 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_1"/></StgValue>
</operation>

<operation id="911" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:599 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_1"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:600 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_1"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:601 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_1"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:612 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_1"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:613 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_1"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:614 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_1"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:615 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_1"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:616 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_1"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:617 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_1"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:618 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_1"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:619 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_1"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:620 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_1"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:621 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_1"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:622 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_1"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:623 %kernel_mulmulmhsa_float_int_float_key_cache_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_addr_1"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:624 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_1"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:625 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_1"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:626 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_1"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:627 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_1"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:628 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_1"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:629 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_1"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:630 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_1"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:631 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_1"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:632 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_1"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:633 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_1"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:634 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_1"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:635 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_1"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:636 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_1"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:637 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_1"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:638 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_1"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:639 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_1"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:640 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_1"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:641 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_1"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:642 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_1"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:643 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_1"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:644 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_1"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:645 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_1"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:646 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_1 = muxlogic i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_1"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:647 %kernel_mulmulmhsa_float_int_float_key_cache_load_1 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_1"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:658 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_1"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:659 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_1"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:660 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_1"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:661 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_1"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:662 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_1"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:663 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_1"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:664 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_1"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:665 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_1"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:666 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_1"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:667 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_1"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:668 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_1"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:669 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_1"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:670 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_1"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:671 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_1"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:672 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_1"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:673 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_1"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:674 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_1"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:675 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_1"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:676 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_1"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:677 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_1"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:678 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_1"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:679 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_1"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:680 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_1"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:681 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_1"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:682 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_1"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:683 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_1"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:684 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_1"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:685 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_1"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:686 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_1"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:687 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_1"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:688 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_1"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:689 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_1"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:690 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_1"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:691 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_1"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:692 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_1"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:693 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_1"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:704 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_1"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:705 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_1"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:706 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_1"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:707 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_1"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:708 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_1"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:709 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_1"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:710 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_1"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:711 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_1"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:712 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_1"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:713 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_1"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:714 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_1 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_1"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:715 %kernel_mhsa_float_int_float_key_cache_180 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_180"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:716 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_1"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:717 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_1"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:718 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_1"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:719 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_1"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:720 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_1"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:721 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_1"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:722 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_1"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:723 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_1"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:724 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_1"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:725 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_1"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:726 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_1"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:727 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_1"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:728 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_1"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:729 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_1"/></StgValue>
</operation>

<operation id="1012" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:730 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_1"/></StgValue>
</operation>

<operation id="1013" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:731 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_1"/></StgValue>
</operation>

<operation id="1014" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:732 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_1"/></StgValue>
</operation>

<operation id="1015" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:733 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_1"/></StgValue>
</operation>

<operation id="1016" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:734 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_1"/></StgValue>
</operation>

<operation id="1017" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:735 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_1"/></StgValue>
</operation>

<operation id="1018" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:736 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_1 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_1"/></StgValue>
</operation>

<operation id="1019" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:737 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_1"/></StgValue>
</operation>

<operation id="1020" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:738 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_181 = muxlogic i16 %kernel_mhsa_float_int_float_key_cache_180

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_181"/></StgValue>
</operation>

<operation id="1021" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:739 %kernel_mhsa_float_int_float_key_cache_181 = load i16 %kernel_mhsa_float_int_float_key_cache_180

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_181"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="1022" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:49 %muxLogicI0_to_mul = muxlogic i32 %p_reload126_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:50 %muxLogicI1_to_mul = muxlogic i32 %k_val

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:95 %muxLogicI0_to_mul138_1 = muxlogic i32 %p_reload125_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_1"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:96 %muxLogicI1_to_mul138_1 = muxlogic i32 %k_val_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_1"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:141 %muxLogicI0_to_mul138_2 = muxlogic i32 %p_reload124_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_2"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:142 %muxLogicI1_to_mul138_2 = muxlogic i32 %k_val_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_2"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:187 %muxLogicI0_to_mul138_3 = muxlogic i32 %p_reload123_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_3"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:188 %muxLogicI1_to_mul138_3 = muxlogic i32 %k_val_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_3"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:233 %muxLogicI0_to_mul138_4 = muxlogic i32 %p_reload122_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_4"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:234 %muxLogicI1_to_mul138_4 = muxlogic i32 %k_val_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_4"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:279 %muxLogicI0_to_mul138_5 = muxlogic i32 %p_reload121_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_5"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:280 %muxLogicI1_to_mul138_5 = muxlogic i32 %k_val_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_5"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:325 %muxLogicI0_to_mul138_6 = muxlogic i32 %p_reload120_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_6"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:326 %muxLogicI1_to_mul138_6 = muxlogic i32 %k_val_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_6"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:371 %muxLogicI0_to_mul138_7 = muxlogic i32 %p_reload119_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_7"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:372 %muxLogicI1_to_mul138_7 = muxlogic i32 %k_val_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_7"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:395 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_1"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:397 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_1"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:399 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_1"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:401 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_1"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:403 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_1"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:405 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_1"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:407 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_1"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:409 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_1"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:411 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_1"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:413 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_1"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:415 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_1"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:417 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_1"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:418 %k_val_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_1, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_1, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_1, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_1, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_1, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_1, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_1, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_1, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_1, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_1, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_1, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_1, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_8"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:441 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_1"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:443 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_1"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:445 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_1"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:447 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_1"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:449 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_1"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:451 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_1"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:453 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_1"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:455 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_1"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:457 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_1"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:459 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_1"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:461 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_1"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:463 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_1"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:464 %k_val_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_1, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_1, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_1, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_1, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_1, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_1, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_1, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_1, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_1, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_1, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_1, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_1, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_9"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:487 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_1"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:489 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_1"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:491 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_1"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:493 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_1"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:495 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_1"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:497 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_1"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:499 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_1"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:501 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_1"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:503 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_1"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:505 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_1"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:507 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_1"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:509 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_1"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:510 %k_val_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_1, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_1, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_1, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_1, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_1, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_1, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_1, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_1, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_1, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_1, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_1, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_1, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_10"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:533 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_1"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:535 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_1"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:537 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_1"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:539 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_1"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:541 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_1"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:543 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_1"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:545 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_1"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:547 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_1"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:549 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_1"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:551 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_1"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:553 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_1"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:555 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_1"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:556 %k_val_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_1, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_1, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_1, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_1, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_1, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_1, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_1, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_1, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_1, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_1, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_1, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_1, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_11"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:579 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_1"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:581 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_1"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:583 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_1"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:585 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_1"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:587 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_1"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:589 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_1"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:591 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_1"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:593 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_1"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:595 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_1"/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:597 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_1"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:599 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_1"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:601 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_1"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:602 %k_val_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_1, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_1, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_1, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_1, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_1, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_1, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_1, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_1, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_1, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_1, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_1, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_1, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_12"/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:625 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_1"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:627 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_1"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:629 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_1"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:631 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_1"/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:633 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_1"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:635 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_1"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:637 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_1"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:639 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_1"/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:641 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_1"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:643 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_1"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:645 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_1"/></StgValue>
</operation>

<operation id="1114" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:647 %kernel_mulmulmhsa_float_int_float_key_cache_load_1 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_1

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_1"/></StgValue>
</operation>

<operation id="1115" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:648 %k_val_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_1, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_1, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_1, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_1, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_1, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_1, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_1, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_1, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_1, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_1, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_1, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_load_1, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_13"/></StgValue>
</operation>

<operation id="1116" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:671 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_1"/></StgValue>
</operation>

<operation id="1117" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:673 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_1"/></StgValue>
</operation>

<operation id="1118" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:675 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_1"/></StgValue>
</operation>

<operation id="1119" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:677 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_1"/></StgValue>
</operation>

<operation id="1120" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:679 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_1"/></StgValue>
</operation>

<operation id="1121" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:681 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_1"/></StgValue>
</operation>

<operation id="1122" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:683 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_1"/></StgValue>
</operation>

<operation id="1123" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:685 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_1"/></StgValue>
</operation>

<operation id="1124" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:687 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_1"/></StgValue>
</operation>

<operation id="1125" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:689 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_1"/></StgValue>
</operation>

<operation id="1126" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:691 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_1"/></StgValue>
</operation>

<operation id="1127" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:693 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_1"/></StgValue>
</operation>

<operation id="1128" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:694 %k_val_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_1, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_1, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_1, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_1, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_1, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_1, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_1, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_1, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_1, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_1, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_1, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_1, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_14"/></StgValue>
</operation>

<operation id="1129" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:717 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_1"/></StgValue>
</operation>

<operation id="1130" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:719 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_1"/></StgValue>
</operation>

<operation id="1131" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:721 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_1"/></StgValue>
</operation>

<operation id="1132" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:723 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_1"/></StgValue>
</operation>

<operation id="1133" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:725 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_1"/></StgValue>
</operation>

<operation id="1134" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:727 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_1"/></StgValue>
</operation>

<operation id="1135" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:729 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_1"/></StgValue>
</operation>

<operation id="1136" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:731 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_1"/></StgValue>
</operation>

<operation id="1137" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:733 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_1"/></StgValue>
</operation>

<operation id="1138" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:735 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_1"/></StgValue>
</operation>

<operation id="1139" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:737 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_1 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_1

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_1"/></StgValue>
</operation>

<operation id="1140" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:739 %kernel_mhsa_float_int_float_key_cache_181 = load i16 %kernel_mhsa_float_int_float_key_cache_180

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_181"/></StgValue>
</operation>

<operation id="1141" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:740 %k_val_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_1, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_1, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_1, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_1, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_1, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_1, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_1, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_1, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_1, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_1, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_1, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_181, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_15"/></StgValue>
</operation>

<operation id="1142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:751 %or_ln158_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_29, i2 2

]]></Node>
<StgValue><ssdm name="or_ln158_1"/></StgValue>
</operation>

<operation id="1143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:752 %zext_ln158_2 = zext i16 %or_ln158_1

]]></Node>
<StgValue><ssdm name="zext_ln158_2"/></StgValue>
</operation>

<operation id="1144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:753 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_2"/></StgValue>
</operation>

<operation id="1145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:754 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_2"/></StgValue>
</operation>

<operation id="1146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:755 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_2"/></StgValue>
</operation>

<operation id="1147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:756 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_2"/></StgValue>
</operation>

<operation id="1148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:757 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_2"/></StgValue>
</operation>

<operation id="1149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:758 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_2"/></StgValue>
</operation>

<operation id="1150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:759 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_2"/></StgValue>
</operation>

<operation id="1151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:760 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_2"/></StgValue>
</operation>

<operation id="1152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:761 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_2"/></StgValue>
</operation>

<operation id="1153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:762 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_2"/></StgValue>
</operation>

<operation id="1154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:763 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_2"/></StgValue>
</operation>

<operation id="1155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:764 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_2"/></StgValue>
</operation>

<operation id="1156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:765 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_2"/></StgValue>
</operation>

<operation id="1157" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:766 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_2"/></StgValue>
</operation>

<operation id="1158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:767 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_2"/></StgValue>
</operation>

<operation id="1159" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:768 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_2"/></StgValue>
</operation>

<operation id="1160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:769 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_2"/></StgValue>
</operation>

<operation id="1161" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:770 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_2"/></StgValue>
</operation>

<operation id="1162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:771 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_2"/></StgValue>
</operation>

<operation id="1163" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:772 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_2"/></StgValue>
</operation>

<operation id="1164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:773 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_2"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:774 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_2"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:775 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_2"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:776 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_2"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:777 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_2"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:778 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_2"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:779 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_2"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:780 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_2"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:781 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_2"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:782 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_2"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:783 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_2"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:784 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_2"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:785 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_2"/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:786 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_2"/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:787 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_2"/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:788 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_2"/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:799 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_2"/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:800 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_2"/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:801 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_2"/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:802 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_2"/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:803 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_2"/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:804 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_2"/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:805 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_2"/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:806 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_2"/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:807 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_2"/></StgValue>
</operation>

<operation id="1189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:808 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_2"/></StgValue>
</operation>

<operation id="1190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:809 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_2"/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:810 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_2"/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:811 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_2"/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:812 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_2"/></StgValue>
</operation>

<operation id="1194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:813 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_2"/></StgValue>
</operation>

<operation id="1195" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:814 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_2"/></StgValue>
</operation>

<operation id="1196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:815 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_2"/></StgValue>
</operation>

<operation id="1197" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:816 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_2"/></StgValue>
</operation>

<operation id="1198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:817 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_2"/></StgValue>
</operation>

<operation id="1199" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:818 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_2"/></StgValue>
</operation>

<operation id="1200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:819 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_2"/></StgValue>
</operation>

<operation id="1201" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:820 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_2"/></StgValue>
</operation>

<operation id="1202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:821 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_2"/></StgValue>
</operation>

<operation id="1203" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:822 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_2"/></StgValue>
</operation>

<operation id="1204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:823 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_2"/></StgValue>
</operation>

<operation id="1205" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:824 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_2"/></StgValue>
</operation>

<operation id="1206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:825 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_2"/></StgValue>
</operation>

<operation id="1207" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:826 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_2"/></StgValue>
</operation>

<operation id="1208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:827 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_2"/></StgValue>
</operation>

<operation id="1209" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:828 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_2"/></StgValue>
</operation>

<operation id="1210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:829 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_2"/></StgValue>
</operation>

<operation id="1211" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:830 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_2"/></StgValue>
</operation>

<operation id="1212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:831 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_2"/></StgValue>
</operation>

<operation id="1213" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:832 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_2"/></StgValue>
</operation>

<operation id="1214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:833 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_2"/></StgValue>
</operation>

<operation id="1215" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:834 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_2"/></StgValue>
</operation>

<operation id="1216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:845 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_2"/></StgValue>
</operation>

<operation id="1217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:846 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_2"/></StgValue>
</operation>

<operation id="1218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:847 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_2"/></StgValue>
</operation>

<operation id="1219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:848 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_2"/></StgValue>
</operation>

<operation id="1220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:849 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_2"/></StgValue>
</operation>

<operation id="1221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:850 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_2"/></StgValue>
</operation>

<operation id="1222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:851 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_2"/></StgValue>
</operation>

<operation id="1223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:852 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_2"/></StgValue>
</operation>

<operation id="1224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:853 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_2"/></StgValue>
</operation>

<operation id="1225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:854 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_2"/></StgValue>
</operation>

<operation id="1226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:855 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_2"/></StgValue>
</operation>

<operation id="1227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:856 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_2"/></StgValue>
</operation>

<operation id="1228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:857 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_2"/></StgValue>
</operation>

<operation id="1229" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:858 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_2"/></StgValue>
</operation>

<operation id="1230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:859 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_2"/></StgValue>
</operation>

<operation id="1231" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:860 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_2"/></StgValue>
</operation>

<operation id="1232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:861 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_2"/></StgValue>
</operation>

<operation id="1233" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:862 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_2"/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:863 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_2"/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:864 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_2"/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:865 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_2"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:866 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_2"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:867 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_2"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:868 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_2"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:869 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_2"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:870 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_2"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:871 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_2"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:872 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_2"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:873 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_2"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:874 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_2"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:875 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_2"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:876 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_2"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:877 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_2"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:878 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_2"/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:879 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_2"/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:880 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_2"/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:891 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_2"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:892 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_2"/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:893 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_2"/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:894 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_2"/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:895 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_2"/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:896 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_2"/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:897 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_2"/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:898 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_2"/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:899 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_2"/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:900 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_2"/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:901 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_2"/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:902 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_2"/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:903 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_2"/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:904 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_2"/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:905 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_2"/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:906 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_2"/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:907 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_2"/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:908 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_2"/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:909 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_2"/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:910 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_2"/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:911 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_2"/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:912 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_2"/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:913 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_2"/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:914 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_2"/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:915 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_2"/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:916 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_2"/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:917 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_2"/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:918 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_2"/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:919 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_2"/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:920 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_2"/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:921 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_2"/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:922 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_2"/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:923 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_2"/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:924 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_2"/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:925 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_2"/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:926 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_2"/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:937 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_2"/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:938 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_2"/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:939 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_2"/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:940 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_2"/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:941 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_2"/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:942 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_2"/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:943 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_2"/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:944 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_2"/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:945 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_2"/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:946 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_2"/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:947 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_2"/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:948 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_2"/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:949 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_2"/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:950 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_2"/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:951 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_2"/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:952 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_2"/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:953 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_2"/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:954 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_2"/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:955 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_2"/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:956 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_2"/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:957 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_2"/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:958 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_2"/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:959 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_2"/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:960 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_2"/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:961 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_2"/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:962 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_2"/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:963 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_2"/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:964 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_2"/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:965 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_2"/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:966 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_2"/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:967 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_2"/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:968 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_2"/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:969 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_2"/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:970 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_2"/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:971 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_2"/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:972 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_2"/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:983 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_2"/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:984 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_2"/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:985 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_2"/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:986 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_2"/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:987 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_2"/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:988 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_2"/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:989 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_2"/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:990 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_2"/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:991 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_2"/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:992 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_2"/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:993 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_2"/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:994 %kernel_mulmulmhsa_float_int_float_key_cache_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_addr_2"/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:995 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_2"/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:996 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_2"/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:997 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_2"/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:998 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_2"/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:999 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_2"/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1000 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_2"/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1001 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_2"/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1002 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_2"/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1003 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_2"/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1004 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_2"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1005 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_2"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1006 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_2"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1007 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_2"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1008 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_2"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1009 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_2"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1010 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_2"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1011 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_2"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1012 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_2"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1013 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_2"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1014 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_2"/></StgValue>
</operation>

<operation id="1356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1015 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_2"/></StgValue>
</operation>

<operation id="1357" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1016 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_2"/></StgValue>
</operation>

<operation id="1358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1017 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_2 = muxlogic i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_2"/></StgValue>
</operation>

<operation id="1359" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1018 %kernel_mulmulmhsa_float_int_float_key_cache_load_2 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_2"/></StgValue>
</operation>

<operation id="1360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1029 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_2"/></StgValue>
</operation>

<operation id="1361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1030 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_2"/></StgValue>
</operation>

<operation id="1362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1031 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_2"/></StgValue>
</operation>

<operation id="1363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1032 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_2"/></StgValue>
</operation>

<operation id="1364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1033 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_2"/></StgValue>
</operation>

<operation id="1365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1034 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_2"/></StgValue>
</operation>

<operation id="1366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1035 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_2"/></StgValue>
</operation>

<operation id="1367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1036 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_2"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1037 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_2"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1038 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_2"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1039 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_2"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1040 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_2"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1041 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_2"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1042 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_2"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1043 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_2"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1044 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_2"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1045 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_2"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1046 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_2"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1047 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_2"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1048 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_2"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1049 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_2"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1050 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_2"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1051 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_2"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1052 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_2"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1053 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_2"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1054 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_2"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1055 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_2"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1056 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_2"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1057 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_2"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1058 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_2"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1059 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_2"/></StgValue>
</operation>

<operation id="1391" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1060 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_2"/></StgValue>
</operation>

<operation id="1392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1061 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_2"/></StgValue>
</operation>

<operation id="1393" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1062 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_2"/></StgValue>
</operation>

<operation id="1394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1063 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_2"/></StgValue>
</operation>

<operation id="1395" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1064 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_2"/></StgValue>
</operation>

<operation id="1396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1075 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_2"/></StgValue>
</operation>

<operation id="1397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1076 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_2"/></StgValue>
</operation>

<operation id="1398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1077 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_2"/></StgValue>
</operation>

<operation id="1399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1078 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_2"/></StgValue>
</operation>

<operation id="1400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1079 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_2"/></StgValue>
</operation>

<operation id="1401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1080 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_2"/></StgValue>
</operation>

<operation id="1402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1081 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_2"/></StgValue>
</operation>

<operation id="1403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1082 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_2"/></StgValue>
</operation>

<operation id="1404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1083 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_2"/></StgValue>
</operation>

<operation id="1405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1084 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_2"/></StgValue>
</operation>

<operation id="1406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1085 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_2 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_2"/></StgValue>
</operation>

<operation id="1407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1086 %kernel_mhsa_float_int_float_key_cache_182 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_182"/></StgValue>
</operation>

<operation id="1408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1087 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_2"/></StgValue>
</operation>

<operation id="1409" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1088 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_2"/></StgValue>
</operation>

<operation id="1410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1089 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_2"/></StgValue>
</operation>

<operation id="1411" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1090 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_2"/></StgValue>
</operation>

<operation id="1412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1091 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_2"/></StgValue>
</operation>

<operation id="1413" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1092 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_2"/></StgValue>
</operation>

<operation id="1414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1093 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_2"/></StgValue>
</operation>

<operation id="1415" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1094 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_2"/></StgValue>
</operation>

<operation id="1416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1095 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_2"/></StgValue>
</operation>

<operation id="1417" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1096 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_2"/></StgValue>
</operation>

<operation id="1418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1097 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_2"/></StgValue>
</operation>

<operation id="1419" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1098 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_2"/></StgValue>
</operation>

<operation id="1420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1099 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_2"/></StgValue>
</operation>

<operation id="1421" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1100 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_2"/></StgValue>
</operation>

<operation id="1422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1101 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_2"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1102 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_2"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1103 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_2"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1104 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_2"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1105 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_2"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1106 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_2"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1107 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_2 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_2"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1108 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_2"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1109 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_183 = muxlogic i16 %kernel_mhsa_float_int_float_key_cache_182

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_183"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1110 %kernel_mhsa_float_int_float_key_cache_183 = load i16 %kernel_mhsa_float_int_float_key_cache_182

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_183"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="1432" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:51 %mul = fmul i32 %p_reload126_read, i32 %k_val

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1433" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:97 %mul138_1 = fmul i32 %p_reload125_read, i32 %k_val_1

]]></Node>
<StgValue><ssdm name="mul138_1"/></StgValue>
</operation>

<operation id="1434" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:143 %mul138_2 = fmul i32 %p_reload124_read, i32 %k_val_2

]]></Node>
<StgValue><ssdm name="mul138_2"/></StgValue>
</operation>

<operation id="1435" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:189 %mul138_3 = fmul i32 %p_reload123_read, i32 %k_val_3

]]></Node>
<StgValue><ssdm name="mul138_3"/></StgValue>
</operation>

<operation id="1436" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:235 %mul138_4 = fmul i32 %p_reload122_read, i32 %k_val_4

]]></Node>
<StgValue><ssdm name="mul138_4"/></StgValue>
</operation>

<operation id="1437" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:281 %mul138_5 = fmul i32 %p_reload121_read, i32 %k_val_5

]]></Node>
<StgValue><ssdm name="mul138_5"/></StgValue>
</operation>

<operation id="1438" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:327 %mul138_6 = fmul i32 %p_reload120_read, i32 %k_val_6

]]></Node>
<StgValue><ssdm name="mul138_6"/></StgValue>
</operation>

<operation id="1439" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:373 %mul138_7 = fmul i32 %p_reload119_read, i32 %k_val_7

]]></Node>
<StgValue><ssdm name="mul138_7"/></StgValue>
</operation>

<operation id="1440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:420 %muxLogicI0_to_mul138_8 = muxlogic i32 %p_reload118_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_8"/></StgValue>
</operation>

<operation id="1441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:421 %muxLogicI1_to_mul138_8 = muxlogic i32 %k_val_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_8"/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:466 %muxLogicI0_to_mul138_9 = muxlogic i32 %p_reload117_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_9"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:467 %muxLogicI1_to_mul138_9 = muxlogic i32 %k_val_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_9"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:512 %muxLogicI0_to_mul138_s = muxlogic i32 %p_reload116_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_s"/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:513 %muxLogicI1_to_mul138_s = muxlogic i32 %k_val_10

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_s"/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:558 %muxLogicI0_to_mul138_10 = muxlogic i32 %p_reload115_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_10"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:559 %muxLogicI1_to_mul138_10 = muxlogic i32 %k_val_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_10"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:604 %muxLogicI0_to_mul138_11 = muxlogic i32 %p_reload114_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_11"/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:605 %muxLogicI1_to_mul138_11 = muxlogic i32 %k_val_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_11"/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:650 %muxLogicI0_to_mul138_12 = muxlogic i32 %p_reload113_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_12"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:651 %muxLogicI1_to_mul138_12 = muxlogic i32 %k_val_13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_12"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:696 %muxLogicI0_to_mul138_13 = muxlogic i32 %p_reload112_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_13"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:697 %muxLogicI1_to_mul138_13 = muxlogic i32 %k_val_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_13"/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:742 %muxLogicI0_to_mul138_14 = muxlogic i32 %p_reload111_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_14"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:743 %muxLogicI1_to_mul138_14 = muxlogic i32 %k_val_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_14"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:766 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_2"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:768 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_2"/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:770 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_2"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:772 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_2"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:774 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_2"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:776 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_2"/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:778 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_2"/></StgValue>
</operation>

<operation id="1463" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:780 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_2"/></StgValue>
</operation>

<operation id="1464" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:782 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_2"/></StgValue>
</operation>

<operation id="1465" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:784 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_2"/></StgValue>
</operation>

<operation id="1466" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:786 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_2"/></StgValue>
</operation>

<operation id="1467" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:788 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_2"/></StgValue>
</operation>

<operation id="1468" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:789 %k_val_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_2, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_2, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_2, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_2, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_2, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_2, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_2, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_2, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_2, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_2, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_2, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_2, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_16"/></StgValue>
</operation>

<operation id="1469" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:812 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_2"/></StgValue>
</operation>

<operation id="1470" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:814 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_2"/></StgValue>
</operation>

<operation id="1471" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:816 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_2"/></StgValue>
</operation>

<operation id="1472" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:818 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_2"/></StgValue>
</operation>

<operation id="1473" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:820 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_2"/></StgValue>
</operation>

<operation id="1474" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:822 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_2"/></StgValue>
</operation>

<operation id="1475" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:824 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_2"/></StgValue>
</operation>

<operation id="1476" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:826 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_2"/></StgValue>
</operation>

<operation id="1477" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:828 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_2"/></StgValue>
</operation>

<operation id="1478" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:830 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_2"/></StgValue>
</operation>

<operation id="1479" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:832 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_2"/></StgValue>
</operation>

<operation id="1480" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:834 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_2"/></StgValue>
</operation>

<operation id="1481" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:835 %k_val_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_2, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_2, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_2, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_2, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_2, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_2, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_2, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_2, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_2, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_2, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_2, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_2, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_17"/></StgValue>
</operation>

<operation id="1482" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:858 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_2"/></StgValue>
</operation>

<operation id="1483" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:860 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_2"/></StgValue>
</operation>

<operation id="1484" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:862 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_2"/></StgValue>
</operation>

<operation id="1485" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:864 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_2"/></StgValue>
</operation>

<operation id="1486" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:866 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_2"/></StgValue>
</operation>

<operation id="1487" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:868 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_2"/></StgValue>
</operation>

<operation id="1488" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:870 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_2"/></StgValue>
</operation>

<operation id="1489" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:872 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_2"/></StgValue>
</operation>

<operation id="1490" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:874 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_2"/></StgValue>
</operation>

<operation id="1491" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:876 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_2"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:878 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_2"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:880 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_2"/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:881 %k_val_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_2, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_2, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_2, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_2, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_2, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_2, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_2, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_2, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_2, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_2, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_2, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_2, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_18"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:904 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_2"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:906 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_2"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:908 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_2"/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:910 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_2"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:912 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_2"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:914 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_2"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:916 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_2"/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:918 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_2"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:920 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_2"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:922 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_2"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:924 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_2"/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:926 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_2"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:927 %k_val_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_2, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_2, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_2, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_2, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_2, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_2, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_2, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_2, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_2, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_2, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_2, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_2, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_19"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:950 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_2"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:952 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_2"/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:954 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_2"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:956 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_2"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:958 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_2"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:960 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_2"/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:962 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_2"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:964 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_2"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:966 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_2"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:968 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_2"/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:970 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_2"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:972 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_2"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:973 %k_val_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_2, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_2, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_2, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_2, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_2, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_2, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_2, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_2, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_2, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_2, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_2, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_2, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_20"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:996 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_2"/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:998 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_2"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1000 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_2"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1002 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_2"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1004 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_2"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1006 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_2"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1008 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_2"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1010 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_2"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1012 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_2"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1014 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_2"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1016 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_2"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1018 %kernel_mulmulmhsa_float_int_float_key_cache_load_2 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_2

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_2"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1019 %k_val_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_2, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_2, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_2, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_2, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_2, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_2, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_2, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_2, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_2, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_2, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_2, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_load_2, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_21"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1042 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_2"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1044 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_2"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1046 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_2"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1048 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_2"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1050 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_2"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1052 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_2"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1054 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_2"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1056 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_2"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1058 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_2"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1060 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_2"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1062 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_2"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1064 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_2"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1065 %k_val_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_2, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_2, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_2, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_2, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_2, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_2, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_2, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_2, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_2, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_2, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_2, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_2, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_22"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1088 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_2"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1090 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_2"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1092 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_2"/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1094 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_2"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1096 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_2"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1098 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_2"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1100 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_2"/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1102 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_2"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1104 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_2"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1106 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_2"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1108 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_2 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_2

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_2"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1110 %kernel_mhsa_float_int_float_key_cache_183 = load i16 %kernel_mhsa_float_int_float_key_cache_182

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_183"/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1111 %k_val_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_2, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_2, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_2, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_2, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_2, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_2, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_2, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_2, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_2, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_2, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_2, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_183, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_23"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1121 %or_ln158_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %tmp_29, i2 3

]]></Node>
<StgValue><ssdm name="or_ln158_2"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1122 %zext_ln158_3 = zext i16 %or_ln158_2

]]></Node>
<StgValue><ssdm name="zext_ln158_3"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1123 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_3"/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1124 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_3"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1125 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_3"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1126 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_3"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1127 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_3"/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1128 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_3"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1129 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_3"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1130 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_3"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1131 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_3"/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1132 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_3"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1133 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_3"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1134 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_3"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1135 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_3"/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1136 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_3"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1137 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_3"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1138 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_3"/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1139 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_3"/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1140 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_3"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1141 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_3"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1142 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_3"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1143 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_3"/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1144 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_3"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1145 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_3"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1146 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_3"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1147 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_3"/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1148 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_3"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1149 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_3"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1150 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_3"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1151 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_3"/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1152 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_3"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1153 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_3"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1154 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_3"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1155 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_3"/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1156 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_3"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1157 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_3"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1158 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_3"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1169 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_3"/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1170 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_3"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1171 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_3"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1172 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_3"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1173 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_3"/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1174 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_3"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1175 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_3"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1176 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_3"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1177 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_3"/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1178 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_3"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1179 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_3"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1180 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_3"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1181 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_3"/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1182 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_3"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1183 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_3"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1184 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_3"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1185 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_3"/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1186 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_3"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1187 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_3"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1188 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_3"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1189 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_3"/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1190 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_3"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1191 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_3"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1192 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_3"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1193 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_3"/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1194 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_3"/></StgValue>
</operation>

<operation id="1624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1195 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_3"/></StgValue>
</operation>

<operation id="1625" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1196 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_3"/></StgValue>
</operation>

<operation id="1626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1197 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_3"/></StgValue>
</operation>

<operation id="1627" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1198 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_3"/></StgValue>
</operation>

<operation id="1628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1199 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_3"/></StgValue>
</operation>

<operation id="1629" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1200 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_3"/></StgValue>
</operation>

<operation id="1630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1201 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_3"/></StgValue>
</operation>

<operation id="1631" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1202 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_3"/></StgValue>
</operation>

<operation id="1632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1203 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_3"/></StgValue>
</operation>

<operation id="1633" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1204 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_3"/></StgValue>
</operation>

<operation id="1634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1215 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_3"/></StgValue>
</operation>

<operation id="1635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1216 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_3"/></StgValue>
</operation>

<operation id="1636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1217 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_3"/></StgValue>
</operation>

<operation id="1637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1218 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_3"/></StgValue>
</operation>

<operation id="1638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1219 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_3"/></StgValue>
</operation>

<operation id="1639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1220 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_3"/></StgValue>
</operation>

<operation id="1640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1221 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_3"/></StgValue>
</operation>

<operation id="1641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1222 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_3"/></StgValue>
</operation>

<operation id="1642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1223 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_3"/></StgValue>
</operation>

<operation id="1643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1224 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_3"/></StgValue>
</operation>

<operation id="1644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1225 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_3"/></StgValue>
</operation>

<operation id="1645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1226 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_3"/></StgValue>
</operation>

<operation id="1646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1227 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_3"/></StgValue>
</operation>

<operation id="1647" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1228 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_3"/></StgValue>
</operation>

<operation id="1648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1229 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_3"/></StgValue>
</operation>

<operation id="1649" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1230 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_3"/></StgValue>
</operation>

<operation id="1650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1231 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_3"/></StgValue>
</operation>

<operation id="1651" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1232 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_3"/></StgValue>
</operation>

<operation id="1652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1233 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_3"/></StgValue>
</operation>

<operation id="1653" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1234 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_3"/></StgValue>
</operation>

<operation id="1654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1235 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_3"/></StgValue>
</operation>

<operation id="1655" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1236 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_3"/></StgValue>
</operation>

<operation id="1656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1237 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_3"/></StgValue>
</operation>

<operation id="1657" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1238 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_3"/></StgValue>
</operation>

<operation id="1658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1239 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_3"/></StgValue>
</operation>

<operation id="1659" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1240 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_3"/></StgValue>
</operation>

<operation id="1660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1241 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_3"/></StgValue>
</operation>

<operation id="1661" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1242 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_3"/></StgValue>
</operation>

<operation id="1662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1243 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_3"/></StgValue>
</operation>

<operation id="1663" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1244 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_3"/></StgValue>
</operation>

<operation id="1664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1245 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_3"/></StgValue>
</operation>

<operation id="1665" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1246 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_3"/></StgValue>
</operation>

<operation id="1666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1247 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_3"/></StgValue>
</operation>

<operation id="1667" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1248 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_3"/></StgValue>
</operation>

<operation id="1668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1249 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_3"/></StgValue>
</operation>

<operation id="1669" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1250 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_3"/></StgValue>
</operation>

<operation id="1670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1261 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_3"/></StgValue>
</operation>

<operation id="1671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1262 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_3"/></StgValue>
</operation>

<operation id="1672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1263 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_3"/></StgValue>
</operation>

<operation id="1673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1264 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_3"/></StgValue>
</operation>

<operation id="1674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1265 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_3"/></StgValue>
</operation>

<operation id="1675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1266 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_3"/></StgValue>
</operation>

<operation id="1676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1267 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_3"/></StgValue>
</operation>

<operation id="1677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1268 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_3"/></StgValue>
</operation>

<operation id="1678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1269 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_3"/></StgValue>
</operation>

<operation id="1679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1270 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_3"/></StgValue>
</operation>

<operation id="1680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1271 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_3"/></StgValue>
</operation>

<operation id="1681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1272 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_3"/></StgValue>
</operation>

<operation id="1682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1273 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_3"/></StgValue>
</operation>

<operation id="1683" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1274 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_3"/></StgValue>
</operation>

<operation id="1684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1275 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_3"/></StgValue>
</operation>

<operation id="1685" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1276 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_3"/></StgValue>
</operation>

<operation id="1686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1277 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_3"/></StgValue>
</operation>

<operation id="1687" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1278 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_3"/></StgValue>
</operation>

<operation id="1688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1279 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_3"/></StgValue>
</operation>

<operation id="1689" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1280 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_3"/></StgValue>
</operation>

<operation id="1690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1281 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_3"/></StgValue>
</operation>

<operation id="1691" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1282 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_3"/></StgValue>
</operation>

<operation id="1692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1283 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_3"/></StgValue>
</operation>

<operation id="1693" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1284 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_3"/></StgValue>
</operation>

<operation id="1694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1285 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_3"/></StgValue>
</operation>

<operation id="1695" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1286 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_3"/></StgValue>
</operation>

<operation id="1696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1287 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_3"/></StgValue>
</operation>

<operation id="1697" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1288 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_3"/></StgValue>
</operation>

<operation id="1698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1289 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_3"/></StgValue>
</operation>

<operation id="1699" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1290 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_3"/></StgValue>
</operation>

<operation id="1700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1291 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_3"/></StgValue>
</operation>

<operation id="1701" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1292 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_3"/></StgValue>
</operation>

<operation id="1702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1293 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_3"/></StgValue>
</operation>

<operation id="1703" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1294 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_3"/></StgValue>
</operation>

<operation id="1704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1295 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_3"/></StgValue>
</operation>

<operation id="1705" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1296 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_3"/></StgValue>
</operation>

<operation id="1706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1307 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_3"/></StgValue>
</operation>

<operation id="1707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1308 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_3"/></StgValue>
</operation>

<operation id="1708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1309 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_3"/></StgValue>
</operation>

<operation id="1709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1310 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_3"/></StgValue>
</operation>

<operation id="1710" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1311 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_3"/></StgValue>
</operation>

<operation id="1711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1312 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_3"/></StgValue>
</operation>

<operation id="1712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1313 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_3"/></StgValue>
</operation>

<operation id="1713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1314 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_3"/></StgValue>
</operation>

<operation id="1714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1315 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_3"/></StgValue>
</operation>

<operation id="1715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1316 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_3"/></StgValue>
</operation>

<operation id="1716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1317 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_3"/></StgValue>
</operation>

<operation id="1717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1318 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_3"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1319 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_3"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1320 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_3"/></StgValue>
</operation>

<operation id="1720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1321 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_3"/></StgValue>
</operation>

<operation id="1721" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1322 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_3"/></StgValue>
</operation>

<operation id="1722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1323 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_3"/></StgValue>
</operation>

<operation id="1723" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1324 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_3"/></StgValue>
</operation>

<operation id="1724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1325 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_3"/></StgValue>
</operation>

<operation id="1725" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1326 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_3"/></StgValue>
</operation>

<operation id="1726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1327 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_3"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1328 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_3"/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1329 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_3"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1330 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_3"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1331 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_3"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1332 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_3"/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1333 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_3"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1334 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_3"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1335 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_3"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1336 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_3"/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1337 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_3"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1338 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_3"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1339 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_3"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1340 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_3"/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1341 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_3"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1342 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_3"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1353 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_3"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1354 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_3"/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1355 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_3"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1356 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_3"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1357 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_3"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1358 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_3"/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1359 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_3"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1360 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_3"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1361 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_3"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1362 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_3"/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1363 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_3"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1364 %kernel_mulmulmhsa_float_int_float_key_cache_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_addr_3"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1365 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_3"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1366 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_3"/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1367 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_3"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1368 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_3"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1369 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_3"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1370 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_3"/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1371 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_3"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1372 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_3"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1373 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_3"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1374 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_3"/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1375 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_3"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1376 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_3"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1377 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_3"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1378 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_3"/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1379 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_3"/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1380 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_3"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1381 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_3"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1382 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_3"/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1383 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_3"/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1384 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_3"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1385 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_3"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1386 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_3"/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1387 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_3 = muxlogic i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_3"/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1388 %kernel_mulmulmhsa_float_int_float_key_cache_load_3 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_3"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1399 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_3"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1400 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_3"/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1401 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_3"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1402 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_3"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1403 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_3"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1404 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_3"/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1405 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_3"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1406 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_3"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1407 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_3"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1408 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_3"/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1409 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_3"/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1410 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_3"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1411 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_3"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1412 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_3"/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1413 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_3"/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1414 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_3"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1415 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_3"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1416 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_3"/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1417 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_3"/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1418 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_3"/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1419 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_3"/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1420 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_3"/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1421 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_3"/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1422 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_3"/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1423 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_3"/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1424 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_3"/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1425 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_3"/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1426 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_3"/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1427 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_3"/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1428 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_3"/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1429 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_3"/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1430 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_3"/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1431 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_3"/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1432 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_3"/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1433 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_3"/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1434 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_3"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1445 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_3"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1446 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_3"/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1447 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_3"/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1448 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_3"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1449 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_3"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1450 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_3"/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1451 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_3"/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1452 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_3"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1453 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_3"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1454 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_3"/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1455 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_3 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_3"/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1456 %kernel_mhsa_float_int_float_key_cache_184 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_184"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1457 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_3"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1458 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_3"/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1459 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_3"/></StgValue>
</operation>

<operation id="1829" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1460 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_3"/></StgValue>
</operation>

<operation id="1830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1461 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_3"/></StgValue>
</operation>

<operation id="1831" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1462 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_3"/></StgValue>
</operation>

<operation id="1832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1463 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_3"/></StgValue>
</operation>

<operation id="1833" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1464 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_3"/></StgValue>
</operation>

<operation id="1834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1465 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_3"/></StgValue>
</operation>

<operation id="1835" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1466 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_3"/></StgValue>
</operation>

<operation id="1836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1467 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_3"/></StgValue>
</operation>

<operation id="1837" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1468 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_3"/></StgValue>
</operation>

<operation id="1838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1469 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_3"/></StgValue>
</operation>

<operation id="1839" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1470 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_3"/></StgValue>
</operation>

<operation id="1840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1471 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_3"/></StgValue>
</operation>

<operation id="1841" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1472 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_3"/></StgValue>
</operation>

<operation id="1842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1473 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_3"/></StgValue>
</operation>

<operation id="1843" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1474 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_3"/></StgValue>
</operation>

<operation id="1844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1475 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_3"/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1476 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_3"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1477 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_3 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_3

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_3"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1478 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_3"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1479 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_185 = muxlogic i16 %kernel_mhsa_float_int_float_key_cache_184

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_185"/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1480 %kernel_mhsa_float_int_float_key_cache_185 = load i16 %kernel_mhsa_float_int_float_key_cache_184

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_185"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="1850" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:51 %mul = fmul i32 %p_reload126_read, i32 %k_val

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="1851" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:97 %mul138_1 = fmul i32 %p_reload125_read, i32 %k_val_1

]]></Node>
<StgValue><ssdm name="mul138_1"/></StgValue>
</operation>

<operation id="1852" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:143 %mul138_2 = fmul i32 %p_reload124_read, i32 %k_val_2

]]></Node>
<StgValue><ssdm name="mul138_2"/></StgValue>
</operation>

<operation id="1853" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:189 %mul138_3 = fmul i32 %p_reload123_read, i32 %k_val_3

]]></Node>
<StgValue><ssdm name="mul138_3"/></StgValue>
</operation>

<operation id="1854" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:235 %mul138_4 = fmul i32 %p_reload122_read, i32 %k_val_4

]]></Node>
<StgValue><ssdm name="mul138_4"/></StgValue>
</operation>

<operation id="1855" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:281 %mul138_5 = fmul i32 %p_reload121_read, i32 %k_val_5

]]></Node>
<StgValue><ssdm name="mul138_5"/></StgValue>
</operation>

<operation id="1856" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:327 %mul138_6 = fmul i32 %p_reload120_read, i32 %k_val_6

]]></Node>
<StgValue><ssdm name="mul138_6"/></StgValue>
</operation>

<operation id="1857" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:373 %mul138_7 = fmul i32 %p_reload119_read, i32 %k_val_7

]]></Node>
<StgValue><ssdm name="mul138_7"/></StgValue>
</operation>

<operation id="1858" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:422 %mul138_8 = fmul i32 %p_reload118_read, i32 %k_val_8

]]></Node>
<StgValue><ssdm name="mul138_8"/></StgValue>
</operation>

<operation id="1859" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:468 %mul138_9 = fmul i32 %p_reload117_read, i32 %k_val_9

]]></Node>
<StgValue><ssdm name="mul138_9"/></StgValue>
</operation>

<operation id="1860" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:514 %mul138_s = fmul i32 %p_reload116_read, i32 %k_val_10

]]></Node>
<StgValue><ssdm name="mul138_s"/></StgValue>
</operation>

<operation id="1861" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:560 %mul138_10 = fmul i32 %p_reload115_read, i32 %k_val_11

]]></Node>
<StgValue><ssdm name="mul138_10"/></StgValue>
</operation>

<operation id="1862" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:606 %mul138_11 = fmul i32 %p_reload114_read, i32 %k_val_12

]]></Node>
<StgValue><ssdm name="mul138_11"/></StgValue>
</operation>

<operation id="1863" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:652 %mul138_12 = fmul i32 %p_reload113_read, i32 %k_val_13

]]></Node>
<StgValue><ssdm name="mul138_12"/></StgValue>
</operation>

<operation id="1864" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:698 %mul138_13 = fmul i32 %p_reload112_read, i32 %k_val_14

]]></Node>
<StgValue><ssdm name="mul138_13"/></StgValue>
</operation>

<operation id="1865" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:744 %mul138_14 = fmul i32 %p_reload111_read, i32 %k_val_15

]]></Node>
<StgValue><ssdm name="mul138_14"/></StgValue>
</operation>

<operation id="1866" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:791 %muxLogicI0_to_mul138_15 = muxlogic i32 %p_reload110_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_15"/></StgValue>
</operation>

<operation id="1867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:792 %muxLogicI1_to_mul138_15 = muxlogic i32 %k_val_16

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_15"/></StgValue>
</operation>

<operation id="1868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:837 %muxLogicI0_to_mul138_16 = muxlogic i32 %p_reload109_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_16"/></StgValue>
</operation>

<operation id="1869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:838 %muxLogicI1_to_mul138_16 = muxlogic i32 %k_val_17

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_16"/></StgValue>
</operation>

<operation id="1870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:883 %muxLogicI0_to_mul138_17 = muxlogic i32 %p_reload108_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_17"/></StgValue>
</operation>

<operation id="1871" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:884 %muxLogicI1_to_mul138_17 = muxlogic i32 %k_val_18

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_17"/></StgValue>
</operation>

<operation id="1872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:929 %muxLogicI0_to_mul138_18 = muxlogic i32 %p_reload107_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_18"/></StgValue>
</operation>

<operation id="1873" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:930 %muxLogicI1_to_mul138_18 = muxlogic i32 %k_val_19

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_18"/></StgValue>
</operation>

<operation id="1874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:975 %muxLogicI0_to_mul138_19 = muxlogic i32 %p_reload106_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_19"/></StgValue>
</operation>

<operation id="1875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:976 %muxLogicI1_to_mul138_19 = muxlogic i32 %k_val_20

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_19"/></StgValue>
</operation>

<operation id="1876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1021 %muxLogicI0_to_mul138_20 = muxlogic i32 %p_reload105_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_20"/></StgValue>
</operation>

<operation id="1877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1022 %muxLogicI1_to_mul138_20 = muxlogic i32 %k_val_21

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_20"/></StgValue>
</operation>

<operation id="1878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1067 %muxLogicI0_to_mul138_21 = muxlogic i32 %p_reload104_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_21"/></StgValue>
</operation>

<operation id="1879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1068 %muxLogicI1_to_mul138_21 = muxlogic i32 %k_val_22

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_21"/></StgValue>
</operation>

<operation id="1880" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1113 %muxLogicI0_to_mul138_22 = muxlogic i32 %p_reload103_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_22"/></StgValue>
</operation>

<operation id="1881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1114 %muxLogicI1_to_mul138_22 = muxlogic i32 %k_val_23

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_22"/></StgValue>
</operation>

<operation id="1882" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1136 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_3"/></StgValue>
</operation>

<operation id="1883" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1138 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_3"/></StgValue>
</operation>

<operation id="1884" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1140 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_3"/></StgValue>
</operation>

<operation id="1885" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1142 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_3"/></StgValue>
</operation>

<operation id="1886" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1144 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_3"/></StgValue>
</operation>

<operation id="1887" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1146 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_3"/></StgValue>
</operation>

<operation id="1888" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1148 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_3"/></StgValue>
</operation>

<operation id="1889" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1150 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_3"/></StgValue>
</operation>

<operation id="1890" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1152 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_3"/></StgValue>
</operation>

<operation id="1891" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1154 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_3"/></StgValue>
</operation>

<operation id="1892" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1156 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_3"/></StgValue>
</operation>

<operation id="1893" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1158 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_3"/></StgValue>
</operation>

<operation id="1894" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1159 %k_val_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_3, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_3, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_3, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_3, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_3, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_3, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_3, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_3, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_3, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_3, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_3, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_3, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_24"/></StgValue>
</operation>

<operation id="1895" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1182 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_3"/></StgValue>
</operation>

<operation id="1896" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1184 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_3"/></StgValue>
</operation>

<operation id="1897" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1186 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_3"/></StgValue>
</operation>

<operation id="1898" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1188 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_3"/></StgValue>
</operation>

<operation id="1899" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1190 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_3"/></StgValue>
</operation>

<operation id="1900" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1192 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_3"/></StgValue>
</operation>

<operation id="1901" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1194 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_3"/></StgValue>
</operation>

<operation id="1902" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1196 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_3"/></StgValue>
</operation>

<operation id="1903" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1198 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_3"/></StgValue>
</operation>

<operation id="1904" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1200 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_3"/></StgValue>
</operation>

<operation id="1905" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1202 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_3"/></StgValue>
</operation>

<operation id="1906" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1204 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_3"/></StgValue>
</operation>

<operation id="1907" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1205 %k_val_25 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_3, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_3, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_3, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_3, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_3, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_3, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_3, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_3, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_3, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_3, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_3, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_3, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_25"/></StgValue>
</operation>

<operation id="1908" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1228 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_3"/></StgValue>
</operation>

<operation id="1909" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1230 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_3"/></StgValue>
</operation>

<operation id="1910" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1232 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_3"/></StgValue>
</operation>

<operation id="1911" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1234 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_3"/></StgValue>
</operation>

<operation id="1912" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1236 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_3"/></StgValue>
</operation>

<operation id="1913" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1238 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_3"/></StgValue>
</operation>

<operation id="1914" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1240 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_3"/></StgValue>
</operation>

<operation id="1915" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1242 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_3"/></StgValue>
</operation>

<operation id="1916" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1244 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_3"/></StgValue>
</operation>

<operation id="1917" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1246 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_3"/></StgValue>
</operation>

<operation id="1918" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1248 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_3"/></StgValue>
</operation>

<operation id="1919" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1250 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_3"/></StgValue>
</operation>

<operation id="1920" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1251 %k_val_26 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_3, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_3, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_3, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_3, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_3, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_3, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_3, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_3, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_3, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_3, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_3, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_3, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_26"/></StgValue>
</operation>

<operation id="1921" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1274 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_3"/></StgValue>
</operation>

<operation id="1922" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1276 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_3"/></StgValue>
</operation>

<operation id="1923" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1278 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_3"/></StgValue>
</operation>

<operation id="1924" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1280 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_3"/></StgValue>
</operation>

<operation id="1925" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1282 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_3"/></StgValue>
</operation>

<operation id="1926" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1284 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_3"/></StgValue>
</operation>

<operation id="1927" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1286 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_3"/></StgValue>
</operation>

<operation id="1928" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1288 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_3"/></StgValue>
</operation>

<operation id="1929" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1290 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_3"/></StgValue>
</operation>

<operation id="1930" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1292 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_3"/></StgValue>
</operation>

<operation id="1931" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1294 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_3"/></StgValue>
</operation>

<operation id="1932" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1296 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_3"/></StgValue>
</operation>

<operation id="1933" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1297 %k_val_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_3, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_3, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_3, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_3, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_3, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_3, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_3, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_3, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_3, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_3, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_3, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_3, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_27"/></StgValue>
</operation>

<operation id="1934" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1320 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_3"/></StgValue>
</operation>

<operation id="1935" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1322 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_3"/></StgValue>
</operation>

<operation id="1936" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1324 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_3"/></StgValue>
</operation>

<operation id="1937" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1326 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_3"/></StgValue>
</operation>

<operation id="1938" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1328 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_3"/></StgValue>
</operation>

<operation id="1939" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1330 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_3"/></StgValue>
</operation>

<operation id="1940" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1332 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_3"/></StgValue>
</operation>

<operation id="1941" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1334 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_3"/></StgValue>
</operation>

<operation id="1942" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1336 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_3"/></StgValue>
</operation>

<operation id="1943" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1338 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_3"/></StgValue>
</operation>

<operation id="1944" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1340 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_3"/></StgValue>
</operation>

<operation id="1945" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1342 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_3"/></StgValue>
</operation>

<operation id="1946" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1343 %k_val_28 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_3, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_3, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_3, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_3, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_3, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_3, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_3, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_3, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_3, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_3, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_3, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_3, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_28"/></StgValue>
</operation>

<operation id="1947" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1366 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_3"/></StgValue>
</operation>

<operation id="1948" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1368 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_3"/></StgValue>
</operation>

<operation id="1949" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1370 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_3"/></StgValue>
</operation>

<operation id="1950" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1372 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_3"/></StgValue>
</operation>

<operation id="1951" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1374 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_3"/></StgValue>
</operation>

<operation id="1952" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1376 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_3"/></StgValue>
</operation>

<operation id="1953" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1378 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_3"/></StgValue>
</operation>

<operation id="1954" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1380 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_3"/></StgValue>
</operation>

<operation id="1955" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1382 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_3"/></StgValue>
</operation>

<operation id="1956" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1384 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_3"/></StgValue>
</operation>

<operation id="1957" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1386 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_3"/></StgValue>
</operation>

<operation id="1958" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1388 %kernel_mulmulmhsa_float_int_float_key_cache_load_3 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_3

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_3"/></StgValue>
</operation>

<operation id="1959" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1389 %k_val_29 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_3, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_3, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_3, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_3, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_3, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_3, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_3, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_3, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_3, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_3, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_3, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_load_3, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_29"/></StgValue>
</operation>

<operation id="1960" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1412 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_3"/></StgValue>
</operation>

<operation id="1961" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1414 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_3"/></StgValue>
</operation>

<operation id="1962" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1416 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_3"/></StgValue>
</operation>

<operation id="1963" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1418 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_3"/></StgValue>
</operation>

<operation id="1964" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1420 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_3"/></StgValue>
</operation>

<operation id="1965" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1422 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_3"/></StgValue>
</operation>

<operation id="1966" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1424 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_3"/></StgValue>
</operation>

<operation id="1967" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1426 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_3"/></StgValue>
</operation>

<operation id="1968" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1428 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_3"/></StgValue>
</operation>

<operation id="1969" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1430 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_3"/></StgValue>
</operation>

<operation id="1970" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1432 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_3"/></StgValue>
</operation>

<operation id="1971" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1434 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_3"/></StgValue>
</operation>

<operation id="1972" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1435 %k_val_30 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_3, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_3, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_3, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_3, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_3, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_3, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_3, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_3, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_3, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_3, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_3, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_3, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_30"/></StgValue>
</operation>

<operation id="1973" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1458 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_3"/></StgValue>
</operation>

<operation id="1974" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1460 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_3"/></StgValue>
</operation>

<operation id="1975" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1462 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_3"/></StgValue>
</operation>

<operation id="1976" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1464 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_3"/></StgValue>
</operation>

<operation id="1977" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1466 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_3"/></StgValue>
</operation>

<operation id="1978" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1468 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_3"/></StgValue>
</operation>

<operation id="1979" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1470 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_3"/></StgValue>
</operation>

<operation id="1980" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1472 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_3"/></StgValue>
</operation>

<operation id="1981" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1474 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_3"/></StgValue>
</operation>

<operation id="1982" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1476 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_3"/></StgValue>
</operation>

<operation id="1983" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1478 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_3 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_3

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_3"/></StgValue>
</operation>

<operation id="1984" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1480 %kernel_mhsa_float_int_float_key_cache_185 = load i16 %kernel_mhsa_float_int_float_key_cache_184

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_185"/></StgValue>
</operation>

<operation id="1985" st_id="6" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1481 %k_val_31 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_3, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_3, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_3, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_3, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_3, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_3, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_3, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_3, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_3, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_3, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_3, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_185, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_31"/></StgValue>
</operation>

<operation id="1986" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1492 %or_ln158_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %tmp_30, i3 4

]]></Node>
<StgValue><ssdm name="or_ln158_3"/></StgValue>
</operation>

<operation id="1987" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="64" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1493 %zext_ln158_4 = zext i16 %or_ln158_3

]]></Node>
<StgValue><ssdm name="zext_ln158_4"/></StgValue>
</operation>

<operation id="1988" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1494 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_4"/></StgValue>
</operation>

<operation id="1989" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1495 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_4"/></StgValue>
</operation>

<operation id="1990" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1496 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_4"/></StgValue>
</operation>

<operation id="1991" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1497 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_4"/></StgValue>
</operation>

<operation id="1992" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1498 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_4"/></StgValue>
</operation>

<operation id="1993" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1499 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_4"/></StgValue>
</operation>

<operation id="1994" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1500 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_4"/></StgValue>
</operation>

<operation id="1995" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1501 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_4"/></StgValue>
</operation>

<operation id="1996" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1502 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_4"/></StgValue>
</operation>

<operation id="1997" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1503 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_4"/></StgValue>
</operation>

<operation id="1998" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1504 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_4"/></StgValue>
</operation>

<operation id="1999" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1505 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_4"/></StgValue>
</operation>

<operation id="2000" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1506 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_4"/></StgValue>
</operation>

<operation id="2001" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1507 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_4"/></StgValue>
</operation>

<operation id="2002" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1508 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_4"/></StgValue>
</operation>

<operation id="2003" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1509 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_4"/></StgValue>
</operation>

<operation id="2004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1510 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_4"/></StgValue>
</operation>

<operation id="2005" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1511 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_4"/></StgValue>
</operation>

<operation id="2006" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1512 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_4"/></StgValue>
</operation>

<operation id="2007" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1513 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_4"/></StgValue>
</operation>

<operation id="2008" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1514 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_4"/></StgValue>
</operation>

<operation id="2009" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1515 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_4"/></StgValue>
</operation>

<operation id="2010" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1516 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_4"/></StgValue>
</operation>

<operation id="2011" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1517 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_4"/></StgValue>
</operation>

<operation id="2012" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1518 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_4"/></StgValue>
</operation>

<operation id="2013" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1519 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_4"/></StgValue>
</operation>

<operation id="2014" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1520 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_4"/></StgValue>
</operation>

<operation id="2015" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1521 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_4"/></StgValue>
</operation>

<operation id="2016" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1522 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_4"/></StgValue>
</operation>

<operation id="2017" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1523 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_4"/></StgValue>
</operation>

<operation id="2018" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1524 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_4"/></StgValue>
</operation>

<operation id="2019" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1525 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_4"/></StgValue>
</operation>

<operation id="2020" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1526 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_4"/></StgValue>
</operation>

<operation id="2021" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1527 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_4"/></StgValue>
</operation>

<operation id="2022" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1528 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_4"/></StgValue>
</operation>

<operation id="2023" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1529 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_4"/></StgValue>
</operation>

<operation id="2024" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1540 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_4"/></StgValue>
</operation>

<operation id="2025" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1541 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_4"/></StgValue>
</operation>

<operation id="2026" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1542 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_4"/></StgValue>
</operation>

<operation id="2027" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1543 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_4"/></StgValue>
</operation>

<operation id="2028" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1544 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_4"/></StgValue>
</operation>

<operation id="2029" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1545 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_4"/></StgValue>
</operation>

<operation id="2030" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1546 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_4"/></StgValue>
</operation>

<operation id="2031" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1547 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_4"/></StgValue>
</operation>

<operation id="2032" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1548 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_4"/></StgValue>
</operation>

<operation id="2033" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1549 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_4"/></StgValue>
</operation>

<operation id="2034" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1550 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_4"/></StgValue>
</operation>

<operation id="2035" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1551 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_4"/></StgValue>
</operation>

<operation id="2036" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1552 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_4"/></StgValue>
</operation>

<operation id="2037" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1553 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_4"/></StgValue>
</operation>

<operation id="2038" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1554 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_4"/></StgValue>
</operation>

<operation id="2039" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1555 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_4"/></StgValue>
</operation>

<operation id="2040" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1556 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_4"/></StgValue>
</operation>

<operation id="2041" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1557 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_4"/></StgValue>
</operation>

<operation id="2042" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1558 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_4"/></StgValue>
</operation>

<operation id="2043" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1559 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_4"/></StgValue>
</operation>

<operation id="2044" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1560 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_4"/></StgValue>
</operation>

<operation id="2045" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1561 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_4"/></StgValue>
</operation>

<operation id="2046" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1562 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_4"/></StgValue>
</operation>

<operation id="2047" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1563 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_4"/></StgValue>
</operation>

<operation id="2048" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1564 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_4"/></StgValue>
</operation>

<operation id="2049" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1565 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_4"/></StgValue>
</operation>

<operation id="2050" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1566 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_4"/></StgValue>
</operation>

<operation id="2051" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1567 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_4"/></StgValue>
</operation>

<operation id="2052" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1568 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_4"/></StgValue>
</operation>

<operation id="2053" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1569 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_4"/></StgValue>
</operation>

<operation id="2054" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1570 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_4"/></StgValue>
</operation>

<operation id="2055" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1571 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_4"/></StgValue>
</operation>

<operation id="2056" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1572 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_4"/></StgValue>
</operation>

<operation id="2057" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1573 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_4"/></StgValue>
</operation>

<operation id="2058" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1574 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_4"/></StgValue>
</operation>

<operation id="2059" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1575 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_4"/></StgValue>
</operation>

<operation id="2060" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1586 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_4"/></StgValue>
</operation>

<operation id="2061" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1587 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_4"/></StgValue>
</operation>

<operation id="2062" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1588 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_4"/></StgValue>
</operation>

<operation id="2063" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1589 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_4"/></StgValue>
</operation>

<operation id="2064" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1590 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_4"/></StgValue>
</operation>

<operation id="2065" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1591 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_4"/></StgValue>
</operation>

<operation id="2066" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1592 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_4"/></StgValue>
</operation>

<operation id="2067" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1593 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_4"/></StgValue>
</operation>

<operation id="2068" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1594 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_4"/></StgValue>
</operation>

<operation id="2069" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1595 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_4"/></StgValue>
</operation>

<operation id="2070" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1596 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_4"/></StgValue>
</operation>

<operation id="2071" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1597 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_4"/></StgValue>
</operation>

<operation id="2072" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1598 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_4"/></StgValue>
</operation>

<operation id="2073" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1599 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_4"/></StgValue>
</operation>

<operation id="2074" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1600 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_4"/></StgValue>
</operation>

<operation id="2075" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1601 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_4"/></StgValue>
</operation>

<operation id="2076" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1602 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_4"/></StgValue>
</operation>

<operation id="2077" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1603 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_4"/></StgValue>
</operation>

<operation id="2078" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1604 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_4"/></StgValue>
</operation>

<operation id="2079" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1605 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_4"/></StgValue>
</operation>

<operation id="2080" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1606 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_4"/></StgValue>
</operation>

<operation id="2081" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1607 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_4"/></StgValue>
</operation>

<operation id="2082" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1608 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_4"/></StgValue>
</operation>

<operation id="2083" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1609 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_4"/></StgValue>
</operation>

<operation id="2084" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1610 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_4"/></StgValue>
</operation>

<operation id="2085" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1611 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_4"/></StgValue>
</operation>

<operation id="2086" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1612 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_4"/></StgValue>
</operation>

<operation id="2087" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1613 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_4"/></StgValue>
</operation>

<operation id="2088" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1614 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_4"/></StgValue>
</operation>

<operation id="2089" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1615 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_4"/></StgValue>
</operation>

<operation id="2090" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1616 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_4"/></StgValue>
</operation>

<operation id="2091" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1617 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_4"/></StgValue>
</operation>

<operation id="2092" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1618 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_4"/></StgValue>
</operation>

<operation id="2093" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1619 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_4"/></StgValue>
</operation>

<operation id="2094" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1620 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_4"/></StgValue>
</operation>

<operation id="2095" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1621 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_4"/></StgValue>
</operation>

<operation id="2096" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1632 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_4"/></StgValue>
</operation>

<operation id="2097" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1633 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_4"/></StgValue>
</operation>

<operation id="2098" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1634 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_4"/></StgValue>
</operation>

<operation id="2099" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1635 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_4"/></StgValue>
</operation>

<operation id="2100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1636 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_4"/></StgValue>
</operation>

<operation id="2101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1637 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_4"/></StgValue>
</operation>

<operation id="2102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1638 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_4"/></StgValue>
</operation>

<operation id="2103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1639 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_4"/></StgValue>
</operation>

<operation id="2104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1640 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_4"/></StgValue>
</operation>

<operation id="2105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1641 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_4"/></StgValue>
</operation>

<operation id="2106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1642 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_4"/></StgValue>
</operation>

<operation id="2107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1643 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_4"/></StgValue>
</operation>

<operation id="2108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1644 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_4"/></StgValue>
</operation>

<operation id="2109" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1645 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_4"/></StgValue>
</operation>

<operation id="2110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1646 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_4"/></StgValue>
</operation>

<operation id="2111" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1647 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_4"/></StgValue>
</operation>

<operation id="2112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1648 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_4"/></StgValue>
</operation>

<operation id="2113" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1649 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_4"/></StgValue>
</operation>

<operation id="2114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1650 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_4"/></StgValue>
</operation>

<operation id="2115" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1651 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_4"/></StgValue>
</operation>

<operation id="2116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1652 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_4"/></StgValue>
</operation>

<operation id="2117" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1653 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_4"/></StgValue>
</operation>

<operation id="2118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1654 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_4"/></StgValue>
</operation>

<operation id="2119" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1655 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_4"/></StgValue>
</operation>

<operation id="2120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1656 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_4"/></StgValue>
</operation>

<operation id="2121" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1657 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_4"/></StgValue>
</operation>

<operation id="2122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1658 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_4"/></StgValue>
</operation>

<operation id="2123" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1659 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_4"/></StgValue>
</operation>

<operation id="2124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1660 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_4"/></StgValue>
</operation>

<operation id="2125" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1661 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_4"/></StgValue>
</operation>

<operation id="2126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1662 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_4"/></StgValue>
</operation>

<operation id="2127" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1663 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_4"/></StgValue>
</operation>

<operation id="2128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1664 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_4"/></StgValue>
</operation>

<operation id="2129" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1665 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_4"/></StgValue>
</operation>

<operation id="2130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1666 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_4"/></StgValue>
</operation>

<operation id="2131" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1667 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_4"/></StgValue>
</operation>

<operation id="2132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1678 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_4"/></StgValue>
</operation>

<operation id="2133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1679 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_4"/></StgValue>
</operation>

<operation id="2134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1680 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_4"/></StgValue>
</operation>

<operation id="2135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1681 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_4"/></StgValue>
</operation>

<operation id="2136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1682 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_4"/></StgValue>
</operation>

<operation id="2137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1683 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_4"/></StgValue>
</operation>

<operation id="2138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1684 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_4"/></StgValue>
</operation>

<operation id="2139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1685 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_4"/></StgValue>
</operation>

<operation id="2140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1686 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_4"/></StgValue>
</operation>

<operation id="2141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1687 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_4"/></StgValue>
</operation>

<operation id="2142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1688 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_4"/></StgValue>
</operation>

<operation id="2143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1689 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_4"/></StgValue>
</operation>

<operation id="2144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1690 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_4"/></StgValue>
</operation>

<operation id="2145" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1691 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_4"/></StgValue>
</operation>

<operation id="2146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1692 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_4"/></StgValue>
</operation>

<operation id="2147" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1693 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_4"/></StgValue>
</operation>

<operation id="2148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1694 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_4"/></StgValue>
</operation>

<operation id="2149" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1695 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_4"/></StgValue>
</operation>

<operation id="2150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1696 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_4"/></StgValue>
</operation>

<operation id="2151" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1697 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_4"/></StgValue>
</operation>

<operation id="2152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1698 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_4"/></StgValue>
</operation>

<operation id="2153" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1699 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_4"/></StgValue>
</operation>

<operation id="2154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1700 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_4"/></StgValue>
</operation>

<operation id="2155" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1701 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_4"/></StgValue>
</operation>

<operation id="2156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1702 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_4"/></StgValue>
</operation>

<operation id="2157" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1703 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_4"/></StgValue>
</operation>

<operation id="2158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1704 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_4"/></StgValue>
</operation>

<operation id="2159" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1705 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_4"/></StgValue>
</operation>

<operation id="2160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1706 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_4"/></StgValue>
</operation>

<operation id="2161" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1707 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_4"/></StgValue>
</operation>

<operation id="2162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1708 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_4"/></StgValue>
</operation>

<operation id="2163" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1709 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_4"/></StgValue>
</operation>

<operation id="2164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1710 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_4"/></StgValue>
</operation>

<operation id="2165" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1711 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_4"/></StgValue>
</operation>

<operation id="2166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1712 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_4"/></StgValue>
</operation>

<operation id="2167" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1713 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_4"/></StgValue>
</operation>

<operation id="2168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1724 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_4"/></StgValue>
</operation>

<operation id="2169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1725 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_4"/></StgValue>
</operation>

<operation id="2170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1726 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_4"/></StgValue>
</operation>

<operation id="2171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1727 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_4"/></StgValue>
</operation>

<operation id="2172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1728 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_4"/></StgValue>
</operation>

<operation id="2173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1729 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_4"/></StgValue>
</operation>

<operation id="2174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1730 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_4"/></StgValue>
</operation>

<operation id="2175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1731 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_4"/></StgValue>
</operation>

<operation id="2176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1732 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_4"/></StgValue>
</operation>

<operation id="2177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1733 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_4"/></StgValue>
</operation>

<operation id="2178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1734 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_4"/></StgValue>
</operation>

<operation id="2179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1735 %kernel_mulmulmhsa_float_int_float_key_cache_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_addr_4"/></StgValue>
</operation>

<operation id="2180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1736 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_4"/></StgValue>
</operation>

<operation id="2181" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1737 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_4"/></StgValue>
</operation>

<operation id="2182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1738 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_4"/></StgValue>
</operation>

<operation id="2183" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1739 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_4"/></StgValue>
</operation>

<operation id="2184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1740 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_4"/></StgValue>
</operation>

<operation id="2185" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1741 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_4"/></StgValue>
</operation>

<operation id="2186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1742 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_4"/></StgValue>
</operation>

<operation id="2187" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1743 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_4"/></StgValue>
</operation>

<operation id="2188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1744 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_4"/></StgValue>
</operation>

<operation id="2189" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1745 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_4"/></StgValue>
</operation>

<operation id="2190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1746 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_4"/></StgValue>
</operation>

<operation id="2191" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1747 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_4"/></StgValue>
</operation>

<operation id="2192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1748 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_4"/></StgValue>
</operation>

<operation id="2193" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1749 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_4"/></StgValue>
</operation>

<operation id="2194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1750 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_4"/></StgValue>
</operation>

<operation id="2195" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1751 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_4"/></StgValue>
</operation>

<operation id="2196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1752 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_4"/></StgValue>
</operation>

<operation id="2197" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1753 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_4"/></StgValue>
</operation>

<operation id="2198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1754 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_4"/></StgValue>
</operation>

<operation id="2199" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1755 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_4"/></StgValue>
</operation>

<operation id="2200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1756 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_4"/></StgValue>
</operation>

<operation id="2201" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1757 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_4"/></StgValue>
</operation>

<operation id="2202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1758 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_4 = muxlogic i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_4"/></StgValue>
</operation>

<operation id="2203" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1759 %kernel_mulmulmhsa_float_int_float_key_cache_load_4 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_4"/></StgValue>
</operation>

<operation id="2204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1770 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_4"/></StgValue>
</operation>

<operation id="2205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1771 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_4"/></StgValue>
</operation>

<operation id="2206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1772 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_4"/></StgValue>
</operation>

<operation id="2207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1773 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_4"/></StgValue>
</operation>

<operation id="2208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1774 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_4"/></StgValue>
</operation>

<operation id="2209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1775 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_4"/></StgValue>
</operation>

<operation id="2210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1776 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_4"/></StgValue>
</operation>

<operation id="2211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1777 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_4"/></StgValue>
</operation>

<operation id="2212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1778 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_4"/></StgValue>
</operation>

<operation id="2213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1779 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_4"/></StgValue>
</operation>

<operation id="2214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1780 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_4"/></StgValue>
</operation>

<operation id="2215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1781 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_4"/></StgValue>
</operation>

<operation id="2216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1782 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_4"/></StgValue>
</operation>

<operation id="2217" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1783 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_4"/></StgValue>
</operation>

<operation id="2218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1784 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_4"/></StgValue>
</operation>

<operation id="2219" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1785 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_4"/></StgValue>
</operation>

<operation id="2220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1786 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_4"/></StgValue>
</operation>

<operation id="2221" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1787 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_4"/></StgValue>
</operation>

<operation id="2222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1788 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_4"/></StgValue>
</operation>

<operation id="2223" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1789 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_4"/></StgValue>
</operation>

<operation id="2224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1790 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_4"/></StgValue>
</operation>

<operation id="2225" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1791 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_4"/></StgValue>
</operation>

<operation id="2226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1792 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_4"/></StgValue>
</operation>

<operation id="2227" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1793 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_4"/></StgValue>
</operation>

<operation id="2228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1794 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_4"/></StgValue>
</operation>

<operation id="2229" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1795 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_4"/></StgValue>
</operation>

<operation id="2230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1796 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_4"/></StgValue>
</operation>

<operation id="2231" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1797 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_4"/></StgValue>
</operation>

<operation id="2232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1798 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_4"/></StgValue>
</operation>

<operation id="2233" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1799 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_4"/></StgValue>
</operation>

<operation id="2234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1800 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_4"/></StgValue>
</operation>

<operation id="2235" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1801 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_4"/></StgValue>
</operation>

<operation id="2236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1802 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_4"/></StgValue>
</operation>

<operation id="2237" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1803 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_4"/></StgValue>
</operation>

<operation id="2238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1804 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_4"/></StgValue>
</operation>

<operation id="2239" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1805 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_4"/></StgValue>
</operation>

<operation id="2240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1816 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_4"/></StgValue>
</operation>

<operation id="2241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1817 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_4"/></StgValue>
</operation>

<operation id="2242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1818 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_4"/></StgValue>
</operation>

<operation id="2243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1819 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_4"/></StgValue>
</operation>

<operation id="2244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1820 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_4"/></StgValue>
</operation>

<operation id="2245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1821 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_4"/></StgValue>
</operation>

<operation id="2246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1822 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_4"/></StgValue>
</operation>

<operation id="2247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1823 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_4"/></StgValue>
</operation>

<operation id="2248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1824 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_4"/></StgValue>
</operation>

<operation id="2249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1825 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_4"/></StgValue>
</operation>

<operation id="2250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1826 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_4 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_4"/></StgValue>
</operation>

<operation id="2251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1827 %kernel_mhsa_float_int_float_key_cache_186 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_186"/></StgValue>
</operation>

<operation id="2252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1828 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_4"/></StgValue>
</operation>

<operation id="2253" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1829 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_4"/></StgValue>
</operation>

<operation id="2254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1830 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_4"/></StgValue>
</operation>

<operation id="2255" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1831 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_4"/></StgValue>
</operation>

<operation id="2256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1832 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_4"/></StgValue>
</operation>

<operation id="2257" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1833 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_4"/></StgValue>
</operation>

<operation id="2258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1834 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_4"/></StgValue>
</operation>

<operation id="2259" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1835 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_4"/></StgValue>
</operation>

<operation id="2260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1836 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_4"/></StgValue>
</operation>

<operation id="2261" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1837 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_4"/></StgValue>
</operation>

<operation id="2262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1838 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_4"/></StgValue>
</operation>

<operation id="2263" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1839 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_4"/></StgValue>
</operation>

<operation id="2264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1840 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_4"/></StgValue>
</operation>

<operation id="2265" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1841 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_4"/></StgValue>
</operation>

<operation id="2266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1842 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_4"/></StgValue>
</operation>

<operation id="2267" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1843 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_4"/></StgValue>
</operation>

<operation id="2268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1844 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_4"/></StgValue>
</operation>

<operation id="2269" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1845 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_4"/></StgValue>
</operation>

<operation id="2270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1846 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_4"/></StgValue>
</operation>

<operation id="2271" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1847 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_4"/></StgValue>
</operation>

<operation id="2272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1848 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_4 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_4"/></StgValue>
</operation>

<operation id="2273" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1849 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_4"/></StgValue>
</operation>

<operation id="2274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1850 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_187 = muxlogic i16 %kernel_mhsa_float_int_float_key_cache_186

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_187"/></StgValue>
</operation>

<operation id="2275" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1851 %kernel_mhsa_float_int_float_key_cache_187 = load i16 %kernel_mhsa_float_int_float_key_cache_186

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_187"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="2276" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:51 %mul = fmul i32 %p_reload126_read, i32 %k_val

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="2277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:52 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:53 %muxLogicI0_to_dot = muxlogic i32 %mul

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot"/></StgValue>
</operation>

<operation id="2279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:54 %muxLogicI1_to_dot = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot"/></StgValue>
</operation>

<operation id="2280" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:97 %mul138_1 = fmul i32 %p_reload125_read, i32 %k_val_1

]]></Node>
<StgValue><ssdm name="mul138_1"/></StgValue>
</operation>

<operation id="2281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:98 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_1, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2282" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:143 %mul138_2 = fmul i32 %p_reload124_read, i32 %k_val_2

]]></Node>
<StgValue><ssdm name="mul138_2"/></StgValue>
</operation>

<operation id="2283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:144 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_2, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2284" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:189 %mul138_3 = fmul i32 %p_reload123_read, i32 %k_val_3

]]></Node>
<StgValue><ssdm name="mul138_3"/></StgValue>
</operation>

<operation id="2285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:190 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_3, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2286" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:235 %mul138_4 = fmul i32 %p_reload122_read, i32 %k_val_4

]]></Node>
<StgValue><ssdm name="mul138_4"/></StgValue>
</operation>

<operation id="2287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:236 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_4, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2288" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:281 %mul138_5 = fmul i32 %p_reload121_read, i32 %k_val_5

]]></Node>
<StgValue><ssdm name="mul138_5"/></StgValue>
</operation>

<operation id="2289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:282 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_5, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2290" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:327 %mul138_6 = fmul i32 %p_reload120_read, i32 %k_val_6

]]></Node>
<StgValue><ssdm name="mul138_6"/></StgValue>
</operation>

<operation id="2291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:328 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_6, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2292" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:373 %mul138_7 = fmul i32 %p_reload119_read, i32 %k_val_7

]]></Node>
<StgValue><ssdm name="mul138_7"/></StgValue>
</operation>

<operation id="2293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:374 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_7, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2294" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:422 %mul138_8 = fmul i32 %p_reload118_read, i32 %k_val_8

]]></Node>
<StgValue><ssdm name="mul138_8"/></StgValue>
</operation>

<operation id="2295" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:468 %mul138_9 = fmul i32 %p_reload117_read, i32 %k_val_9

]]></Node>
<StgValue><ssdm name="mul138_9"/></StgValue>
</operation>

<operation id="2296" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:514 %mul138_s = fmul i32 %p_reload116_read, i32 %k_val_10

]]></Node>
<StgValue><ssdm name="mul138_s"/></StgValue>
</operation>

<operation id="2297" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:560 %mul138_10 = fmul i32 %p_reload115_read, i32 %k_val_11

]]></Node>
<StgValue><ssdm name="mul138_10"/></StgValue>
</operation>

<operation id="2298" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:606 %mul138_11 = fmul i32 %p_reload114_read, i32 %k_val_12

]]></Node>
<StgValue><ssdm name="mul138_11"/></StgValue>
</operation>

<operation id="2299" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:652 %mul138_12 = fmul i32 %p_reload113_read, i32 %k_val_13

]]></Node>
<StgValue><ssdm name="mul138_12"/></StgValue>
</operation>

<operation id="2300" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:698 %mul138_13 = fmul i32 %p_reload112_read, i32 %k_val_14

]]></Node>
<StgValue><ssdm name="mul138_13"/></StgValue>
</operation>

<operation id="2301" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:744 %mul138_14 = fmul i32 %p_reload111_read, i32 %k_val_15

]]></Node>
<StgValue><ssdm name="mul138_14"/></StgValue>
</operation>

<operation id="2302" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:793 %mul138_15 = fmul i32 %p_reload110_read, i32 %k_val_16

]]></Node>
<StgValue><ssdm name="mul138_15"/></StgValue>
</operation>

<operation id="2303" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:839 %mul138_16 = fmul i32 %p_reload109_read, i32 %k_val_17

]]></Node>
<StgValue><ssdm name="mul138_16"/></StgValue>
</operation>

<operation id="2304" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:885 %mul138_17 = fmul i32 %p_reload108_read, i32 %k_val_18

]]></Node>
<StgValue><ssdm name="mul138_17"/></StgValue>
</operation>

<operation id="2305" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:931 %mul138_18 = fmul i32 %p_reload107_read, i32 %k_val_19

]]></Node>
<StgValue><ssdm name="mul138_18"/></StgValue>
</operation>

<operation id="2306" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:977 %mul138_19 = fmul i32 %p_reload106_read, i32 %k_val_20

]]></Node>
<StgValue><ssdm name="mul138_19"/></StgValue>
</operation>

<operation id="2307" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1023 %mul138_20 = fmul i32 %p_reload105_read, i32 %k_val_21

]]></Node>
<StgValue><ssdm name="mul138_20"/></StgValue>
</operation>

<operation id="2308" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1069 %mul138_21 = fmul i32 %p_reload104_read, i32 %k_val_22

]]></Node>
<StgValue><ssdm name="mul138_21"/></StgValue>
</operation>

<operation id="2309" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1115 %mul138_22 = fmul i32 %p_reload103_read, i32 %k_val_23

]]></Node>
<StgValue><ssdm name="mul138_22"/></StgValue>
</operation>

<operation id="2310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1161 %muxLogicI0_to_mul138_23 = muxlogic i32 %p_reload102_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_23"/></StgValue>
</operation>

<operation id="2311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1162 %muxLogicI1_to_mul138_23 = muxlogic i32 %k_val_24

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_23"/></StgValue>
</operation>

<operation id="2312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1207 %muxLogicI0_to_mul138_24 = muxlogic i32 %p_reload101_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_24"/></StgValue>
</operation>

<operation id="2313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1208 %muxLogicI1_to_mul138_24 = muxlogic i32 %k_val_25

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_24"/></StgValue>
</operation>

<operation id="2314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1253 %muxLogicI0_to_mul138_25 = muxlogic i32 %p_reload100_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_25"/></StgValue>
</operation>

<operation id="2315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1254 %muxLogicI1_to_mul138_25 = muxlogic i32 %k_val_26

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_25"/></StgValue>
</operation>

<operation id="2316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1299 %muxLogicI0_to_mul138_26 = muxlogic i32 %p_reload99_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_26"/></StgValue>
</operation>

<operation id="2317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1300 %muxLogicI1_to_mul138_26 = muxlogic i32 %k_val_27

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_26"/></StgValue>
</operation>

<operation id="2318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1345 %muxLogicI0_to_mul138_27 = muxlogic i32 %p_reload98_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_27"/></StgValue>
</operation>

<operation id="2319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1346 %muxLogicI1_to_mul138_27 = muxlogic i32 %k_val_28

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_27"/></StgValue>
</operation>

<operation id="2320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1391 %muxLogicI0_to_mul138_28 = muxlogic i32 %p_reload97_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_28"/></StgValue>
</operation>

<operation id="2321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1392 %muxLogicI1_to_mul138_28 = muxlogic i32 %k_val_29

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_28"/></StgValue>
</operation>

<operation id="2322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1437 %muxLogicI0_to_mul138_29 = muxlogic i32 %p_reload96_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_29"/></StgValue>
</operation>

<operation id="2323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1438 %muxLogicI1_to_mul138_29 = muxlogic i32 %k_val_30

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_29"/></StgValue>
</operation>

<operation id="2324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1483 %muxLogicI0_to_mul138_30 = muxlogic i32 %p_reload95_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_30"/></StgValue>
</operation>

<operation id="2325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1484 %muxLogicI1_to_mul138_30 = muxlogic i32 %k_val_31

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_30"/></StgValue>
</operation>

<operation id="2326" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1507 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_4"/></StgValue>
</operation>

<operation id="2327" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1509 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_4"/></StgValue>
</operation>

<operation id="2328" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1511 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_4"/></StgValue>
</operation>

<operation id="2329" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1513 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_4"/></StgValue>
</operation>

<operation id="2330" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1515 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_4"/></StgValue>
</operation>

<operation id="2331" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1517 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_4"/></StgValue>
</operation>

<operation id="2332" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1519 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_4"/></StgValue>
</operation>

<operation id="2333" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1521 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_4"/></StgValue>
</operation>

<operation id="2334" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1523 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_4"/></StgValue>
</operation>

<operation id="2335" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1525 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_4"/></StgValue>
</operation>

<operation id="2336" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1527 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_4"/></StgValue>
</operation>

<operation id="2337" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1529 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_4"/></StgValue>
</operation>

<operation id="2338" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1530 %k_val_32 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_4, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_4, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_4, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_4, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_4, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_4, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_4, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_4, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_4, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_4, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_4, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_4, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_32"/></StgValue>
</operation>

<operation id="2339" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1553 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_4"/></StgValue>
</operation>

<operation id="2340" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1555 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_4"/></StgValue>
</operation>

<operation id="2341" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1557 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_4"/></StgValue>
</operation>

<operation id="2342" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1559 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_4"/></StgValue>
</operation>

<operation id="2343" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1561 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_4"/></StgValue>
</operation>

<operation id="2344" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1563 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_4"/></StgValue>
</operation>

<operation id="2345" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1565 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_4"/></StgValue>
</operation>

<operation id="2346" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1567 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_4"/></StgValue>
</operation>

<operation id="2347" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1569 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_4"/></StgValue>
</operation>

<operation id="2348" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1571 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_4"/></StgValue>
</operation>

<operation id="2349" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1573 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_4"/></StgValue>
</operation>

<operation id="2350" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1575 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_4"/></StgValue>
</operation>

<operation id="2351" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1576 %k_val_33 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_4, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_4, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_4, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_4, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_4, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_4, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_4, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_4, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_4, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_4, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_4, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_4, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_33"/></StgValue>
</operation>

<operation id="2352" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1599 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_4"/></StgValue>
</operation>

<operation id="2353" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1601 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_4"/></StgValue>
</operation>

<operation id="2354" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1603 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_4"/></StgValue>
</operation>

<operation id="2355" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1605 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_4"/></StgValue>
</operation>

<operation id="2356" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1607 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_4"/></StgValue>
</operation>

<operation id="2357" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1609 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_4"/></StgValue>
</operation>

<operation id="2358" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1611 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_4"/></StgValue>
</operation>

<operation id="2359" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1613 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_4"/></StgValue>
</operation>

<operation id="2360" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1615 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_4"/></StgValue>
</operation>

<operation id="2361" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1617 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_4"/></StgValue>
</operation>

<operation id="2362" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1619 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_4"/></StgValue>
</operation>

<operation id="2363" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1621 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_4"/></StgValue>
</operation>

<operation id="2364" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1622 %k_val_34 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_4, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_4, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_4, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_4, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_4, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_4, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_4, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_4, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_4, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_4, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_4, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_4, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_34"/></StgValue>
</operation>

<operation id="2365" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1645 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_4"/></StgValue>
</operation>

<operation id="2366" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1647 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_4"/></StgValue>
</operation>

<operation id="2367" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1649 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_4"/></StgValue>
</operation>

<operation id="2368" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1651 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_4"/></StgValue>
</operation>

<operation id="2369" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1653 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_4"/></StgValue>
</operation>

<operation id="2370" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1655 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_4"/></StgValue>
</operation>

<operation id="2371" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1657 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_4"/></StgValue>
</operation>

<operation id="2372" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1659 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_4"/></StgValue>
</operation>

<operation id="2373" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1661 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_4"/></StgValue>
</operation>

<operation id="2374" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1663 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_4"/></StgValue>
</operation>

<operation id="2375" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1665 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_4"/></StgValue>
</operation>

<operation id="2376" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1667 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_4"/></StgValue>
</operation>

<operation id="2377" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1668 %k_val_35 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_4, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_4, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_4, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_4, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_4, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_4, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_4, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_4, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_4, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_4, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_4, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_4, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_35"/></StgValue>
</operation>

<operation id="2378" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1691 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_4"/></StgValue>
</operation>

<operation id="2379" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1693 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_4"/></StgValue>
</operation>

<operation id="2380" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1695 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_4"/></StgValue>
</operation>

<operation id="2381" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1697 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_4"/></StgValue>
</operation>

<operation id="2382" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1699 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_4"/></StgValue>
</operation>

<operation id="2383" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1701 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_4"/></StgValue>
</operation>

<operation id="2384" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1703 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_4"/></StgValue>
</operation>

<operation id="2385" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1705 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_4"/></StgValue>
</operation>

<operation id="2386" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1707 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_4"/></StgValue>
</operation>

<operation id="2387" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1709 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_4"/></StgValue>
</operation>

<operation id="2388" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1711 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_4"/></StgValue>
</operation>

<operation id="2389" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1713 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_4"/></StgValue>
</operation>

<operation id="2390" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1714 %k_val_36 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_4, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_4, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_4, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_4, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_4, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_4, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_4, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_4, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_4, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_4, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_4, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_4, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_36"/></StgValue>
</operation>

<operation id="2391" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1737 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_4"/></StgValue>
</operation>

<operation id="2392" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1739 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_4"/></StgValue>
</operation>

<operation id="2393" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1741 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_4"/></StgValue>
</operation>

<operation id="2394" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1743 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_4"/></StgValue>
</operation>

<operation id="2395" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1745 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_4"/></StgValue>
</operation>

<operation id="2396" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1747 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_4"/></StgValue>
</operation>

<operation id="2397" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1749 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_4"/></StgValue>
</operation>

<operation id="2398" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1751 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_4"/></StgValue>
</operation>

<operation id="2399" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1753 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_4"/></StgValue>
</operation>

<operation id="2400" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1755 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_4"/></StgValue>
</operation>

<operation id="2401" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1757 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_4"/></StgValue>
</operation>

<operation id="2402" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1759 %kernel_mulmulmhsa_float_int_float_key_cache_load_4 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_4

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_4"/></StgValue>
</operation>

<operation id="2403" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1760 %k_val_37 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_4, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_4, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_4, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_4, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_4, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_4, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_4, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_4, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_4, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_4, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_4, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_load_4, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_37"/></StgValue>
</operation>

<operation id="2404" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1783 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_4"/></StgValue>
</operation>

<operation id="2405" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1785 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_4"/></StgValue>
</operation>

<operation id="2406" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1787 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_4"/></StgValue>
</operation>

<operation id="2407" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1789 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_4"/></StgValue>
</operation>

<operation id="2408" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1791 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_4"/></StgValue>
</operation>

<operation id="2409" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1793 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_4"/></StgValue>
</operation>

<operation id="2410" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1795 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_4"/></StgValue>
</operation>

<operation id="2411" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1797 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_4"/></StgValue>
</operation>

<operation id="2412" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1799 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_4"/></StgValue>
</operation>

<operation id="2413" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1801 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_4"/></StgValue>
</operation>

<operation id="2414" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1803 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_4"/></StgValue>
</operation>

<operation id="2415" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1805 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_4"/></StgValue>
</operation>

<operation id="2416" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1806 %k_val_38 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_4, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_4, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_4, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_4, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_4, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_4, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_4, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_4, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_4, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_4, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_4, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_4, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_38"/></StgValue>
</operation>

<operation id="2417" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1829 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_4"/></StgValue>
</operation>

<operation id="2418" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1831 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_4"/></StgValue>
</operation>

<operation id="2419" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1833 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_4"/></StgValue>
</operation>

<operation id="2420" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1835 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_4"/></StgValue>
</operation>

<operation id="2421" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1837 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_4"/></StgValue>
</operation>

<operation id="2422" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1839 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_4"/></StgValue>
</operation>

<operation id="2423" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1841 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_4"/></StgValue>
</operation>

<operation id="2424" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1843 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_4"/></StgValue>
</operation>

<operation id="2425" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1845 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_4"/></StgValue>
</operation>

<operation id="2426" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1847 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_4"/></StgValue>
</operation>

<operation id="2427" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1849 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_4 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_4

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_4"/></StgValue>
</operation>

<operation id="2428" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1851 %kernel_mhsa_float_int_float_key_cache_187 = load i16 %kernel_mhsa_float_int_float_key_cache_186

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_187"/></StgValue>
</operation>

<operation id="2429" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1852 %k_val_39 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_4, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_4, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_4, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_4, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_4, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_4, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_4, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_4, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_4, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_4, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_4, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_187, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_39"/></StgValue>
</operation>

<operation id="2430" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1863 %or_ln158_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i1.i1.i1, i13 %tmp_30, i1 1, i1 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="or_ln158_4"/></StgValue>
</operation>

<operation id="2431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="64" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1864 %zext_ln158_5 = zext i16 %or_ln158_4

]]></Node>
<StgValue><ssdm name="zext_ln158_5"/></StgValue>
</operation>

<operation id="2432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1865 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_5"/></StgValue>
</operation>

<operation id="2433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1866 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_5"/></StgValue>
</operation>

<operation id="2434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1867 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_5"/></StgValue>
</operation>

<operation id="2435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1868 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_5"/></StgValue>
</operation>

<operation id="2436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1869 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_5"/></StgValue>
</operation>

<operation id="2437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1870 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_5"/></StgValue>
</operation>

<operation id="2438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1871 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_5"/></StgValue>
</operation>

<operation id="2439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1872 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_5"/></StgValue>
</operation>

<operation id="2440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1873 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_5"/></StgValue>
</operation>

<operation id="2441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1874 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_5"/></StgValue>
</operation>

<operation id="2442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1875 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_5"/></StgValue>
</operation>

<operation id="2443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1876 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_5"/></StgValue>
</operation>

<operation id="2444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1877 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_5"/></StgValue>
</operation>

<operation id="2445" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1878 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_5"/></StgValue>
</operation>

<operation id="2446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1879 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_5"/></StgValue>
</operation>

<operation id="2447" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1880 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_5"/></StgValue>
</operation>

<operation id="2448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1881 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_5"/></StgValue>
</operation>

<operation id="2449" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1882 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_5"/></StgValue>
</operation>

<operation id="2450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1883 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_5"/></StgValue>
</operation>

<operation id="2451" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1884 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_5"/></StgValue>
</operation>

<operation id="2452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1885 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_5"/></StgValue>
</operation>

<operation id="2453" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1886 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_5"/></StgValue>
</operation>

<operation id="2454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1887 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_5"/></StgValue>
</operation>

<operation id="2455" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1888 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_5"/></StgValue>
</operation>

<operation id="2456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1889 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_5"/></StgValue>
</operation>

<operation id="2457" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1890 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_5"/></StgValue>
</operation>

<operation id="2458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1891 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_5"/></StgValue>
</operation>

<operation id="2459" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1892 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_5"/></StgValue>
</operation>

<operation id="2460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1893 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_5"/></StgValue>
</operation>

<operation id="2461" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1894 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_5"/></StgValue>
</operation>

<operation id="2462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1895 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_5"/></StgValue>
</operation>

<operation id="2463" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1896 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_5"/></StgValue>
</operation>

<operation id="2464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1897 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_5"/></StgValue>
</operation>

<operation id="2465" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1898 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_5"/></StgValue>
</operation>

<operation id="2466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1899 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_5"/></StgValue>
</operation>

<operation id="2467" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1900 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_5"/></StgValue>
</operation>

<operation id="2468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1911 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_5"/></StgValue>
</operation>

<operation id="2469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1912 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_5"/></StgValue>
</operation>

<operation id="2470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1913 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_5"/></StgValue>
</operation>

<operation id="2471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1914 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_5"/></StgValue>
</operation>

<operation id="2472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1915 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_5"/></StgValue>
</operation>

<operation id="2473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1916 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_5"/></StgValue>
</operation>

<operation id="2474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1917 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_5"/></StgValue>
</operation>

<operation id="2475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1918 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_5"/></StgValue>
</operation>

<operation id="2476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1919 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_5"/></StgValue>
</operation>

<operation id="2477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1920 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_5"/></StgValue>
</operation>

<operation id="2478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1921 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_5"/></StgValue>
</operation>

<operation id="2479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1922 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_5"/></StgValue>
</operation>

<operation id="2480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1923 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_5"/></StgValue>
</operation>

<operation id="2481" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1924 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_5"/></StgValue>
</operation>

<operation id="2482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1925 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_5"/></StgValue>
</operation>

<operation id="2483" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1926 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_5"/></StgValue>
</operation>

<operation id="2484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1927 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_5"/></StgValue>
</operation>

<operation id="2485" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1928 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_5"/></StgValue>
</operation>

<operation id="2486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1929 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_5"/></StgValue>
</operation>

<operation id="2487" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1930 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_5"/></StgValue>
</operation>

<operation id="2488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1931 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_5"/></StgValue>
</operation>

<operation id="2489" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1932 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_5"/></StgValue>
</operation>

<operation id="2490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1933 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_5"/></StgValue>
</operation>

<operation id="2491" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1934 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_5"/></StgValue>
</operation>

<operation id="2492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1935 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_5"/></StgValue>
</operation>

<operation id="2493" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1936 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_5"/></StgValue>
</operation>

<operation id="2494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1937 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_5"/></StgValue>
</operation>

<operation id="2495" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1938 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_5"/></StgValue>
</operation>

<operation id="2496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1939 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_5"/></StgValue>
</operation>

<operation id="2497" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1940 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_5"/></StgValue>
</operation>

<operation id="2498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1941 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_5"/></StgValue>
</operation>

<operation id="2499" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1942 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_5"/></StgValue>
</operation>

<operation id="2500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1943 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_5"/></StgValue>
</operation>

<operation id="2501" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1944 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_5"/></StgValue>
</operation>

<operation id="2502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1945 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_5"/></StgValue>
</operation>

<operation id="2503" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1946 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_5"/></StgValue>
</operation>

<operation id="2504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1957 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_5"/></StgValue>
</operation>

<operation id="2505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1958 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_5"/></StgValue>
</operation>

<operation id="2506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1959 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_5"/></StgValue>
</operation>

<operation id="2507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1960 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_5"/></StgValue>
</operation>

<operation id="2508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1961 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_5"/></StgValue>
</operation>

<operation id="2509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1962 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_5"/></StgValue>
</operation>

<operation id="2510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1963 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_5"/></StgValue>
</operation>

<operation id="2511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1964 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_5"/></StgValue>
</operation>

<operation id="2512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1965 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_5"/></StgValue>
</operation>

<operation id="2513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1966 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_5"/></StgValue>
</operation>

<operation id="2514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1967 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_5"/></StgValue>
</operation>

<operation id="2515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1968 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_5"/></StgValue>
</operation>

<operation id="2516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1969 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_5"/></StgValue>
</operation>

<operation id="2517" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1970 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_5"/></StgValue>
</operation>

<operation id="2518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1971 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_5"/></StgValue>
</operation>

<operation id="2519" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1972 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_5"/></StgValue>
</operation>

<operation id="2520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1973 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_5"/></StgValue>
</operation>

<operation id="2521" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1974 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_5"/></StgValue>
</operation>

<operation id="2522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1975 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_5"/></StgValue>
</operation>

<operation id="2523" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1976 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_5"/></StgValue>
</operation>

<operation id="2524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1977 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_5"/></StgValue>
</operation>

<operation id="2525" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1978 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_5"/></StgValue>
</operation>

<operation id="2526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1979 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_5"/></StgValue>
</operation>

<operation id="2527" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1980 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_5"/></StgValue>
</operation>

<operation id="2528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1981 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_5"/></StgValue>
</operation>

<operation id="2529" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1982 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_5"/></StgValue>
</operation>

<operation id="2530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1983 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_5"/></StgValue>
</operation>

<operation id="2531" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1984 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_5"/></StgValue>
</operation>

<operation id="2532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1985 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_5"/></StgValue>
</operation>

<operation id="2533" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1986 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_5"/></StgValue>
</operation>

<operation id="2534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1987 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_5"/></StgValue>
</operation>

<operation id="2535" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1988 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_5"/></StgValue>
</operation>

<operation id="2536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1989 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_5"/></StgValue>
</operation>

<operation id="2537" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1990 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_5"/></StgValue>
</operation>

<operation id="2538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1991 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_5"/></StgValue>
</operation>

<operation id="2539" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1992 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_5"/></StgValue>
</operation>

<operation id="2540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2003 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_5"/></StgValue>
</operation>

<operation id="2541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2004 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_5"/></StgValue>
</operation>

<operation id="2542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2005 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_5"/></StgValue>
</operation>

<operation id="2543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2006 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_5"/></StgValue>
</operation>

<operation id="2544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2007 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_5"/></StgValue>
</operation>

<operation id="2545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2008 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_5"/></StgValue>
</operation>

<operation id="2546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2009 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_5"/></StgValue>
</operation>

<operation id="2547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2010 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_5"/></StgValue>
</operation>

<operation id="2548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2011 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_5"/></StgValue>
</operation>

<operation id="2549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2012 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_5"/></StgValue>
</operation>

<operation id="2550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2013 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_5"/></StgValue>
</operation>

<operation id="2551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2014 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_5"/></StgValue>
</operation>

<operation id="2552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2015 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_5"/></StgValue>
</operation>

<operation id="2553" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2016 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_5"/></StgValue>
</operation>

<operation id="2554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2017 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_5"/></StgValue>
</operation>

<operation id="2555" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2018 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_5"/></StgValue>
</operation>

<operation id="2556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2019 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_5"/></StgValue>
</operation>

<operation id="2557" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2020 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_5"/></StgValue>
</operation>

<operation id="2558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2021 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_5"/></StgValue>
</operation>

<operation id="2559" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2022 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_5"/></StgValue>
</operation>

<operation id="2560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2023 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_5"/></StgValue>
</operation>

<operation id="2561" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2024 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_5"/></StgValue>
</operation>

<operation id="2562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2025 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_5"/></StgValue>
</operation>

<operation id="2563" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2026 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_5"/></StgValue>
</operation>

<operation id="2564" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2027 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_5"/></StgValue>
</operation>

<operation id="2565" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2028 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_5"/></StgValue>
</operation>

<operation id="2566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2029 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_5"/></StgValue>
</operation>

<operation id="2567" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2030 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_5"/></StgValue>
</operation>

<operation id="2568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2031 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_5"/></StgValue>
</operation>

<operation id="2569" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2032 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_5"/></StgValue>
</operation>

<operation id="2570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2033 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_5"/></StgValue>
</operation>

<operation id="2571" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2034 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_5"/></StgValue>
</operation>

<operation id="2572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2035 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_5"/></StgValue>
</operation>

<operation id="2573" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2036 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_5"/></StgValue>
</operation>

<operation id="2574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2037 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_5"/></StgValue>
</operation>

<operation id="2575" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2038 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_5"/></StgValue>
</operation>

<operation id="2576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2049 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_5"/></StgValue>
</operation>

<operation id="2577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2050 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_5"/></StgValue>
</operation>

<operation id="2578" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2051 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_5"/></StgValue>
</operation>

<operation id="2579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2052 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_5"/></StgValue>
</operation>

<operation id="2580" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2053 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_5"/></StgValue>
</operation>

<operation id="2581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2054 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_5"/></StgValue>
</operation>

<operation id="2582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2055 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_5"/></StgValue>
</operation>

<operation id="2583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2056 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_5"/></StgValue>
</operation>

<operation id="2584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2057 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_5"/></StgValue>
</operation>

<operation id="2585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2058 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_5"/></StgValue>
</operation>

<operation id="2586" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2059 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_5"/></StgValue>
</operation>

<operation id="2587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2060 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_5"/></StgValue>
</operation>

<operation id="2588" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2061 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_5"/></StgValue>
</operation>

<operation id="2589" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2062 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_5"/></StgValue>
</operation>

<operation id="2590" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2063 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_5"/></StgValue>
</operation>

<operation id="2591" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2064 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_5"/></StgValue>
</operation>

<operation id="2592" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2065 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_5"/></StgValue>
</operation>

<operation id="2593" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2066 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_5"/></StgValue>
</operation>

<operation id="2594" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2067 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_5"/></StgValue>
</operation>

<operation id="2595" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2068 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_5"/></StgValue>
</operation>

<operation id="2596" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2069 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_5"/></StgValue>
</operation>

<operation id="2597" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2070 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_5"/></StgValue>
</operation>

<operation id="2598" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2071 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_5"/></StgValue>
</operation>

<operation id="2599" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2072 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_5"/></StgValue>
</operation>

<operation id="2600" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2073 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_5"/></StgValue>
</operation>

<operation id="2601" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2074 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_5"/></StgValue>
</operation>

<operation id="2602" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2075 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_5"/></StgValue>
</operation>

<operation id="2603" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2076 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_5"/></StgValue>
</operation>

<operation id="2604" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2077 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_5"/></StgValue>
</operation>

<operation id="2605" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2078 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_5"/></StgValue>
</operation>

<operation id="2606" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2079 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_5"/></StgValue>
</operation>

<operation id="2607" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2080 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_5"/></StgValue>
</operation>

<operation id="2608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2081 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_5"/></StgValue>
</operation>

<operation id="2609" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2082 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_5"/></StgValue>
</operation>

<operation id="2610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2083 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_5"/></StgValue>
</operation>

<operation id="2611" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2084 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_5"/></StgValue>
</operation>

<operation id="2612" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2095 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_5"/></StgValue>
</operation>

<operation id="2613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2096 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_5"/></StgValue>
</operation>

<operation id="2614" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2097 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_5"/></StgValue>
</operation>

<operation id="2615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2098 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_5"/></StgValue>
</operation>

<operation id="2616" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2099 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_5"/></StgValue>
</operation>

<operation id="2617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2100 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_5"/></StgValue>
</operation>

<operation id="2618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2101 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_5"/></StgValue>
</operation>

<operation id="2619" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2102 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_5"/></StgValue>
</operation>

<operation id="2620" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2103 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_5"/></StgValue>
</operation>

<operation id="2621" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2104 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_5"/></StgValue>
</operation>

<operation id="2622" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2105 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_5"/></StgValue>
</operation>

<operation id="2623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2106 %kernel_mulmulmhsa_float_int_float_key_cache_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_addr_5"/></StgValue>
</operation>

<operation id="2624" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2107 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_5"/></StgValue>
</operation>

<operation id="2625" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2108 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_5"/></StgValue>
</operation>

<operation id="2626" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2109 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_5"/></StgValue>
</operation>

<operation id="2627" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2110 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_5"/></StgValue>
</operation>

<operation id="2628" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2111 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_5"/></StgValue>
</operation>

<operation id="2629" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2112 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_5"/></StgValue>
</operation>

<operation id="2630" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2113 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_5"/></StgValue>
</operation>

<operation id="2631" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2114 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_5"/></StgValue>
</operation>

<operation id="2632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2115 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_5"/></StgValue>
</operation>

<operation id="2633" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2116 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_5"/></StgValue>
</operation>

<operation id="2634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2117 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_5"/></StgValue>
</operation>

<operation id="2635" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2118 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_5"/></StgValue>
</operation>

<operation id="2636" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2119 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_5"/></StgValue>
</operation>

<operation id="2637" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2120 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_5"/></StgValue>
</operation>

<operation id="2638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2121 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_5"/></StgValue>
</operation>

<operation id="2639" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2122 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_5"/></StgValue>
</operation>

<operation id="2640" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2123 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_5"/></StgValue>
</operation>

<operation id="2641" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2124 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_5"/></StgValue>
</operation>

<operation id="2642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2125 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_5"/></StgValue>
</operation>

<operation id="2643" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2126 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_5"/></StgValue>
</operation>

<operation id="2644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2127 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_5"/></StgValue>
</operation>

<operation id="2645" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2128 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_5"/></StgValue>
</operation>

<operation id="2646" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2129 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_5 = muxlogic i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_5"/></StgValue>
</operation>

<operation id="2647" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2130 %kernel_mulmulmhsa_float_int_float_key_cache_load_5 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_5"/></StgValue>
</operation>

<operation id="2648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2141 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_5"/></StgValue>
</operation>

<operation id="2649" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2142 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_5"/></StgValue>
</operation>

<operation id="2650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2143 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_5"/></StgValue>
</operation>

<operation id="2651" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2144 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_5"/></StgValue>
</operation>

<operation id="2652" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2145 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_5"/></StgValue>
</operation>

<operation id="2653" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2146 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_5"/></StgValue>
</operation>

<operation id="2654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2147 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_5"/></StgValue>
</operation>

<operation id="2655" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2148 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_5"/></StgValue>
</operation>

<operation id="2656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2149 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_5"/></StgValue>
</operation>

<operation id="2657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2150 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_5"/></StgValue>
</operation>

<operation id="2658" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2151 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_5"/></StgValue>
</operation>

<operation id="2659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2152 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_5"/></StgValue>
</operation>

<operation id="2660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2153 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_5"/></StgValue>
</operation>

<operation id="2661" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2154 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_5"/></StgValue>
</operation>

<operation id="2662" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2155 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_5"/></StgValue>
</operation>

<operation id="2663" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2156 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_5"/></StgValue>
</operation>

<operation id="2664" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2157 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_5"/></StgValue>
</operation>

<operation id="2665" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2158 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_5"/></StgValue>
</operation>

<operation id="2666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2159 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_5"/></StgValue>
</operation>

<operation id="2667" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2160 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_5"/></StgValue>
</operation>

<operation id="2668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2161 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_5"/></StgValue>
</operation>

<operation id="2669" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2162 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_5"/></StgValue>
</operation>

<operation id="2670" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2163 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_5"/></StgValue>
</operation>

<operation id="2671" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2164 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_5"/></StgValue>
</operation>

<operation id="2672" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2165 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_5"/></StgValue>
</operation>

<operation id="2673" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2166 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_5"/></StgValue>
</operation>

<operation id="2674" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2167 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_5"/></StgValue>
</operation>

<operation id="2675" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2168 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_5"/></StgValue>
</operation>

<operation id="2676" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2169 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_5"/></StgValue>
</operation>

<operation id="2677" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2170 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_5"/></StgValue>
</operation>

<operation id="2678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2171 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_5"/></StgValue>
</operation>

<operation id="2679" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2172 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_5"/></StgValue>
</operation>

<operation id="2680" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2173 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_5"/></StgValue>
</operation>

<operation id="2681" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2174 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_5"/></StgValue>
</operation>

<operation id="2682" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2175 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_5"/></StgValue>
</operation>

<operation id="2683" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2176 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_5"/></StgValue>
</operation>

<operation id="2684" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2187 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_5"/></StgValue>
</operation>

<operation id="2685" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2188 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_5"/></StgValue>
</operation>

<operation id="2686" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2189 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_5"/></StgValue>
</operation>

<operation id="2687" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2190 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_5"/></StgValue>
</operation>

<operation id="2688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2191 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_5"/></StgValue>
</operation>

<operation id="2689" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2192 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_5"/></StgValue>
</operation>

<operation id="2690" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2193 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_5"/></StgValue>
</operation>

<operation id="2691" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2194 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_5"/></StgValue>
</operation>

<operation id="2692" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2195 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_5"/></StgValue>
</operation>

<operation id="2693" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2196 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_5"/></StgValue>
</operation>

<operation id="2694" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2197 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_5 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_5"/></StgValue>
</operation>

<operation id="2695" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2198 %kernel_mhsa_float_int_float_key_cache_188 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i64 0, i64 %zext_ln158_5

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_188"/></StgValue>
</operation>

<operation id="2696" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2199 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_5"/></StgValue>
</operation>

<operation id="2697" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2200 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_5"/></StgValue>
</operation>

<operation id="2698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2201 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_5"/></StgValue>
</operation>

<operation id="2699" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2202 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_5"/></StgValue>
</operation>

<operation id="2700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2203 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_5"/></StgValue>
</operation>

<operation id="2701" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2204 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_5"/></StgValue>
</operation>

<operation id="2702" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2205 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_5"/></StgValue>
</operation>

<operation id="2703" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2206 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_5"/></StgValue>
</operation>

<operation id="2704" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2207 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_5"/></StgValue>
</operation>

<operation id="2705" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2208 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_5"/></StgValue>
</operation>

<operation id="2706" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2209 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_5"/></StgValue>
</operation>

<operation id="2707" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2210 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_5"/></StgValue>
</operation>

<operation id="2708" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2211 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_5"/></StgValue>
</operation>

<operation id="2709" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2212 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_5"/></StgValue>
</operation>

<operation id="2710" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2213 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_5"/></StgValue>
</operation>

<operation id="2711" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2214 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_5"/></StgValue>
</operation>

<operation id="2712" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2215 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_5"/></StgValue>
</operation>

<operation id="2713" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2216 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_5"/></StgValue>
</operation>

<operation id="2714" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2217 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_5"/></StgValue>
</operation>

<operation id="2715" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2218 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_5"/></StgValue>
</operation>

<operation id="2716" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2219 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_5 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_5

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_5"/></StgValue>
</operation>

<operation id="2717" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2220 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_5"/></StgValue>
</operation>

<operation id="2718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2221 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_189 = muxlogic i16 %kernel_mhsa_float_int_float_key_cache_188

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_189"/></StgValue>
</operation>

<operation id="2719" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2222 %kernel_mhsa_float_int_float_key_cache_189 = load i16 %kernel_mhsa_float_int_float_key_cache_188

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_189"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="2720" st_id="8" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:55 %dot = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="2721" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:422 %mul138_8 = fmul i32 %p_reload118_read, i32 %k_val_8

]]></Node>
<StgValue><ssdm name="mul138_8"/></StgValue>
</operation>

<operation id="2722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:423 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_8, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2723" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:468 %mul138_9 = fmul i32 %p_reload117_read, i32 %k_val_9

]]></Node>
<StgValue><ssdm name="mul138_9"/></StgValue>
</operation>

<operation id="2724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:469 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_9, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2725" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:514 %mul138_s = fmul i32 %p_reload116_read, i32 %k_val_10

]]></Node>
<StgValue><ssdm name="mul138_s"/></StgValue>
</operation>

<operation id="2726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:515 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_s, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2727" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:560 %mul138_10 = fmul i32 %p_reload115_read, i32 %k_val_11

]]></Node>
<StgValue><ssdm name="mul138_10"/></StgValue>
</operation>

<operation id="2728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:561 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_10, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2729" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:606 %mul138_11 = fmul i32 %p_reload114_read, i32 %k_val_12

]]></Node>
<StgValue><ssdm name="mul138_11"/></StgValue>
</operation>

<operation id="2730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:607 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_11, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2731" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:652 %mul138_12 = fmul i32 %p_reload113_read, i32 %k_val_13

]]></Node>
<StgValue><ssdm name="mul138_12"/></StgValue>
</operation>

<operation id="2732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:653 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_12, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2733" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:698 %mul138_13 = fmul i32 %p_reload112_read, i32 %k_val_14

]]></Node>
<StgValue><ssdm name="mul138_13"/></StgValue>
</operation>

<operation id="2734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:699 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_13, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2735" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:744 %mul138_14 = fmul i32 %p_reload111_read, i32 %k_val_15

]]></Node>
<StgValue><ssdm name="mul138_14"/></StgValue>
</operation>

<operation id="2736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:745 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_14, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="2737" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:793 %mul138_15 = fmul i32 %p_reload110_read, i32 %k_val_16

]]></Node>
<StgValue><ssdm name="mul138_15"/></StgValue>
</operation>

<operation id="2738" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:839 %mul138_16 = fmul i32 %p_reload109_read, i32 %k_val_17

]]></Node>
<StgValue><ssdm name="mul138_16"/></StgValue>
</operation>

<operation id="2739" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:885 %mul138_17 = fmul i32 %p_reload108_read, i32 %k_val_18

]]></Node>
<StgValue><ssdm name="mul138_17"/></StgValue>
</operation>

<operation id="2740" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:931 %mul138_18 = fmul i32 %p_reload107_read, i32 %k_val_19

]]></Node>
<StgValue><ssdm name="mul138_18"/></StgValue>
</operation>

<operation id="2741" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:977 %mul138_19 = fmul i32 %p_reload106_read, i32 %k_val_20

]]></Node>
<StgValue><ssdm name="mul138_19"/></StgValue>
</operation>

<operation id="2742" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1023 %mul138_20 = fmul i32 %p_reload105_read, i32 %k_val_21

]]></Node>
<StgValue><ssdm name="mul138_20"/></StgValue>
</operation>

<operation id="2743" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1069 %mul138_21 = fmul i32 %p_reload104_read, i32 %k_val_22

]]></Node>
<StgValue><ssdm name="mul138_21"/></StgValue>
</operation>

<operation id="2744" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1115 %mul138_22 = fmul i32 %p_reload103_read, i32 %k_val_23

]]></Node>
<StgValue><ssdm name="mul138_22"/></StgValue>
</operation>

<operation id="2745" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1163 %mul138_23 = fmul i32 %p_reload102_read, i32 %k_val_24

]]></Node>
<StgValue><ssdm name="mul138_23"/></StgValue>
</operation>

<operation id="2746" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1209 %mul138_24 = fmul i32 %p_reload101_read, i32 %k_val_25

]]></Node>
<StgValue><ssdm name="mul138_24"/></StgValue>
</operation>

<operation id="2747" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1255 %mul138_25 = fmul i32 %p_reload100_read, i32 %k_val_26

]]></Node>
<StgValue><ssdm name="mul138_25"/></StgValue>
</operation>

<operation id="2748" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1301 %mul138_26 = fmul i32 %p_reload99_read, i32 %k_val_27

]]></Node>
<StgValue><ssdm name="mul138_26"/></StgValue>
</operation>

<operation id="2749" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1347 %mul138_27 = fmul i32 %p_reload98_read, i32 %k_val_28

]]></Node>
<StgValue><ssdm name="mul138_27"/></StgValue>
</operation>

<operation id="2750" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1393 %mul138_28 = fmul i32 %p_reload97_read, i32 %k_val_29

]]></Node>
<StgValue><ssdm name="mul138_28"/></StgValue>
</operation>

<operation id="2751" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1439 %mul138_29 = fmul i32 %p_reload96_read, i32 %k_val_30

]]></Node>
<StgValue><ssdm name="mul138_29"/></StgValue>
</operation>

<operation id="2752" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1485 %mul138_30 = fmul i32 %p_reload95_read, i32 %k_val_31

]]></Node>
<StgValue><ssdm name="mul138_30"/></StgValue>
</operation>

<operation id="2753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1532 %muxLogicI0_to_mul138_31 = muxlogic i32 %p_reload94_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_31"/></StgValue>
</operation>

<operation id="2754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1533 %muxLogicI1_to_mul138_31 = muxlogic i32 %k_val_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_31"/></StgValue>
</operation>

<operation id="2755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1578 %muxLogicI0_to_mul138_32 = muxlogic i32 %p_reload93_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_32"/></StgValue>
</operation>

<operation id="2756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1579 %muxLogicI1_to_mul138_32 = muxlogic i32 %k_val_33

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_32"/></StgValue>
</operation>

<operation id="2757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1624 %muxLogicI0_to_mul138_33 = muxlogic i32 %p_reload92_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_33"/></StgValue>
</operation>

<operation id="2758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1625 %muxLogicI1_to_mul138_33 = muxlogic i32 %k_val_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_33"/></StgValue>
</operation>

<operation id="2759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1670 %muxLogicI0_to_mul138_34 = muxlogic i32 %p_reload91_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_34"/></StgValue>
</operation>

<operation id="2760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1671 %muxLogicI1_to_mul138_34 = muxlogic i32 %k_val_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_34"/></StgValue>
</operation>

<operation id="2761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1716 %muxLogicI0_to_mul138_35 = muxlogic i32 %p_reload90_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_35"/></StgValue>
</operation>

<operation id="2762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1717 %muxLogicI1_to_mul138_35 = muxlogic i32 %k_val_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_35"/></StgValue>
</operation>

<operation id="2763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1762 %muxLogicI0_to_mul138_36 = muxlogic i32 %p_reload89_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_36"/></StgValue>
</operation>

<operation id="2764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1763 %muxLogicI1_to_mul138_36 = muxlogic i32 %k_val_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_36"/></StgValue>
</operation>

<operation id="2765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1808 %muxLogicI0_to_mul138_37 = muxlogic i32 %p_reload88_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_37"/></StgValue>
</operation>

<operation id="2766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1809 %muxLogicI1_to_mul138_37 = muxlogic i32 %k_val_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_37"/></StgValue>
</operation>

<operation id="2767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1854 %muxLogicI0_to_mul138_38 = muxlogic i32 %p_reload87_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_38"/></StgValue>
</operation>

<operation id="2768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1855 %muxLogicI1_to_mul138_38 = muxlogic i32 %k_val_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_38"/></StgValue>
</operation>

<operation id="2769" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1878 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_5"/></StgValue>
</operation>

<operation id="2770" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1880 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_5"/></StgValue>
</operation>

<operation id="2771" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1882 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_5"/></StgValue>
</operation>

<operation id="2772" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1884 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_5"/></StgValue>
</operation>

<operation id="2773" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1886 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_5"/></StgValue>
</operation>

<operation id="2774" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1888 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_5"/></StgValue>
</operation>

<operation id="2775" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1890 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_5"/></StgValue>
</operation>

<operation id="2776" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1892 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_5"/></StgValue>
</operation>

<operation id="2777" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1894 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_5"/></StgValue>
</operation>

<operation id="2778" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1896 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_5"/></StgValue>
</operation>

<operation id="2779" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1898 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_5"/></StgValue>
</operation>

<operation id="2780" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1900 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_5"/></StgValue>
</operation>

<operation id="2781" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1901 %k_val_40 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_5, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_5, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_5, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_5, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_5, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_5, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_5, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_5, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_5, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_5, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_5, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_5, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_40"/></StgValue>
</operation>

<operation id="2782" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1924 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_5"/></StgValue>
</operation>

<operation id="2783" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1926 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_5"/></StgValue>
</operation>

<operation id="2784" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1928 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_5"/></StgValue>
</operation>

<operation id="2785" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1930 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_5"/></StgValue>
</operation>

<operation id="2786" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1932 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_5"/></StgValue>
</operation>

<operation id="2787" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1934 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_5"/></StgValue>
</operation>

<operation id="2788" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1936 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_5"/></StgValue>
</operation>

<operation id="2789" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1938 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_5"/></StgValue>
</operation>

<operation id="2790" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1940 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_5"/></StgValue>
</operation>

<operation id="2791" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1942 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_5"/></StgValue>
</operation>

<operation id="2792" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1944 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_5"/></StgValue>
</operation>

<operation id="2793" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1946 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_5"/></StgValue>
</operation>

<operation id="2794" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1947 %k_val_41 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_5, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_5, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_5, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_5, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_5, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_5, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_5, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_5, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_5, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_5, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_5, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_5, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_41"/></StgValue>
</operation>

<operation id="2795" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1970 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_5"/></StgValue>
</operation>

<operation id="2796" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1972 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_5"/></StgValue>
</operation>

<operation id="2797" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1974 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_5"/></StgValue>
</operation>

<operation id="2798" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1976 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_5"/></StgValue>
</operation>

<operation id="2799" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1978 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_5"/></StgValue>
</operation>

<operation id="2800" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1980 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_5"/></StgValue>
</operation>

<operation id="2801" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1982 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_5"/></StgValue>
</operation>

<operation id="2802" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1984 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_5"/></StgValue>
</operation>

<operation id="2803" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1986 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_5"/></StgValue>
</operation>

<operation id="2804" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1988 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_5"/></StgValue>
</operation>

<operation id="2805" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1990 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_5"/></StgValue>
</operation>

<operation id="2806" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1992 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_5"/></StgValue>
</operation>

<operation id="2807" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1993 %k_val_42 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_5, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_5, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_5, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_5, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_5, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_5, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_5, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_5, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_5, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_5, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_5, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_5, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_42"/></StgValue>
</operation>

<operation id="2808" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2016 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_5"/></StgValue>
</operation>

<operation id="2809" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2018 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_5"/></StgValue>
</operation>

<operation id="2810" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2020 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_5"/></StgValue>
</operation>

<operation id="2811" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2022 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_5"/></StgValue>
</operation>

<operation id="2812" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2024 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_5"/></StgValue>
</operation>

<operation id="2813" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2026 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_5"/></StgValue>
</operation>

<operation id="2814" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2028 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_5"/></StgValue>
</operation>

<operation id="2815" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2030 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_5"/></StgValue>
</operation>

<operation id="2816" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2032 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_5"/></StgValue>
</operation>

<operation id="2817" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2034 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_5"/></StgValue>
</operation>

<operation id="2818" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2036 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_5"/></StgValue>
</operation>

<operation id="2819" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2038 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_5"/></StgValue>
</operation>

<operation id="2820" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2039 %k_val_43 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_5, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_5, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_5, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_5, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_5, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_5, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_5, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_5, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_5, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_5, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_5, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_5, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_43"/></StgValue>
</operation>

<operation id="2821" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2062 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_5"/></StgValue>
</operation>

<operation id="2822" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2064 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_5"/></StgValue>
</operation>

<operation id="2823" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2066 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_5"/></StgValue>
</operation>

<operation id="2824" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2068 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_5"/></StgValue>
</operation>

<operation id="2825" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2070 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_5"/></StgValue>
</operation>

<operation id="2826" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2072 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_5"/></StgValue>
</operation>

<operation id="2827" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2074 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_5"/></StgValue>
</operation>

<operation id="2828" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2076 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_5"/></StgValue>
</operation>

<operation id="2829" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2078 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_5"/></StgValue>
</operation>

<operation id="2830" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2080 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_5"/></StgValue>
</operation>

<operation id="2831" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2082 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_5"/></StgValue>
</operation>

<operation id="2832" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2084 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_5"/></StgValue>
</operation>

<operation id="2833" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2085 %k_val_44 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_5, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_5, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_5, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_5, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_5, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_5, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_5, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_5, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_5, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_5, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_5, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_5, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_44"/></StgValue>
</operation>

<operation id="2834" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2108 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_5"/></StgValue>
</operation>

<operation id="2835" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2110 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_5"/></StgValue>
</operation>

<operation id="2836" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2112 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_5"/></StgValue>
</operation>

<operation id="2837" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2114 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_5"/></StgValue>
</operation>

<operation id="2838" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2116 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_5"/></StgValue>
</operation>

<operation id="2839" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2118 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_5"/></StgValue>
</operation>

<operation id="2840" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2120 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_5"/></StgValue>
</operation>

<operation id="2841" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2122 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_5"/></StgValue>
</operation>

<operation id="2842" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2124 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_5"/></StgValue>
</operation>

<operation id="2843" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2126 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_5"/></StgValue>
</operation>

<operation id="2844" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2128 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_5"/></StgValue>
</operation>

<operation id="2845" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2130 %kernel_mulmulmhsa_float_int_float_key_cache_load_5 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_5

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_5"/></StgValue>
</operation>

<operation id="2846" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2131 %k_val_45 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_5, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_5, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_5, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_5, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_5, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_5, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_5, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_5, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_5, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_5, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_5, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_load_5, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_45"/></StgValue>
</operation>

<operation id="2847" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2154 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_5"/></StgValue>
</operation>

<operation id="2848" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2156 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_5"/></StgValue>
</operation>

<operation id="2849" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2158 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_5"/></StgValue>
</operation>

<operation id="2850" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2160 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_5"/></StgValue>
</operation>

<operation id="2851" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2162 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_5"/></StgValue>
</operation>

<operation id="2852" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2164 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_5"/></StgValue>
</operation>

<operation id="2853" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2166 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_5"/></StgValue>
</operation>

<operation id="2854" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2168 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_5"/></StgValue>
</operation>

<operation id="2855" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2170 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_5"/></StgValue>
</operation>

<operation id="2856" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2172 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_5"/></StgValue>
</operation>

<operation id="2857" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2174 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_5"/></StgValue>
</operation>

<operation id="2858" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2176 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_5"/></StgValue>
</operation>

<operation id="2859" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2177 %k_val_46 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_5, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_5, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_5, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_5, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_5, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_5, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_5, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_5, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_5, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_5, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_5, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_5, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_46"/></StgValue>
</operation>

<operation id="2860" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2200 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_5"/></StgValue>
</operation>

<operation id="2861" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2202 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_5"/></StgValue>
</operation>

<operation id="2862" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2204 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_5"/></StgValue>
</operation>

<operation id="2863" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2206 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_5"/></StgValue>
</operation>

<operation id="2864" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2208 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_5"/></StgValue>
</operation>

<operation id="2865" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2210 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_5"/></StgValue>
</operation>

<operation id="2866" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2212 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_5"/></StgValue>
</operation>

<operation id="2867" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2214 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_5"/></StgValue>
</operation>

<operation id="2868" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2216 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_5"/></StgValue>
</operation>

<operation id="2869" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2218 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_5"/></StgValue>
</operation>

<operation id="2870" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2220 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_5 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_5

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_5"/></StgValue>
</operation>

<operation id="2871" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2222 %kernel_mhsa_float_int_float_key_cache_189 = load i16 %kernel_mhsa_float_int_float_key_cache_188

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_189"/></StgValue>
</operation>

<operation id="2872" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2223 %k_val_47 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_5, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_5, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_5, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_5, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_5, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_5, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_5, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_5, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_5, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_5, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_5, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_189, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_47"/></StgValue>
</operation>

<operation id="2873" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2233 %or_ln158_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %tmp_30, i3 6

]]></Node>
<StgValue><ssdm name="or_ln158_5"/></StgValue>
</operation>

<operation id="2874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2234 %zext_ln158_6 = zext i16 %or_ln158_5

]]></Node>
<StgValue><ssdm name="zext_ln158_6"/></StgValue>
</operation>

<operation id="2875" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2235 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_6"/></StgValue>
</operation>

<operation id="2876" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2236 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_6"/></StgValue>
</operation>

<operation id="2877" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2237 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_6"/></StgValue>
</operation>

<operation id="2878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2238 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_6"/></StgValue>
</operation>

<operation id="2879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2239 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_6"/></StgValue>
</operation>

<operation id="2880" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2240 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_6"/></StgValue>
</operation>

<operation id="2881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2241 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_6"/></StgValue>
</operation>

<operation id="2882" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2242 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_6"/></StgValue>
</operation>

<operation id="2883" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2243 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_6"/></StgValue>
</operation>

<operation id="2884" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2244 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_6"/></StgValue>
</operation>

<operation id="2885" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2245 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_6"/></StgValue>
</operation>

<operation id="2886" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2246 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_6"/></StgValue>
</operation>

<operation id="2887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2247 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_6"/></StgValue>
</operation>

<operation id="2888" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2248 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_6"/></StgValue>
</operation>

<operation id="2889" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2249 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_6"/></StgValue>
</operation>

<operation id="2890" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2250 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_6"/></StgValue>
</operation>

<operation id="2891" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2251 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_6"/></StgValue>
</operation>

<operation id="2892" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2252 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_6"/></StgValue>
</operation>

<operation id="2893" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2253 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_6"/></StgValue>
</operation>

<operation id="2894" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2254 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_6"/></StgValue>
</operation>

<operation id="2895" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2255 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_6"/></StgValue>
</operation>

<operation id="2896" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2256 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_6"/></StgValue>
</operation>

<operation id="2897" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2257 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_6"/></StgValue>
</operation>

<operation id="2898" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2258 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_6"/></StgValue>
</operation>

<operation id="2899" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2259 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_6"/></StgValue>
</operation>

<operation id="2900" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2260 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_6"/></StgValue>
</operation>

<operation id="2901" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2261 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_6"/></StgValue>
</operation>

<operation id="2902" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2262 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_6"/></StgValue>
</operation>

<operation id="2903" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2263 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_6"/></StgValue>
</operation>

<operation id="2904" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2264 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_6"/></StgValue>
</operation>

<operation id="2905" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2265 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_6"/></StgValue>
</operation>

<operation id="2906" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2266 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_6"/></StgValue>
</operation>

<operation id="2907" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2267 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_6"/></StgValue>
</operation>

<operation id="2908" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2268 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_6"/></StgValue>
</operation>

<operation id="2909" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2269 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_6"/></StgValue>
</operation>

<operation id="2910" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2270 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_6"/></StgValue>
</operation>

<operation id="2911" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2281 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_6"/></StgValue>
</operation>

<operation id="2912" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2282 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_6"/></StgValue>
</operation>

<operation id="2913" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2283 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_6"/></StgValue>
</operation>

<operation id="2914" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2284 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_6"/></StgValue>
</operation>

<operation id="2915" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2285 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_6"/></StgValue>
</operation>

<operation id="2916" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2286 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_6"/></StgValue>
</operation>

<operation id="2917" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2287 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_6"/></StgValue>
</operation>

<operation id="2918" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2288 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_6"/></StgValue>
</operation>

<operation id="2919" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2289 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_6"/></StgValue>
</operation>

<operation id="2920" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2290 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_6"/></StgValue>
</operation>

<operation id="2921" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2291 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_6"/></StgValue>
</operation>

<operation id="2922" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2292 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_6"/></StgValue>
</operation>

<operation id="2923" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2293 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_6"/></StgValue>
</operation>

<operation id="2924" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2294 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_6"/></StgValue>
</operation>

<operation id="2925" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2295 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_6"/></StgValue>
</operation>

<operation id="2926" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2296 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_6"/></StgValue>
</operation>

<operation id="2927" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2297 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_6"/></StgValue>
</operation>

<operation id="2928" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2298 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_6"/></StgValue>
</operation>

<operation id="2929" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2299 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_6"/></StgValue>
</operation>

<operation id="2930" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2300 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_6"/></StgValue>
</operation>

<operation id="2931" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2301 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_6"/></StgValue>
</operation>

<operation id="2932" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2302 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_6"/></StgValue>
</operation>

<operation id="2933" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2303 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_6"/></StgValue>
</operation>

<operation id="2934" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2304 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_6"/></StgValue>
</operation>

<operation id="2935" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2305 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_6"/></StgValue>
</operation>

<operation id="2936" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2306 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_6"/></StgValue>
</operation>

<operation id="2937" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2307 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_6"/></StgValue>
</operation>

<operation id="2938" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2308 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_6"/></StgValue>
</operation>

<operation id="2939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2309 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_6"/></StgValue>
</operation>

<operation id="2940" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2310 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_6"/></StgValue>
</operation>

<operation id="2941" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2311 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_6"/></StgValue>
</operation>

<operation id="2942" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2312 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_6"/></StgValue>
</operation>

<operation id="2943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2313 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_6"/></StgValue>
</operation>

<operation id="2944" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2314 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_6"/></StgValue>
</operation>

<operation id="2945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2315 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_6"/></StgValue>
</operation>

<operation id="2946" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2316 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_6"/></StgValue>
</operation>

<operation id="2947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2327 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_6"/></StgValue>
</operation>

<operation id="2948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2328 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_6"/></StgValue>
</operation>

<operation id="2949" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2329 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_6"/></StgValue>
</operation>

<operation id="2950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2330 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_6"/></StgValue>
</operation>

<operation id="2951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2331 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_6"/></StgValue>
</operation>

<operation id="2952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2332 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_6"/></StgValue>
</operation>

<operation id="2953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2333 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_6"/></StgValue>
</operation>

<operation id="2954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2334 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_6"/></StgValue>
</operation>

<operation id="2955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2335 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_6"/></StgValue>
</operation>

<operation id="2956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2336 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_6"/></StgValue>
</operation>

<operation id="2957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2337 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_6"/></StgValue>
</operation>

<operation id="2958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2338 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_6"/></StgValue>
</operation>

<operation id="2959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2339 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_6"/></StgValue>
</operation>

<operation id="2960" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2340 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_6"/></StgValue>
</operation>

<operation id="2961" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2341 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_6"/></StgValue>
</operation>

<operation id="2962" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2342 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_6"/></StgValue>
</operation>

<operation id="2963" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2343 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_6"/></StgValue>
</operation>

<operation id="2964" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2344 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_6"/></StgValue>
</operation>

<operation id="2965" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2345 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_6"/></StgValue>
</operation>

<operation id="2966" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2346 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_6"/></StgValue>
</operation>

<operation id="2967" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2347 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_6"/></StgValue>
</operation>

<operation id="2968" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2348 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_6"/></StgValue>
</operation>

<operation id="2969" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2349 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_6"/></StgValue>
</operation>

<operation id="2970" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2350 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_6"/></StgValue>
</operation>

<operation id="2971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2351 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_6"/></StgValue>
</operation>

<operation id="2972" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2352 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_6"/></StgValue>
</operation>

<operation id="2973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2353 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_6"/></StgValue>
</operation>

<operation id="2974" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2354 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_6"/></StgValue>
</operation>

<operation id="2975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2355 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_6"/></StgValue>
</operation>

<operation id="2976" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2356 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_6"/></StgValue>
</operation>

<operation id="2977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2357 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_6"/></StgValue>
</operation>

<operation id="2978" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2358 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_6"/></StgValue>
</operation>

<operation id="2979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2359 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_6"/></StgValue>
</operation>

<operation id="2980" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2360 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_6"/></StgValue>
</operation>

<operation id="2981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2361 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_6"/></StgValue>
</operation>

<operation id="2982" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2362 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_6"/></StgValue>
</operation>

<operation id="2983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2373 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_6"/></StgValue>
</operation>

<operation id="2984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2374 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_6"/></StgValue>
</operation>

<operation id="2985" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2375 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_6"/></StgValue>
</operation>

<operation id="2986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2376 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_6"/></StgValue>
</operation>

<operation id="2987" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2377 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_6"/></StgValue>
</operation>

<operation id="2988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2378 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_6"/></StgValue>
</operation>

<operation id="2989" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2379 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_6"/></StgValue>
</operation>

<operation id="2990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2380 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_6"/></StgValue>
</operation>

<operation id="2991" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2381 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_6"/></StgValue>
</operation>

<operation id="2992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2382 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_6"/></StgValue>
</operation>

<operation id="2993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2383 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_6"/></StgValue>
</operation>

<operation id="2994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2384 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_6"/></StgValue>
</operation>

<operation id="2995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2385 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_6"/></StgValue>
</operation>

<operation id="2996" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2386 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_6"/></StgValue>
</operation>

<operation id="2997" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2387 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_6"/></StgValue>
</operation>

<operation id="2998" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2388 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_6"/></StgValue>
</operation>

<operation id="2999" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2389 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_6"/></StgValue>
</operation>

<operation id="3000" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2390 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_6"/></StgValue>
</operation>

<operation id="3001" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2391 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_6"/></StgValue>
</operation>

<operation id="3002" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2392 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_6"/></StgValue>
</operation>

<operation id="3003" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2393 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_6"/></StgValue>
</operation>

<operation id="3004" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2394 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_6"/></StgValue>
</operation>

<operation id="3005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2395 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_6"/></StgValue>
</operation>

<operation id="3006" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2396 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_6"/></StgValue>
</operation>

<operation id="3007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2397 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_6"/></StgValue>
</operation>

<operation id="3008" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2398 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_6"/></StgValue>
</operation>

<operation id="3009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2399 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_6"/></StgValue>
</operation>

<operation id="3010" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2400 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_6"/></StgValue>
</operation>

<operation id="3011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2401 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_6"/></StgValue>
</operation>

<operation id="3012" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2402 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_6"/></StgValue>
</operation>

<operation id="3013" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2403 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_6"/></StgValue>
</operation>

<operation id="3014" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2404 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_6"/></StgValue>
</operation>

<operation id="3015" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2405 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_6"/></StgValue>
</operation>

<operation id="3016" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2406 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_6"/></StgValue>
</operation>

<operation id="3017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2407 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_6"/></StgValue>
</operation>

<operation id="3018" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2408 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_6"/></StgValue>
</operation>

<operation id="3019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2419 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_6"/></StgValue>
</operation>

<operation id="3020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2420 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_6"/></StgValue>
</operation>

<operation id="3021" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2421 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_6"/></StgValue>
</operation>

<operation id="3022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2422 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_6"/></StgValue>
</operation>

<operation id="3023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2423 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_6"/></StgValue>
</operation>

<operation id="3024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2424 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_6"/></StgValue>
</operation>

<operation id="3025" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2425 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_6"/></StgValue>
</operation>

<operation id="3026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2426 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_6"/></StgValue>
</operation>

<operation id="3027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2427 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_6"/></StgValue>
</operation>

<operation id="3028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2428 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_6"/></StgValue>
</operation>

<operation id="3029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2429 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_6"/></StgValue>
</operation>

<operation id="3030" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2430 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_6"/></StgValue>
</operation>

<operation id="3031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2431 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_6"/></StgValue>
</operation>

<operation id="3032" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2432 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_6"/></StgValue>
</operation>

<operation id="3033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2433 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_6"/></StgValue>
</operation>

<operation id="3034" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2434 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_6"/></StgValue>
</operation>

<operation id="3035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2435 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_6"/></StgValue>
</operation>

<operation id="3036" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2436 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_6"/></StgValue>
</operation>

<operation id="3037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2437 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_6"/></StgValue>
</operation>

<operation id="3038" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2438 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_6"/></StgValue>
</operation>

<operation id="3039" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2439 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_6"/></StgValue>
</operation>

<operation id="3040" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2440 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_6"/></StgValue>
</operation>

<operation id="3041" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2441 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_6"/></StgValue>
</operation>

<operation id="3042" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2442 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_6"/></StgValue>
</operation>

<operation id="3043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2443 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_6"/></StgValue>
</operation>

<operation id="3044" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2444 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_6"/></StgValue>
</operation>

<operation id="3045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2445 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_6"/></StgValue>
</operation>

<operation id="3046" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2446 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_6"/></StgValue>
</operation>

<operation id="3047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2447 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_6"/></StgValue>
</operation>

<operation id="3048" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2448 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_6"/></StgValue>
</operation>

<operation id="3049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2449 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_6"/></StgValue>
</operation>

<operation id="3050" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2450 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_6"/></StgValue>
</operation>

<operation id="3051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2451 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_6"/></StgValue>
</operation>

<operation id="3052" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2452 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_6"/></StgValue>
</operation>

<operation id="3053" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2453 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_6"/></StgValue>
</operation>

<operation id="3054" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2454 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_6"/></StgValue>
</operation>

<operation id="3055" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2465 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_6"/></StgValue>
</operation>

<operation id="3056" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2466 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_6"/></StgValue>
</operation>

<operation id="3057" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2467 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_6"/></StgValue>
</operation>

<operation id="3058" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2468 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_6"/></StgValue>
</operation>

<operation id="3059" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2469 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_6"/></StgValue>
</operation>

<operation id="3060" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2470 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_6"/></StgValue>
</operation>

<operation id="3061" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2471 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_6"/></StgValue>
</operation>

<operation id="3062" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2472 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_6"/></StgValue>
</operation>

<operation id="3063" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2473 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_6"/></StgValue>
</operation>

<operation id="3064" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2474 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_6"/></StgValue>
</operation>

<operation id="3065" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2475 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_6"/></StgValue>
</operation>

<operation id="3066" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2476 %kernel_mulmulmhsa_float_int_float_key_cache_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_addr_6"/></StgValue>
</operation>

<operation id="3067" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2477 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_6"/></StgValue>
</operation>

<operation id="3068" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2478 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_6"/></StgValue>
</operation>

<operation id="3069" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2479 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_6"/></StgValue>
</operation>

<operation id="3070" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2480 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_6"/></StgValue>
</operation>

<operation id="3071" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2481 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_6"/></StgValue>
</operation>

<operation id="3072" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2482 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_6"/></StgValue>
</operation>

<operation id="3073" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2483 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_6"/></StgValue>
</operation>

<operation id="3074" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2484 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_6"/></StgValue>
</operation>

<operation id="3075" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2485 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_6"/></StgValue>
</operation>

<operation id="3076" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2486 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_6"/></StgValue>
</operation>

<operation id="3077" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2487 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_6"/></StgValue>
</operation>

<operation id="3078" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2488 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_6"/></StgValue>
</operation>

<operation id="3079" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2489 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_6"/></StgValue>
</operation>

<operation id="3080" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2490 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_6"/></StgValue>
</operation>

<operation id="3081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2491 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_6"/></StgValue>
</operation>

<operation id="3082" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2492 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_6"/></StgValue>
</operation>

<operation id="3083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2493 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_6"/></StgValue>
</operation>

<operation id="3084" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2494 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_6"/></StgValue>
</operation>

<operation id="3085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2495 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_6"/></StgValue>
</operation>

<operation id="3086" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2496 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_6"/></StgValue>
</operation>

<operation id="3087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2497 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_6"/></StgValue>
</operation>

<operation id="3088" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2498 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_6"/></StgValue>
</operation>

<operation id="3089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2499 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_6 = muxlogic i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_6"/></StgValue>
</operation>

<operation id="3090" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2500 %kernel_mulmulmhsa_float_int_float_key_cache_load_6 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_6"/></StgValue>
</operation>

<operation id="3091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2511 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_6"/></StgValue>
</operation>

<operation id="3092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2512 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_6"/></StgValue>
</operation>

<operation id="3093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2513 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_6"/></StgValue>
</operation>

<operation id="3094" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2514 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_6"/></StgValue>
</operation>

<operation id="3095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2515 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_6"/></StgValue>
</operation>

<operation id="3096" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2516 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_6"/></StgValue>
</operation>

<operation id="3097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2517 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_6"/></StgValue>
</operation>

<operation id="3098" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2518 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_6"/></StgValue>
</operation>

<operation id="3099" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2519 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_6"/></StgValue>
</operation>

<operation id="3100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2520 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_6"/></StgValue>
</operation>

<operation id="3101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2521 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_6"/></StgValue>
</operation>

<operation id="3102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2522 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_6"/></StgValue>
</operation>

<operation id="3103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2523 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_6"/></StgValue>
</operation>

<operation id="3104" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2524 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_6"/></StgValue>
</operation>

<operation id="3105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2525 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_6"/></StgValue>
</operation>

<operation id="3106" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2526 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_6"/></StgValue>
</operation>

<operation id="3107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2527 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_6"/></StgValue>
</operation>

<operation id="3108" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2528 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_6"/></StgValue>
</operation>

<operation id="3109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2529 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_6"/></StgValue>
</operation>

<operation id="3110" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2530 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_6"/></StgValue>
</operation>

<operation id="3111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2531 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_6"/></StgValue>
</operation>

<operation id="3112" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2532 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_6"/></StgValue>
</operation>

<operation id="3113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2533 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_6"/></StgValue>
</operation>

<operation id="3114" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2534 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_6"/></StgValue>
</operation>

<operation id="3115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2535 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_6"/></StgValue>
</operation>

<operation id="3116" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2536 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_6"/></StgValue>
</operation>

<operation id="3117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2537 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_6"/></StgValue>
</operation>

<operation id="3118" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2538 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_6"/></StgValue>
</operation>

<operation id="3119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2539 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_6"/></StgValue>
</operation>

<operation id="3120" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2540 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_6"/></StgValue>
</operation>

<operation id="3121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2541 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_6"/></StgValue>
</operation>

<operation id="3122" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2542 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_6"/></StgValue>
</operation>

<operation id="3123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2543 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_6"/></StgValue>
</operation>

<operation id="3124" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2544 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_6"/></StgValue>
</operation>

<operation id="3125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2545 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_6"/></StgValue>
</operation>

<operation id="3126" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2546 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_6"/></StgValue>
</operation>

<operation id="3127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2557 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_6"/></StgValue>
</operation>

<operation id="3128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2558 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_6"/></StgValue>
</operation>

<operation id="3129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2559 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_6"/></StgValue>
</operation>

<operation id="3130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2560 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_6"/></StgValue>
</operation>

<operation id="3131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2561 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_6"/></StgValue>
</operation>

<operation id="3132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2562 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_6"/></StgValue>
</operation>

<operation id="3133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2563 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_6"/></StgValue>
</operation>

<operation id="3134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2564 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_6"/></StgValue>
</operation>

<operation id="3135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2565 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_6"/></StgValue>
</operation>

<operation id="3136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2566 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_6"/></StgValue>
</operation>

<operation id="3137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2567 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_6 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_6"/></StgValue>
</operation>

<operation id="3138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2568 %kernel_mhsa_float_int_float_key_cache_190 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_190"/></StgValue>
</operation>

<operation id="3139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2569 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_6"/></StgValue>
</operation>

<operation id="3140" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2570 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_6"/></StgValue>
</operation>

<operation id="3141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2571 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_6"/></StgValue>
</operation>

<operation id="3142" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2572 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_6"/></StgValue>
</operation>

<operation id="3143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2573 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_6"/></StgValue>
</operation>

<operation id="3144" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2574 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_6"/></StgValue>
</operation>

<operation id="3145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2575 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_6"/></StgValue>
</operation>

<operation id="3146" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2576 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_6"/></StgValue>
</operation>

<operation id="3147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2577 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_6"/></StgValue>
</operation>

<operation id="3148" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2578 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_6"/></StgValue>
</operation>

<operation id="3149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2579 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_6"/></StgValue>
</operation>

<operation id="3150" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2580 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_6"/></StgValue>
</operation>

<operation id="3151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2581 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_6"/></StgValue>
</operation>

<operation id="3152" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2582 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_6"/></StgValue>
</operation>

<operation id="3153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2583 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_6"/></StgValue>
</operation>

<operation id="3154" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2584 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_6"/></StgValue>
</operation>

<operation id="3155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2585 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_6"/></StgValue>
</operation>

<operation id="3156" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2586 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_6"/></StgValue>
</operation>

<operation id="3157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2587 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_6"/></StgValue>
</operation>

<operation id="3158" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2588 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_6"/></StgValue>
</operation>

<operation id="3159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2589 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_6 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_6

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_6"/></StgValue>
</operation>

<operation id="3160" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2590 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_6"/></StgValue>
</operation>

<operation id="3161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2591 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_191 = muxlogic i16 %kernel_mhsa_float_int_float_key_cache_190

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_191"/></StgValue>
</operation>

<operation id="3162" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2592 %kernel_mhsa_float_int_float_key_cache_191 = load i16 %kernel_mhsa_float_int_float_key_cache_190

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_191"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="3163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:99 %muxLogicI0_to_dot_1 = muxlogic i32 %dot

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_1"/></StgValue>
</operation>

<operation id="3164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:100 %muxLogicI1_to_dot_1 = muxlogic i32 %mul138_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_1"/></StgValue>
</operation>

<operation id="3165" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:793 %mul138_15 = fmul i32 %p_reload110_read, i32 %k_val_16

]]></Node>
<StgValue><ssdm name="mul138_15"/></StgValue>
</operation>

<operation id="3166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:794 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_15, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3167" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:839 %mul138_16 = fmul i32 %p_reload109_read, i32 %k_val_17

]]></Node>
<StgValue><ssdm name="mul138_16"/></StgValue>
</operation>

<operation id="3168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:840 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_16, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3169" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:885 %mul138_17 = fmul i32 %p_reload108_read, i32 %k_val_18

]]></Node>
<StgValue><ssdm name="mul138_17"/></StgValue>
</operation>

<operation id="3170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:886 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_17, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3171" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:931 %mul138_18 = fmul i32 %p_reload107_read, i32 %k_val_19

]]></Node>
<StgValue><ssdm name="mul138_18"/></StgValue>
</operation>

<operation id="3172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:932 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_18, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3173" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:977 %mul138_19 = fmul i32 %p_reload106_read, i32 %k_val_20

]]></Node>
<StgValue><ssdm name="mul138_19"/></StgValue>
</operation>

<operation id="3174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:978 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_19, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3175" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1023 %mul138_20 = fmul i32 %p_reload105_read, i32 %k_val_21

]]></Node>
<StgValue><ssdm name="mul138_20"/></StgValue>
</operation>

<operation id="3176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1024 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_20, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3177" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1069 %mul138_21 = fmul i32 %p_reload104_read, i32 %k_val_22

]]></Node>
<StgValue><ssdm name="mul138_21"/></StgValue>
</operation>

<operation id="3178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1070 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_21, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3179" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1115 %mul138_22 = fmul i32 %p_reload103_read, i32 %k_val_23

]]></Node>
<StgValue><ssdm name="mul138_22"/></StgValue>
</operation>

<operation id="3180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1116 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_22, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3181" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1163 %mul138_23 = fmul i32 %p_reload102_read, i32 %k_val_24

]]></Node>
<StgValue><ssdm name="mul138_23"/></StgValue>
</operation>

<operation id="3182" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1209 %mul138_24 = fmul i32 %p_reload101_read, i32 %k_val_25

]]></Node>
<StgValue><ssdm name="mul138_24"/></StgValue>
</operation>

<operation id="3183" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1255 %mul138_25 = fmul i32 %p_reload100_read, i32 %k_val_26

]]></Node>
<StgValue><ssdm name="mul138_25"/></StgValue>
</operation>

<operation id="3184" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1301 %mul138_26 = fmul i32 %p_reload99_read, i32 %k_val_27

]]></Node>
<StgValue><ssdm name="mul138_26"/></StgValue>
</operation>

<operation id="3185" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1347 %mul138_27 = fmul i32 %p_reload98_read, i32 %k_val_28

]]></Node>
<StgValue><ssdm name="mul138_27"/></StgValue>
</operation>

<operation id="3186" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1393 %mul138_28 = fmul i32 %p_reload97_read, i32 %k_val_29

]]></Node>
<StgValue><ssdm name="mul138_28"/></StgValue>
</operation>

<operation id="3187" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1439 %mul138_29 = fmul i32 %p_reload96_read, i32 %k_val_30

]]></Node>
<StgValue><ssdm name="mul138_29"/></StgValue>
</operation>

<operation id="3188" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1485 %mul138_30 = fmul i32 %p_reload95_read, i32 %k_val_31

]]></Node>
<StgValue><ssdm name="mul138_30"/></StgValue>
</operation>

<operation id="3189" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1534 %mul138_31 = fmul i32 %p_reload94_read, i32 %k_val_32

]]></Node>
<StgValue><ssdm name="mul138_31"/></StgValue>
</operation>

<operation id="3190" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1580 %mul138_32 = fmul i32 %p_reload93_read, i32 %k_val_33

]]></Node>
<StgValue><ssdm name="mul138_32"/></StgValue>
</operation>

<operation id="3191" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1626 %mul138_33 = fmul i32 %p_reload92_read, i32 %k_val_34

]]></Node>
<StgValue><ssdm name="mul138_33"/></StgValue>
</operation>

<operation id="3192" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1672 %mul138_34 = fmul i32 %p_reload91_read, i32 %k_val_35

]]></Node>
<StgValue><ssdm name="mul138_34"/></StgValue>
</operation>

<operation id="3193" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1718 %mul138_35 = fmul i32 %p_reload90_read, i32 %k_val_36

]]></Node>
<StgValue><ssdm name="mul138_35"/></StgValue>
</operation>

<operation id="3194" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1764 %mul138_36 = fmul i32 %p_reload89_read, i32 %k_val_37

]]></Node>
<StgValue><ssdm name="mul138_36"/></StgValue>
</operation>

<operation id="3195" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1810 %mul138_37 = fmul i32 %p_reload88_read, i32 %k_val_38

]]></Node>
<StgValue><ssdm name="mul138_37"/></StgValue>
</operation>

<operation id="3196" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1856 %mul138_38 = fmul i32 %p_reload87_read, i32 %k_val_39

]]></Node>
<StgValue><ssdm name="mul138_38"/></StgValue>
</operation>

<operation id="3197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1903 %muxLogicI0_to_mul138_39 = muxlogic i32 %p_reload86_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_39"/></StgValue>
</operation>

<operation id="3198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1904 %muxLogicI1_to_mul138_39 = muxlogic i32 %k_val_40

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_39"/></StgValue>
</operation>

<operation id="3199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1949 %muxLogicI0_to_mul138_40 = muxlogic i32 %p_reload85_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_40"/></StgValue>
</operation>

<operation id="3200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1950 %muxLogicI1_to_mul138_40 = muxlogic i32 %k_val_41

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_40"/></StgValue>
</operation>

<operation id="3201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1995 %muxLogicI0_to_mul138_41 = muxlogic i32 %p_reload84_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_41"/></StgValue>
</operation>

<operation id="3202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1996 %muxLogicI1_to_mul138_41 = muxlogic i32 %k_val_42

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_41"/></StgValue>
</operation>

<operation id="3203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2041 %muxLogicI0_to_mul138_42 = muxlogic i32 %p_reload83_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_42"/></StgValue>
</operation>

<operation id="3204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2042 %muxLogicI1_to_mul138_42 = muxlogic i32 %k_val_43

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_42"/></StgValue>
</operation>

<operation id="3205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2087 %muxLogicI0_to_mul138_43 = muxlogic i32 %p_reload82_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_43"/></StgValue>
</operation>

<operation id="3206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2088 %muxLogicI1_to_mul138_43 = muxlogic i32 %k_val_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_43"/></StgValue>
</operation>

<operation id="3207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2133 %muxLogicI0_to_mul138_44 = muxlogic i32 %p_reload81_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_44"/></StgValue>
</operation>

<operation id="3208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2134 %muxLogicI1_to_mul138_44 = muxlogic i32 %k_val_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_44"/></StgValue>
</operation>

<operation id="3209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2179 %muxLogicI0_to_mul138_45 = muxlogic i32 %p_reload80_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_45"/></StgValue>
</operation>

<operation id="3210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2180 %muxLogicI1_to_mul138_45 = muxlogic i32 %k_val_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_45"/></StgValue>
</operation>

<operation id="3211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2225 %muxLogicI0_to_mul138_46 = muxlogic i32 %p_reload79_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_46"/></StgValue>
</operation>

<operation id="3212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2226 %muxLogicI1_to_mul138_46 = muxlogic i32 %k_val_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_46"/></StgValue>
</operation>

<operation id="3213" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2248 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_6"/></StgValue>
</operation>

<operation id="3214" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2250 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_6"/></StgValue>
</operation>

<operation id="3215" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2252 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_6"/></StgValue>
</operation>

<operation id="3216" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2254 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_6"/></StgValue>
</operation>

<operation id="3217" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2256 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_6"/></StgValue>
</operation>

<operation id="3218" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2258 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_6"/></StgValue>
</operation>

<operation id="3219" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2260 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_6"/></StgValue>
</operation>

<operation id="3220" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2262 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_6"/></StgValue>
</operation>

<operation id="3221" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2264 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_6"/></StgValue>
</operation>

<operation id="3222" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2266 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_6"/></StgValue>
</operation>

<operation id="3223" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2268 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_6"/></StgValue>
</operation>

<operation id="3224" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2270 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_6"/></StgValue>
</operation>

<operation id="3225" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2271 %k_val_48 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_6, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_6, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_6, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_6, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_6, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_6, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_6, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_6, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_6, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_6, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_6, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_6, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_48"/></StgValue>
</operation>

<operation id="3226" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2294 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_6"/></StgValue>
</operation>

<operation id="3227" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2296 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_6"/></StgValue>
</operation>

<operation id="3228" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2298 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_6"/></StgValue>
</operation>

<operation id="3229" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2300 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_6"/></StgValue>
</operation>

<operation id="3230" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2302 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_6"/></StgValue>
</operation>

<operation id="3231" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2304 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_6"/></StgValue>
</operation>

<operation id="3232" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2306 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_6"/></StgValue>
</operation>

<operation id="3233" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2308 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_6"/></StgValue>
</operation>

<operation id="3234" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2310 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_6"/></StgValue>
</operation>

<operation id="3235" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2312 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_6"/></StgValue>
</operation>

<operation id="3236" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2314 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_6"/></StgValue>
</operation>

<operation id="3237" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2316 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_6"/></StgValue>
</operation>

<operation id="3238" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2317 %k_val_49 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_6, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_6, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_6, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_6, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_6, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_6, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_6, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_6, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_6, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_6, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_6, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_6, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_49"/></StgValue>
</operation>

<operation id="3239" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2340 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_6"/></StgValue>
</operation>

<operation id="3240" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2342 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_6"/></StgValue>
</operation>

<operation id="3241" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2344 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_6"/></StgValue>
</operation>

<operation id="3242" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2346 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_6"/></StgValue>
</operation>

<operation id="3243" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2348 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_6"/></StgValue>
</operation>

<operation id="3244" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2350 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_6"/></StgValue>
</operation>

<operation id="3245" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2352 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_6"/></StgValue>
</operation>

<operation id="3246" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2354 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_6"/></StgValue>
</operation>

<operation id="3247" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2356 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_6"/></StgValue>
</operation>

<operation id="3248" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2358 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_6"/></StgValue>
</operation>

<operation id="3249" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2360 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_6"/></StgValue>
</operation>

<operation id="3250" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2362 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_6"/></StgValue>
</operation>

<operation id="3251" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2363 %k_val_50 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_6, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_6, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_6, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_6, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_6, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_6, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_6, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_6, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_6, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_6, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_6, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_6, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_50"/></StgValue>
</operation>

<operation id="3252" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2386 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_6"/></StgValue>
</operation>

<operation id="3253" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2388 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_6"/></StgValue>
</operation>

<operation id="3254" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2390 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_6"/></StgValue>
</operation>

<operation id="3255" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2392 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_6"/></StgValue>
</operation>

<operation id="3256" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2394 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_6"/></StgValue>
</operation>

<operation id="3257" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2396 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_6"/></StgValue>
</operation>

<operation id="3258" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2398 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_6"/></StgValue>
</operation>

<operation id="3259" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2400 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_6"/></StgValue>
</operation>

<operation id="3260" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2402 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_6"/></StgValue>
</operation>

<operation id="3261" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2404 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_6"/></StgValue>
</operation>

<operation id="3262" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2406 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_6"/></StgValue>
</operation>

<operation id="3263" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2408 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_6"/></StgValue>
</operation>

<operation id="3264" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2409 %k_val_51 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_6, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_6, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_6, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_6, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_6, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_6, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_6, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_6, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_6, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_6, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_6, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_6, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_51"/></StgValue>
</operation>

<operation id="3265" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2432 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_6"/></StgValue>
</operation>

<operation id="3266" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2434 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_6"/></StgValue>
</operation>

<operation id="3267" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2436 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_6"/></StgValue>
</operation>

<operation id="3268" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2438 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_6"/></StgValue>
</operation>

<operation id="3269" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2440 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_6"/></StgValue>
</operation>

<operation id="3270" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2442 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_6"/></StgValue>
</operation>

<operation id="3271" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2444 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_6"/></StgValue>
</operation>

<operation id="3272" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2446 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_6"/></StgValue>
</operation>

<operation id="3273" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2448 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_6"/></StgValue>
</operation>

<operation id="3274" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2450 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_6"/></StgValue>
</operation>

<operation id="3275" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2452 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_6"/></StgValue>
</operation>

<operation id="3276" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2454 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_6"/></StgValue>
</operation>

<operation id="3277" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2455 %k_val_52 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_6, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_6, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_6, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_6, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_6, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_6, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_6, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_6, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_6, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_6, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_6, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_6, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_52"/></StgValue>
</operation>

<operation id="3278" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2478 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_6"/></StgValue>
</operation>

<operation id="3279" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2480 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_6"/></StgValue>
</operation>

<operation id="3280" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2482 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_6"/></StgValue>
</operation>

<operation id="3281" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2484 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_6"/></StgValue>
</operation>

<operation id="3282" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2486 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_6"/></StgValue>
</operation>

<operation id="3283" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2488 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_6"/></StgValue>
</operation>

<operation id="3284" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2490 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_6"/></StgValue>
</operation>

<operation id="3285" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2492 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_6"/></StgValue>
</operation>

<operation id="3286" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2494 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_6"/></StgValue>
</operation>

<operation id="3287" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2496 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_6"/></StgValue>
</operation>

<operation id="3288" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2498 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_6"/></StgValue>
</operation>

<operation id="3289" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2500 %kernel_mulmulmhsa_float_int_float_key_cache_load_6 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_6

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_6"/></StgValue>
</operation>

<operation id="3290" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2501 %k_val_53 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_6, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_6, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_6, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_6, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_6, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_6, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_6, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_6, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_6, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_6, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_6, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_load_6, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_53"/></StgValue>
</operation>

<operation id="3291" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2524 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_6"/></StgValue>
</operation>

<operation id="3292" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2526 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_6"/></StgValue>
</operation>

<operation id="3293" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2528 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_6"/></StgValue>
</operation>

<operation id="3294" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2530 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_6"/></StgValue>
</operation>

<operation id="3295" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2532 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_6"/></StgValue>
</operation>

<operation id="3296" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2534 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_6"/></StgValue>
</operation>

<operation id="3297" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2536 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_6"/></StgValue>
</operation>

<operation id="3298" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2538 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_6"/></StgValue>
</operation>

<operation id="3299" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2540 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_6"/></StgValue>
</operation>

<operation id="3300" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2542 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_6"/></StgValue>
</operation>

<operation id="3301" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2544 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_6"/></StgValue>
</operation>

<operation id="3302" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2546 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_6"/></StgValue>
</operation>

<operation id="3303" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2547 %k_val_54 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_6, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_6, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_6, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_6, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_6, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_6, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_6, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_6, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_6, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_6, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_6, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_6, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_54"/></StgValue>
</operation>

<operation id="3304" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2570 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_6"/></StgValue>
</operation>

<operation id="3305" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2572 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_6"/></StgValue>
</operation>

<operation id="3306" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2574 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_6"/></StgValue>
</operation>

<operation id="3307" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2576 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_6"/></StgValue>
</operation>

<operation id="3308" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2578 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_6"/></StgValue>
</operation>

<operation id="3309" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2580 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_6"/></StgValue>
</operation>

<operation id="3310" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2582 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_6"/></StgValue>
</operation>

<operation id="3311" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2584 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_6"/></StgValue>
</operation>

<operation id="3312" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2586 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_6"/></StgValue>
</operation>

<operation id="3313" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2588 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_6"/></StgValue>
</operation>

<operation id="3314" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2590 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_6 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_6

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_6"/></StgValue>
</operation>

<operation id="3315" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2592 %kernel_mhsa_float_int_float_key_cache_191 = load i16 %kernel_mhsa_float_int_float_key_cache_190

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_191"/></StgValue>
</operation>

<operation id="3316" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2593 %k_val_55 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_6, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_6, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_6, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_6, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_6, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_6, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_6, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_6, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_6, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_6, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_6, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_191, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_55"/></StgValue>
</operation>

<operation id="3317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2603 %or_ln158_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %tmp_30, i3 7

]]></Node>
<StgValue><ssdm name="or_ln158_6"/></StgValue>
</operation>

<operation id="3318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2604 %zext_ln158_7 = zext i16 %or_ln158_6

]]></Node>
<StgValue><ssdm name="zext_ln158_7"/></StgValue>
</operation>

<operation id="3319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2605 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_7"/></StgValue>
</operation>

<operation id="3320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2606 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_7"/></StgValue>
</operation>

<operation id="3321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2607 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_7"/></StgValue>
</operation>

<operation id="3322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2608 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_7"/></StgValue>
</operation>

<operation id="3323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2609 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_7"/></StgValue>
</operation>

<operation id="3324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2610 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_7"/></StgValue>
</operation>

<operation id="3325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2611 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_7"/></StgValue>
</operation>

<operation id="3326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2612 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_7"/></StgValue>
</operation>

<operation id="3327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2613 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_7"/></StgValue>
</operation>

<operation id="3328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2614 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_7"/></StgValue>
</operation>

<operation id="3329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2615 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_7"/></StgValue>
</operation>

<operation id="3330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2616 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_7"/></StgValue>
</operation>

<operation id="3331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2617 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_7"/></StgValue>
</operation>

<operation id="3332" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2618 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_7"/></StgValue>
</operation>

<operation id="3333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2619 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_7"/></StgValue>
</operation>

<operation id="3334" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2620 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_7"/></StgValue>
</operation>

<operation id="3335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2621 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_7"/></StgValue>
</operation>

<operation id="3336" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2622 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_7"/></StgValue>
</operation>

<operation id="3337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2623 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_7"/></StgValue>
</operation>

<operation id="3338" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2624 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_7"/></StgValue>
</operation>

<operation id="3339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2625 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_7"/></StgValue>
</operation>

<operation id="3340" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2626 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_7"/></StgValue>
</operation>

<operation id="3341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2627 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_7"/></StgValue>
</operation>

<operation id="3342" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2628 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_7"/></StgValue>
</operation>

<operation id="3343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2629 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_7"/></StgValue>
</operation>

<operation id="3344" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2630 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_7"/></StgValue>
</operation>

<operation id="3345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2631 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_7"/></StgValue>
</operation>

<operation id="3346" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2632 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_7"/></StgValue>
</operation>

<operation id="3347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2633 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_7"/></StgValue>
</operation>

<operation id="3348" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2634 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_7"/></StgValue>
</operation>

<operation id="3349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2635 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_7"/></StgValue>
</operation>

<operation id="3350" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2636 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_7"/></StgValue>
</operation>

<operation id="3351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2637 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_7"/></StgValue>
</operation>

<operation id="3352" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2638 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_7"/></StgValue>
</operation>

<operation id="3353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2639 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_7"/></StgValue>
</operation>

<operation id="3354" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2640 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_7"/></StgValue>
</operation>

<operation id="3355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2651 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_7"/></StgValue>
</operation>

<operation id="3356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2652 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_7"/></StgValue>
</operation>

<operation id="3357" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2653 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_7"/></StgValue>
</operation>

<operation id="3358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2654 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_7"/></StgValue>
</operation>

<operation id="3359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2655 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_7"/></StgValue>
</operation>

<operation id="3360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2656 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_7"/></StgValue>
</operation>

<operation id="3361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2657 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_7"/></StgValue>
</operation>

<operation id="3362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2658 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_7"/></StgValue>
</operation>

<operation id="3363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2659 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_7"/></StgValue>
</operation>

<operation id="3364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2660 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_7"/></StgValue>
</operation>

<operation id="3365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2661 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_7"/></StgValue>
</operation>

<operation id="3366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2662 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_7"/></StgValue>
</operation>

<operation id="3367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2663 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_7"/></StgValue>
</operation>

<operation id="3368" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2664 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_7"/></StgValue>
</operation>

<operation id="3369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2665 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_7"/></StgValue>
</operation>

<operation id="3370" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2666 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_7"/></StgValue>
</operation>

<operation id="3371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2667 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_7"/></StgValue>
</operation>

<operation id="3372" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2668 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_7"/></StgValue>
</operation>

<operation id="3373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2669 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_7"/></StgValue>
</operation>

<operation id="3374" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2670 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_7"/></StgValue>
</operation>

<operation id="3375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2671 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_7"/></StgValue>
</operation>

<operation id="3376" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2672 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_7"/></StgValue>
</operation>

<operation id="3377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2673 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_7"/></StgValue>
</operation>

<operation id="3378" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2674 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_7"/></StgValue>
</operation>

<operation id="3379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2675 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_7"/></StgValue>
</operation>

<operation id="3380" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2676 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_7"/></StgValue>
</operation>

<operation id="3381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2677 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_7"/></StgValue>
</operation>

<operation id="3382" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2678 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_7"/></StgValue>
</operation>

<operation id="3383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2679 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_7"/></StgValue>
</operation>

<operation id="3384" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2680 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_7"/></StgValue>
</operation>

<operation id="3385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2681 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_7"/></StgValue>
</operation>

<operation id="3386" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2682 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_7"/></StgValue>
</operation>

<operation id="3387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2683 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_7"/></StgValue>
</operation>

<operation id="3388" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2684 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_7"/></StgValue>
</operation>

<operation id="3389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2685 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_7"/></StgValue>
</operation>

<operation id="3390" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2686 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_7"/></StgValue>
</operation>

<operation id="3391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2697 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_7"/></StgValue>
</operation>

<operation id="3392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2698 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_7"/></StgValue>
</operation>

<operation id="3393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2699 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_7"/></StgValue>
</operation>

<operation id="3394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2700 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_7"/></StgValue>
</operation>

<operation id="3395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2701 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_7"/></StgValue>
</operation>

<operation id="3396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2702 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_7"/></StgValue>
</operation>

<operation id="3397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2703 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_7"/></StgValue>
</operation>

<operation id="3398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2704 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_7"/></StgValue>
</operation>

<operation id="3399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2705 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_7"/></StgValue>
</operation>

<operation id="3400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2706 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_7"/></StgValue>
</operation>

<operation id="3401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2707 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_7"/></StgValue>
</operation>

<operation id="3402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2708 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_7"/></StgValue>
</operation>

<operation id="3403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2709 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_7"/></StgValue>
</operation>

<operation id="3404" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2710 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_7"/></StgValue>
</operation>

<operation id="3405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2711 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_7"/></StgValue>
</operation>

<operation id="3406" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2712 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_7"/></StgValue>
</operation>

<operation id="3407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2713 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_7"/></StgValue>
</operation>

<operation id="3408" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2714 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_7"/></StgValue>
</operation>

<operation id="3409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2715 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_7"/></StgValue>
</operation>

<operation id="3410" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2716 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_7"/></StgValue>
</operation>

<operation id="3411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2717 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_7"/></StgValue>
</operation>

<operation id="3412" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2718 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_7"/></StgValue>
</operation>

<operation id="3413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2719 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_7"/></StgValue>
</operation>

<operation id="3414" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2720 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_7"/></StgValue>
</operation>

<operation id="3415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2721 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_7"/></StgValue>
</operation>

<operation id="3416" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2722 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_7"/></StgValue>
</operation>

<operation id="3417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2723 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_7"/></StgValue>
</operation>

<operation id="3418" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2724 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_7"/></StgValue>
</operation>

<operation id="3419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2725 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_7"/></StgValue>
</operation>

<operation id="3420" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2726 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_7"/></StgValue>
</operation>

<operation id="3421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2727 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_7"/></StgValue>
</operation>

<operation id="3422" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2728 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_7"/></StgValue>
</operation>

<operation id="3423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2729 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_7"/></StgValue>
</operation>

<operation id="3424" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2730 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_7"/></StgValue>
</operation>

<operation id="3425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2731 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_7"/></StgValue>
</operation>

<operation id="3426" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2732 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_7"/></StgValue>
</operation>

<operation id="3427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2743 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_7"/></StgValue>
</operation>

<operation id="3428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2744 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_7"/></StgValue>
</operation>

<operation id="3429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2745 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_7"/></StgValue>
</operation>

<operation id="3430" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2746 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_7"/></StgValue>
</operation>

<operation id="3431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2747 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_7"/></StgValue>
</operation>

<operation id="3432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2748 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_7"/></StgValue>
</operation>

<operation id="3433" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2749 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_7"/></StgValue>
</operation>

<operation id="3434" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2750 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_7"/></StgValue>
</operation>

<operation id="3435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2751 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_7"/></StgValue>
</operation>

<operation id="3436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2752 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_7"/></StgValue>
</operation>

<operation id="3437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2753 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_7"/></StgValue>
</operation>

<operation id="3438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2754 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_7"/></StgValue>
</operation>

<operation id="3439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2755 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_7"/></StgValue>
</operation>

<operation id="3440" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2756 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_7"/></StgValue>
</operation>

<operation id="3441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2757 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_7"/></StgValue>
</operation>

<operation id="3442" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2758 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_7"/></StgValue>
</operation>

<operation id="3443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2759 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_7"/></StgValue>
</operation>

<operation id="3444" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2760 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_7"/></StgValue>
</operation>

<operation id="3445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2761 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_7"/></StgValue>
</operation>

<operation id="3446" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2762 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_7"/></StgValue>
</operation>

<operation id="3447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2763 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_7"/></StgValue>
</operation>

<operation id="3448" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2764 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_7"/></StgValue>
</operation>

<operation id="3449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2765 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_7"/></StgValue>
</operation>

<operation id="3450" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2766 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_7"/></StgValue>
</operation>

<operation id="3451" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2767 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_7"/></StgValue>
</operation>

<operation id="3452" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2768 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_7"/></StgValue>
</operation>

<operation id="3453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2769 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_7"/></StgValue>
</operation>

<operation id="3454" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2770 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_7"/></StgValue>
</operation>

<operation id="3455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2771 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_7"/></StgValue>
</operation>

<operation id="3456" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2772 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_7"/></StgValue>
</operation>

<operation id="3457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2773 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_7"/></StgValue>
</operation>

<operation id="3458" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2774 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_7"/></StgValue>
</operation>

<operation id="3459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2775 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_7"/></StgValue>
</operation>

<operation id="3460" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2776 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_7"/></StgValue>
</operation>

<operation id="3461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2777 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_7"/></StgValue>
</operation>

<operation id="3462" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2778 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_7"/></StgValue>
</operation>

<operation id="3463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2789 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_7"/></StgValue>
</operation>

<operation id="3464" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2790 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_7"/></StgValue>
</operation>

<operation id="3465" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2791 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_7"/></StgValue>
</operation>

<operation id="3466" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2792 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_7"/></StgValue>
</operation>

<operation id="3467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2793 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_7"/></StgValue>
</operation>

<operation id="3468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2794 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_7"/></StgValue>
</operation>

<operation id="3469" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2795 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_7"/></StgValue>
</operation>

<operation id="3470" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2796 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_7"/></StgValue>
</operation>

<operation id="3471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2797 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_7"/></StgValue>
</operation>

<operation id="3472" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2798 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_7"/></StgValue>
</operation>

<operation id="3473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2799 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_7"/></StgValue>
</operation>

<operation id="3474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2800 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_7"/></StgValue>
</operation>

<operation id="3475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2801 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_7"/></StgValue>
</operation>

<operation id="3476" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2802 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_7"/></StgValue>
</operation>

<operation id="3477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2803 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_7"/></StgValue>
</operation>

<operation id="3478" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2804 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_7"/></StgValue>
</operation>

<operation id="3479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2805 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_7"/></StgValue>
</operation>

<operation id="3480" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2806 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_7"/></StgValue>
</operation>

<operation id="3481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2807 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_7"/></StgValue>
</operation>

<operation id="3482" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2808 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_7"/></StgValue>
</operation>

<operation id="3483" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2809 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_7"/></StgValue>
</operation>

<operation id="3484" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2810 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_7"/></StgValue>
</operation>

<operation id="3485" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2811 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_7"/></StgValue>
</operation>

<operation id="3486" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2812 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_7"/></StgValue>
</operation>

<operation id="3487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2813 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_7"/></StgValue>
</operation>

<operation id="3488" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2814 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_7"/></StgValue>
</operation>

<operation id="3489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2815 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_7"/></StgValue>
</operation>

<operation id="3490" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2816 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_7"/></StgValue>
</operation>

<operation id="3491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2817 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_7"/></StgValue>
</operation>

<operation id="3492" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2818 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_7"/></StgValue>
</operation>

<operation id="3493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2819 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_7"/></StgValue>
</operation>

<operation id="3494" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2820 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_7"/></StgValue>
</operation>

<operation id="3495" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2821 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_7"/></StgValue>
</operation>

<operation id="3496" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2822 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_7"/></StgValue>
</operation>

<operation id="3497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2823 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_loa_double_7"/></StgValue>
</operation>

<operation id="3498" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2824 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_7"/></StgValue>
</operation>

<operation id="3499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2835 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_7"/></StgValue>
</operation>

<operation id="3500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2836 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_7"/></StgValue>
</operation>

<operation id="3501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2837 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_7"/></StgValue>
</operation>

<operation id="3502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2838 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_7"/></StgValue>
</operation>

<operation id="3503" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2839 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_7"/></StgValue>
</operation>

<operation id="3504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2840 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_7"/></StgValue>
</operation>

<operation id="3505" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2841 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_7"/></StgValue>
</operation>

<operation id="3506" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2842 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_7"/></StgValue>
</operation>

<operation id="3507" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2843 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_7"/></StgValue>
</operation>

<operation id="3508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2844 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_7"/></StgValue>
</operation>

<operation id="3509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2845 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_7"/></StgValue>
</operation>

<operation id="3510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2846 %kernel_mulmulmhsa_float_int_float_key_cache_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_5, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_addr_7"/></StgValue>
</operation>

<operation id="3511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2847 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_7"/></StgValue>
</operation>

<operation id="3512" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2848 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_7"/></StgValue>
</operation>

<operation id="3513" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2849 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_7"/></StgValue>
</operation>

<operation id="3514" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2850 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_7"/></StgValue>
</operation>

<operation id="3515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2851 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_7"/></StgValue>
</operation>

<operation id="3516" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2852 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_7"/></StgValue>
</operation>

<operation id="3517" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2853 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_7"/></StgValue>
</operation>

<operation id="3518" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2854 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_7"/></StgValue>
</operation>

<operation id="3519" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2855 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_7"/></StgValue>
</operation>

<operation id="3520" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2856 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_7"/></StgValue>
</operation>

<operation id="3521" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2857 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_7"/></StgValue>
</operation>

<operation id="3522" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2858 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_7"/></StgValue>
</operation>

<operation id="3523" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2859 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_7"/></StgValue>
</operation>

<operation id="3524" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2860 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_7"/></StgValue>
</operation>

<operation id="3525" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2861 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_7"/></StgValue>
</operation>

<operation id="3526" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2862 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_7"/></StgValue>
</operation>

<operation id="3527" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2863 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_7"/></StgValue>
</operation>

<operation id="3528" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2864 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_7"/></StgValue>
</operation>

<operation id="3529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2865 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_7"/></StgValue>
</operation>

<operation id="3530" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2866 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_7"/></StgValue>
</operation>

<operation id="3531" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2867 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_7"/></StgValue>
</operation>

<operation id="3532" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2868 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_7"/></StgValue>
</operation>

<operation id="3533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2869 %muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_7 = muxlogic i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mulmulmhsa_float_int_float_key_cache_load_7"/></StgValue>
</operation>

<operation id="3534" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2870 %kernel_mulmulmhsa_float_int_float_key_cache_load_7 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_7"/></StgValue>
</operation>

<operation id="3535" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2881 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_7"/></StgValue>
</operation>

<operation id="3536" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2882 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_7"/></StgValue>
</operation>

<operation id="3537" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2883 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_7"/></StgValue>
</operation>

<operation id="3538" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2884 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_7"/></StgValue>
</operation>

<operation id="3539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2885 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_7"/></StgValue>
</operation>

<operation id="3540" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2886 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_7"/></StgValue>
</operation>

<operation id="3541" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2887 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_7"/></StgValue>
</operation>

<operation id="3542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2888 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_7"/></StgValue>
</operation>

<operation id="3543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2889 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_7"/></StgValue>
</operation>

<operation id="3544" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2890 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_7"/></StgValue>
</operation>

<operation id="3545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2891 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_7"/></StgValue>
</operation>

<operation id="3546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2892 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_7"/></StgValue>
</operation>

<operation id="3547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2893 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_7"/></StgValue>
</operation>

<operation id="3548" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2894 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_7"/></StgValue>
</operation>

<operation id="3549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2895 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_7"/></StgValue>
</operation>

<operation id="3550" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2896 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_7"/></StgValue>
</operation>

<operation id="3551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2897 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_7"/></StgValue>
</operation>

<operation id="3552" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2898 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_7"/></StgValue>
</operation>

<operation id="3553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2899 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_7"/></StgValue>
</operation>

<operation id="3554" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2900 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_7"/></StgValue>
</operation>

<operation id="3555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2901 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_7"/></StgValue>
</operation>

<operation id="3556" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2902 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_7"/></StgValue>
</operation>

<operation id="3557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2903 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_7"/></StgValue>
</operation>

<operation id="3558" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2904 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_7"/></StgValue>
</operation>

<operation id="3559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2905 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_7"/></StgValue>
</operation>

<operation id="3560" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2906 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_7"/></StgValue>
</operation>

<operation id="3561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2907 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_7"/></StgValue>
</operation>

<operation id="3562" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2908 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_7"/></StgValue>
</operation>

<operation id="3563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2909 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_7"/></StgValue>
</operation>

<operation id="3564" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2910 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_7"/></StgValue>
</operation>

<operation id="3565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2911 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_7"/></StgValue>
</operation>

<operation id="3566" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2912 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_7"/></StgValue>
</operation>

<operation id="3567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2913 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_7"/></StgValue>
</operation>

<operation id="3568" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2914 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_7"/></StgValue>
</operation>

<operation id="3569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2915 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_7"/></StgValue>
</operation>

<operation id="3570" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2916 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_7"/></StgValue>
</operation>

<operation id="3571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2927 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_7"/></StgValue>
</operation>

<operation id="3572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2928 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_7"/></StgValue>
</operation>

<operation id="3573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2929 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_7"/></StgValue>
</operation>

<operation id="3574" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2930 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_7"/></StgValue>
</operation>

<operation id="3575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2931 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_7"/></StgValue>
</operation>

<operation id="3576" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2932 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_7"/></StgValue>
</operation>

<operation id="3577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2933 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_7"/></StgValue>
</operation>

<operation id="3578" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2934 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_7"/></StgValue>
</operation>

<operation id="3579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2935 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_7"/></StgValue>
</operation>

<operation id="3580" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2936 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_7"/></StgValue>
</operation>

<operation id="3581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2937 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_7 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_7"/></StgValue>
</operation>

<operation id="3582" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2938 %kernel_mhsa_float_int_float_key_cache_192 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_7, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_192"/></StgValue>
</operation>

<operation id="3583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2939 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_7"/></StgValue>
</operation>

<operation id="3584" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2940 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_7"/></StgValue>
</operation>

<operation id="3585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2941 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_7"/></StgValue>
</operation>

<operation id="3586" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2942 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_7"/></StgValue>
</operation>

<operation id="3587" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2943 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_7"/></StgValue>
</operation>

<operation id="3588" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2944 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_7"/></StgValue>
</operation>

<operation id="3589" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2945 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_7"/></StgValue>
</operation>

<operation id="3590" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2946 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_7"/></StgValue>
</operation>

<operation id="3591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2947 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_7"/></StgValue>
</operation>

<operation id="3592" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2948 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_7"/></StgValue>
</operation>

<operation id="3593" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2949 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_7"/></StgValue>
</operation>

<operation id="3594" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2950 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_7"/></StgValue>
</operation>

<operation id="3595" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2951 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_7"/></StgValue>
</operation>

<operation id="3596" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2952 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_7"/></StgValue>
</operation>

<operation id="3597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2953 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_7"/></StgValue>
</operation>

<operation id="3598" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2954 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_7"/></StgValue>
</operation>

<operation id="3599" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2955 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_7"/></StgValue>
</operation>

<operation id="3600" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2956 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_7"/></StgValue>
</operation>

<operation id="3601" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2957 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_7"/></StgValue>
</operation>

<operation id="3602" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2958 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_7"/></StgValue>
</operation>

<operation id="3603" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2959 %muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_7 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_7"/></StgValue>
</operation>

<operation id="3604" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2960 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_7"/></StgValue>
</operation>

<operation id="3605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2961 %muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_193 = muxlogic i16 %kernel_mhsa_float_int_float_key_cache_192

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_kernel_mhsa_float_int_float_key_cache_193"/></StgValue>
</operation>

<operation id="3606" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2962 %kernel_mhsa_float_int_float_key_cache_193 = load i16 %kernel_mhsa_float_int_float_key_cache_192

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_193"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="3607" st_id="10" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:101 %dot_1 = fadd i32 %dot, i32 %mul138_1

]]></Node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>

<operation id="3608" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1163 %mul138_23 = fmul i32 %p_reload102_read, i32 %k_val_24

]]></Node>
<StgValue><ssdm name="mul138_23"/></StgValue>
</operation>

<operation id="3609" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1164 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_23, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3610" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1209 %mul138_24 = fmul i32 %p_reload101_read, i32 %k_val_25

]]></Node>
<StgValue><ssdm name="mul138_24"/></StgValue>
</operation>

<operation id="3611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1210 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_24, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3612" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1255 %mul138_25 = fmul i32 %p_reload100_read, i32 %k_val_26

]]></Node>
<StgValue><ssdm name="mul138_25"/></StgValue>
</operation>

<operation id="3613" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1256 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_25, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3614" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1301 %mul138_26 = fmul i32 %p_reload99_read, i32 %k_val_27

]]></Node>
<StgValue><ssdm name="mul138_26"/></StgValue>
</operation>

<operation id="3615" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1302 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_26, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3616" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1347 %mul138_27 = fmul i32 %p_reload98_read, i32 %k_val_28

]]></Node>
<StgValue><ssdm name="mul138_27"/></StgValue>
</operation>

<operation id="3617" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1348 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_27, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3618" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1393 %mul138_28 = fmul i32 %p_reload97_read, i32 %k_val_29

]]></Node>
<StgValue><ssdm name="mul138_28"/></StgValue>
</operation>

<operation id="3619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1394 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_28, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3620" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1439 %mul138_29 = fmul i32 %p_reload96_read, i32 %k_val_30

]]></Node>
<StgValue><ssdm name="mul138_29"/></StgValue>
</operation>

<operation id="3621" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1440 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_29, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3622" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1485 %mul138_30 = fmul i32 %p_reload95_read, i32 %k_val_31

]]></Node>
<StgValue><ssdm name="mul138_30"/></StgValue>
</operation>

<operation id="3623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1486 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_30, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3624" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1534 %mul138_31 = fmul i32 %p_reload94_read, i32 %k_val_32

]]></Node>
<StgValue><ssdm name="mul138_31"/></StgValue>
</operation>

<operation id="3625" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1580 %mul138_32 = fmul i32 %p_reload93_read, i32 %k_val_33

]]></Node>
<StgValue><ssdm name="mul138_32"/></StgValue>
</operation>

<operation id="3626" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1626 %mul138_33 = fmul i32 %p_reload92_read, i32 %k_val_34

]]></Node>
<StgValue><ssdm name="mul138_33"/></StgValue>
</operation>

<operation id="3627" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1672 %mul138_34 = fmul i32 %p_reload91_read, i32 %k_val_35

]]></Node>
<StgValue><ssdm name="mul138_34"/></StgValue>
</operation>

<operation id="3628" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1718 %mul138_35 = fmul i32 %p_reload90_read, i32 %k_val_36

]]></Node>
<StgValue><ssdm name="mul138_35"/></StgValue>
</operation>

<operation id="3629" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1764 %mul138_36 = fmul i32 %p_reload89_read, i32 %k_val_37

]]></Node>
<StgValue><ssdm name="mul138_36"/></StgValue>
</operation>

<operation id="3630" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1810 %mul138_37 = fmul i32 %p_reload88_read, i32 %k_val_38

]]></Node>
<StgValue><ssdm name="mul138_37"/></StgValue>
</operation>

<operation id="3631" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1856 %mul138_38 = fmul i32 %p_reload87_read, i32 %k_val_39

]]></Node>
<StgValue><ssdm name="mul138_38"/></StgValue>
</operation>

<operation id="3632" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1905 %mul138_39 = fmul i32 %p_reload86_read, i32 %k_val_40

]]></Node>
<StgValue><ssdm name="mul138_39"/></StgValue>
</operation>

<operation id="3633" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1951 %mul138_40 = fmul i32 %p_reload85_read, i32 %k_val_41

]]></Node>
<StgValue><ssdm name="mul138_40"/></StgValue>
</operation>

<operation id="3634" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1997 %mul138_41 = fmul i32 %p_reload84_read, i32 %k_val_42

]]></Node>
<StgValue><ssdm name="mul138_41"/></StgValue>
</operation>

<operation id="3635" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2043 %mul138_42 = fmul i32 %p_reload83_read, i32 %k_val_43

]]></Node>
<StgValue><ssdm name="mul138_42"/></StgValue>
</operation>

<operation id="3636" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2089 %mul138_43 = fmul i32 %p_reload82_read, i32 %k_val_44

]]></Node>
<StgValue><ssdm name="mul138_43"/></StgValue>
</operation>

<operation id="3637" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2135 %mul138_44 = fmul i32 %p_reload81_read, i32 %k_val_45

]]></Node>
<StgValue><ssdm name="mul138_44"/></StgValue>
</operation>

<operation id="3638" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2181 %mul138_45 = fmul i32 %p_reload80_read, i32 %k_val_46

]]></Node>
<StgValue><ssdm name="mul138_45"/></StgValue>
</operation>

<operation id="3639" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2227 %mul138_46 = fmul i32 %p_reload79_read, i32 %k_val_47

]]></Node>
<StgValue><ssdm name="mul138_46"/></StgValue>
</operation>

<operation id="3640" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2273 %muxLogicI0_to_mul138_47 = muxlogic i32 %p_reload78_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_47"/></StgValue>
</operation>

<operation id="3641" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2274 %muxLogicI1_to_mul138_47 = muxlogic i32 %k_val_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_47"/></StgValue>
</operation>

<operation id="3642" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2319 %muxLogicI0_to_mul138_48 = muxlogic i32 %p_reload77_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_48"/></StgValue>
</operation>

<operation id="3643" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2320 %muxLogicI1_to_mul138_48 = muxlogic i32 %k_val_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_48"/></StgValue>
</operation>

<operation id="3644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2365 %muxLogicI0_to_mul138_49 = muxlogic i32 %p_reload76_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_49"/></StgValue>
</operation>

<operation id="3645" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2366 %muxLogicI1_to_mul138_49 = muxlogic i32 %k_val_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_49"/></StgValue>
</operation>

<operation id="3646" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2411 %muxLogicI0_to_mul138_50 = muxlogic i32 %p_reload75_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_50"/></StgValue>
</operation>

<operation id="3647" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2412 %muxLogicI1_to_mul138_50 = muxlogic i32 %k_val_51

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_50"/></StgValue>
</operation>

<operation id="3648" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2457 %muxLogicI0_to_mul138_51 = muxlogic i32 %p_reload74_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_51"/></StgValue>
</operation>

<operation id="3649" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2458 %muxLogicI1_to_mul138_51 = muxlogic i32 %k_val_52

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_51"/></StgValue>
</operation>

<operation id="3650" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2503 %muxLogicI0_to_mul138_52 = muxlogic i32 %p_reload73_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_52"/></StgValue>
</operation>

<operation id="3651" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2504 %muxLogicI1_to_mul138_52 = muxlogic i32 %k_val_53

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_52"/></StgValue>
</operation>

<operation id="3652" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2549 %muxLogicI0_to_mul138_53 = muxlogic i32 %p_reload72_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_53"/></StgValue>
</operation>

<operation id="3653" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2550 %muxLogicI1_to_mul138_53 = muxlogic i32 %k_val_54

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_53"/></StgValue>
</operation>

<operation id="3654" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2595 %muxLogicI0_to_mul138_54 = muxlogic i32 %p_reload71_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_54"/></StgValue>
</operation>

<operation id="3655" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2596 %muxLogicI1_to_mul138_54 = muxlogic i32 %k_val_55

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_54"/></StgValue>
</operation>

<operation id="3656" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2618 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_7"/></StgValue>
</operation>

<operation id="3657" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2620 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_7"/></StgValue>
</operation>

<operation id="3658" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2622 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_7"/></StgValue>
</operation>

<operation id="3659" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2624 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_7"/></StgValue>
</operation>

<operation id="3660" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2626 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_7"/></StgValue>
</operation>

<operation id="3661" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2628 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_7"/></StgValue>
</operation>

<operation id="3662" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2630 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_7"/></StgValue>
</operation>

<operation id="3663" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2632 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_7"/></StgValue>
</operation>

<operation id="3664" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2634 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_7"/></StgValue>
</operation>

<operation id="3665" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2636 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_7"/></StgValue>
</operation>

<operation id="3666" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2638 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_7"/></StgValue>
</operation>

<operation id="3667" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2640 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_7"/></StgValue>
</operation>

<operation id="3668" st_id="10" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2641 %k_val_56 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_0_load_7, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_0_load_7, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_0_load_7, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_0_load_7, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_0_load_7, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_0_load_7, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_0_load_7, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_0_load_7, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_0_load_7, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_0_load_7, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_0_load_7, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_0_load_7, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_56"/></StgValue>
</operation>

<operation id="3669" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2664 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_7"/></StgValue>
</operation>

<operation id="3670" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2666 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_7"/></StgValue>
</operation>

<operation id="3671" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2668 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_7"/></StgValue>
</operation>

<operation id="3672" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2670 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_7"/></StgValue>
</operation>

<operation id="3673" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2672 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_7"/></StgValue>
</operation>

<operation id="3674" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2674 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_7"/></StgValue>
</operation>

<operation id="3675" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2676 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_7"/></StgValue>
</operation>

<operation id="3676" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2678 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_7"/></StgValue>
</operation>

<operation id="3677" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2680 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_7"/></StgValue>
</operation>

<operation id="3678" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2682 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_7"/></StgValue>
</operation>

<operation id="3679" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2684 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_7"/></StgValue>
</operation>

<operation id="3680" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2686 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_1_addr_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_7"/></StgValue>
</operation>

<operation id="3681" st_id="10" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2687 %k_val_57 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_1_load_7, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_1_load_7, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_1_load_7, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_1_load_7, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_1_load_7, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_1_load_7, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_1_load_7, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_1_load_7, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_1_load_7, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_1_load_7, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_1_load_7, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_long_unsigned_int128_signed_char_double_7, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_57"/></StgValue>
</operation>

<operation id="3682" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2710 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_7"/></StgValue>
</operation>

<operation id="3683" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2712 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_7"/></StgValue>
</operation>

<operation id="3684" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2714 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_7"/></StgValue>
</operation>

<operation id="3685" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2716 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_7"/></StgValue>
</operation>

<operation id="3686" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2718 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_7"/></StgValue>
</operation>

<operation id="3687" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2720 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_7"/></StgValue>
</operation>

<operation id="3688" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2722 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_7"/></StgValue>
</operation>

<operation id="3689" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2724 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_7"/></StgValue>
</operation>

<operation id="3690" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2726 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_7"/></StgValue>
</operation>

<operation id="3691" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2728 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_7"/></StgValue>
</operation>

<operation id="3692" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2730 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_7"/></StgValue>
</operation>

<operation id="3693" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2732 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_2_addr_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_7"/></StgValue>
</operation>

<operation id="3694" st_id="10" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2733 %k_val_58 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_2_load_7, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_2_load_7, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_2_load_7, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_2_load_7, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_2_load_7, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_2_load_7, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_2_load_7, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_2_load_7, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_2_load_7, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_2_load_7, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_2_load_7, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_l_unsigned_int128_signed_char_double_7, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_58"/></StgValue>
</operation>

<operation id="3695" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2756 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_7"/></StgValue>
</operation>

<operation id="3696" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2758 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_7"/></StgValue>
</operation>

<operation id="3697" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2760 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_7"/></StgValue>
</operation>

<operation id="3698" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2762 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_7"/></StgValue>
</operation>

<operation id="3699" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2764 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_7"/></StgValue>
</operation>

<operation id="3700" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2766 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_7"/></StgValue>
</operation>

<operation id="3701" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2768 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_7"/></StgValue>
</operation>

<operation id="3702" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2770 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_7"/></StgValue>
</operation>

<operation id="3703" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2772 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_7"/></StgValue>
</operation>

<operation id="3704" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2774 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_7"/></StgValue>
</operation>

<operation id="3705" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2776 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_7"/></StgValue>
</operation>

<operation id="3706" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2778 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_3_addr_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_7"/></StgValue>
</operation>

<operation id="3707" st_id="10" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2779 %k_val_59 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_3_load_7, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_3_load_7, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_3_load_7, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_3_load_7, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_3_load_7, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_3_load_7, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_3_load_7, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_3_load_7, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_3_load_7, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_3_load_7, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_3_load_7, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_lo_signed_char_double_7, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_59"/></StgValue>
</operation>

<operation id="3708" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2802 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_7"/></StgValue>
</operation>

<operation id="3709" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2804 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_7"/></StgValue>
</operation>

<operation id="3710" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2806 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_7"/></StgValue>
</operation>

<operation id="3711" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2808 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_7"/></StgValue>
</operation>

<operation id="3712" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2810 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_7"/></StgValue>
</operation>

<operation id="3713" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2812 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_7"/></StgValue>
</operation>

<operation id="3714" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2814 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_7"/></StgValue>
</operation>

<operation id="3715" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2816 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_7"/></StgValue>
</operation>

<operation id="3716" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2818 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_7"/></StgValue>
</operation>

<operation id="3717" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2820 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_7"/></StgValue>
</operation>

<operation id="3718" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2822 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_7"/></StgValue>
</operation>

<operation id="3719" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2824 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_4_addr_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_loa_double_7"/></StgValue>
</operation>

<operation id="3720" st_id="10" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2825 %k_val_60 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_4_load_7, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_4_load_7, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_4_load_7, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_4_load_7, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_4_load_7, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_4_load_7, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_4_load_7, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_4_load_7, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_4_load_7, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_4_load_7, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_4_load_7, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_loa_double_7, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_60"/></StgValue>
</operation>

<operation id="3721" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2848 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_7"/></StgValue>
</operation>

<operation id="3722" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2850 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_7"/></StgValue>
</operation>

<operation id="3723" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2852 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_7"/></StgValue>
</operation>

<operation id="3724" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2854 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_7"/></StgValue>
</operation>

<operation id="3725" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2856 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_7"/></StgValue>
</operation>

<operation id="3726" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2858 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_7"/></StgValue>
</operation>

<operation id="3727" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2860 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_7"/></StgValue>
</operation>

<operation id="3728" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2862 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_7"/></StgValue>
</operation>

<operation id="3729" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2864 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_7"/></StgValue>
</operation>

<operation id="3730" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2866 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_7"/></StgValue>
</operation>

<operation id="3731" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2868 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_7"/></StgValue>
</operation>

<operation id="3732" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2870 %kernel_mulmulmhsa_float_int_float_key_cache_load_7 = load i16 %kernel_mulmulmhsa_float_int_float_key_cache_addr_7

]]></Node>
<StgValue><ssdm name="kernel_mulmulmhsa_float_int_float_key_cache_load_7"/></StgValue>
</operation>

<operation id="3733" st_id="10" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2871 %k_val_61 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_5_load_7, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_5_load_7, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_5_load_7, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_5_load_7, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_5_load_7, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_5_load_7, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_5_load_7, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_5_load_7, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_5_load_7, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_5_load_7, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_5_load_7, i4 11, i32 %kernel_mulmulmhsa_float_int_float_key_cache_load_7, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_61"/></StgValue>
</operation>

<operation id="3734" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2894 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_7"/></StgValue>
</operation>

<operation id="3735" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2896 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_7"/></StgValue>
</operation>

<operation id="3736" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2898 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_7"/></StgValue>
</operation>

<operation id="3737" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2900 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_7"/></StgValue>
</operation>

<operation id="3738" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2902 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_7"/></StgValue>
</operation>

<operation id="3739" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2904 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_7"/></StgValue>
</operation>

<operation id="3740" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2906 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_7"/></StgValue>
</operation>

<operation id="3741" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2908 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_7"/></StgValue>
</operation>

<operation id="3742" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2910 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_7"/></StgValue>
</operation>

<operation id="3743" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2912 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_7"/></StgValue>
</operation>

<operation id="3744" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2914 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_7"/></StgValue>
</operation>

<operation id="3745" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2916 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_7"/></StgValue>
</operation>

<operation id="3746" st_id="10" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2917 %k_val_62 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_6_load_7, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_6_load_7, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_6_load_7, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_6_load_7, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_6_load_7, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_6_load_7, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_6_load_7, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_6_load_7, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_6_load_7, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_6_load_7, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_6_load_7, i4 11, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_11_6_load_7, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_62"/></StgValue>
</operation>

<operation id="3747" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2940 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_7"/></StgValue>
</operation>

<operation id="3748" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2942 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_7"/></StgValue>
</operation>

<operation id="3749" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2944 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_7"/></StgValue>
</operation>

<operation id="3750" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2946 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_7"/></StgValue>
</operation>

<operation id="3751" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2948 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_7"/></StgValue>
</operation>

<operation id="3752" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2950 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_7"/></StgValue>
</operation>

<operation id="3753" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2952 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_7"/></StgValue>
</operation>

<operation id="3754" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2954 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_7"/></StgValue>
</operation>

<operation id="3755" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2956 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_7"/></StgValue>
</operation>

<operation id="3756" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2958 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_7"/></StgValue>
</operation>

<operation id="3757" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2960 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_7 = load i16 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_addr_7

]]></Node>
<StgValue><ssdm name="p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_7"/></StgValue>
</operation>

<operation id="3758" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l_1_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="32" op_0_bw="16">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2962 %kernel_mhsa_float_int_float_key_cache_193 = load i16 %kernel_mhsa_float_int_float_key_cache_192

]]></Node>
<StgValue><ssdm name="kernel_mhsa_float_int_float_key_cache_193"/></StgValue>
</operation>

<operation id="3759" st_id="10" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2963 %k_val_63 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_0_7_load_7, i4 1, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_1_7_load_7, i4 2, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_2_7_load_7, i4 3, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_3_7_load_7, i4 4, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_4_7_load_7, i4 5, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_5_7_load_7, i4 6, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_6_7_load_7, i4 7, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_7_7_load_7, i4 8, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_8_7_load_7, i4 9, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_9_7_load_7, i4 10, i32 %p_ZZ11kernel_mhsaPfiS_E9key_cache_10_7_load_7, i4 11, i32 %kernel_mhsa_float_int_float_key_cache_193, i32 <undef>, i4 %l_1_read

]]></Node>
<StgValue><ssdm name="k_val_63"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="3760" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:145 %muxLogicI0_to_dot_2 = muxlogic i32 %dot_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_2"/></StgValue>
</operation>

<operation id="3761" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:146 %muxLogicI1_to_dot_2 = muxlogic i32 %mul138_2

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_2"/></StgValue>
</operation>

<operation id="3762" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1534 %mul138_31 = fmul i32 %p_reload94_read, i32 %k_val_32

]]></Node>
<StgValue><ssdm name="mul138_31"/></StgValue>
</operation>

<operation id="3763" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1535 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_31, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3764" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1580 %mul138_32 = fmul i32 %p_reload93_read, i32 %k_val_33

]]></Node>
<StgValue><ssdm name="mul138_32"/></StgValue>
</operation>

<operation id="3765" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1581 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_32, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3766" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1626 %mul138_33 = fmul i32 %p_reload92_read, i32 %k_val_34

]]></Node>
<StgValue><ssdm name="mul138_33"/></StgValue>
</operation>

<operation id="3767" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1627 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_33, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3768" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1672 %mul138_34 = fmul i32 %p_reload91_read, i32 %k_val_35

]]></Node>
<StgValue><ssdm name="mul138_34"/></StgValue>
</operation>

<operation id="3769" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1673 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_34, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3770" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1718 %mul138_35 = fmul i32 %p_reload90_read, i32 %k_val_36

]]></Node>
<StgValue><ssdm name="mul138_35"/></StgValue>
</operation>

<operation id="3771" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1719 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_35, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3772" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1764 %mul138_36 = fmul i32 %p_reload89_read, i32 %k_val_37

]]></Node>
<StgValue><ssdm name="mul138_36"/></StgValue>
</operation>

<operation id="3773" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1765 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_36, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3774" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1810 %mul138_37 = fmul i32 %p_reload88_read, i32 %k_val_38

]]></Node>
<StgValue><ssdm name="mul138_37"/></StgValue>
</operation>

<operation id="3775" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1811 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_37, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3776" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1856 %mul138_38 = fmul i32 %p_reload87_read, i32 %k_val_39

]]></Node>
<StgValue><ssdm name="mul138_38"/></StgValue>
</operation>

<operation id="3777" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1857 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_38, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3778" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1905 %mul138_39 = fmul i32 %p_reload86_read, i32 %k_val_40

]]></Node>
<StgValue><ssdm name="mul138_39"/></StgValue>
</operation>

<operation id="3779" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1951 %mul138_40 = fmul i32 %p_reload85_read, i32 %k_val_41

]]></Node>
<StgValue><ssdm name="mul138_40"/></StgValue>
</operation>

<operation id="3780" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1997 %mul138_41 = fmul i32 %p_reload84_read, i32 %k_val_42

]]></Node>
<StgValue><ssdm name="mul138_41"/></StgValue>
</operation>

<operation id="3781" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2043 %mul138_42 = fmul i32 %p_reload83_read, i32 %k_val_43

]]></Node>
<StgValue><ssdm name="mul138_42"/></StgValue>
</operation>

<operation id="3782" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2089 %mul138_43 = fmul i32 %p_reload82_read, i32 %k_val_44

]]></Node>
<StgValue><ssdm name="mul138_43"/></StgValue>
</operation>

<operation id="3783" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2135 %mul138_44 = fmul i32 %p_reload81_read, i32 %k_val_45

]]></Node>
<StgValue><ssdm name="mul138_44"/></StgValue>
</operation>

<operation id="3784" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2181 %mul138_45 = fmul i32 %p_reload80_read, i32 %k_val_46

]]></Node>
<StgValue><ssdm name="mul138_45"/></StgValue>
</operation>

<operation id="3785" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2227 %mul138_46 = fmul i32 %p_reload79_read, i32 %k_val_47

]]></Node>
<StgValue><ssdm name="mul138_46"/></StgValue>
</operation>

<operation id="3786" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2275 %mul138_47 = fmul i32 %p_reload78_read, i32 %k_val_48

]]></Node>
<StgValue><ssdm name="mul138_47"/></StgValue>
</operation>

<operation id="3787" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2321 %mul138_48 = fmul i32 %p_reload77_read, i32 %k_val_49

]]></Node>
<StgValue><ssdm name="mul138_48"/></StgValue>
</operation>

<operation id="3788" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2367 %mul138_49 = fmul i32 %p_reload76_read, i32 %k_val_50

]]></Node>
<StgValue><ssdm name="mul138_49"/></StgValue>
</operation>

<operation id="3789" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2413 %mul138_50 = fmul i32 %p_reload75_read, i32 %k_val_51

]]></Node>
<StgValue><ssdm name="mul138_50"/></StgValue>
</operation>

<operation id="3790" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2459 %mul138_51 = fmul i32 %p_reload74_read, i32 %k_val_52

]]></Node>
<StgValue><ssdm name="mul138_51"/></StgValue>
</operation>

<operation id="3791" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2505 %mul138_52 = fmul i32 %p_reload73_read, i32 %k_val_53

]]></Node>
<StgValue><ssdm name="mul138_52"/></StgValue>
</operation>

<operation id="3792" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2551 %mul138_53 = fmul i32 %p_reload72_read, i32 %k_val_54

]]></Node>
<StgValue><ssdm name="mul138_53"/></StgValue>
</operation>

<operation id="3793" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2597 %mul138_54 = fmul i32 %p_reload71_read, i32 %k_val_55

]]></Node>
<StgValue><ssdm name="mul138_54"/></StgValue>
</operation>

<operation id="3794" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2643 %muxLogicI0_to_mul138_55 = muxlogic i32 %p_reload70_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_55"/></StgValue>
</operation>

<operation id="3795" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2644 %muxLogicI1_to_mul138_55 = muxlogic i32 %k_val_56

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_55"/></StgValue>
</operation>

<operation id="3796" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2689 %muxLogicI0_to_mul138_56 = muxlogic i32 %p_reload69_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_56"/></StgValue>
</operation>

<operation id="3797" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2690 %muxLogicI1_to_mul138_56 = muxlogic i32 %k_val_57

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_56"/></StgValue>
</operation>

<operation id="3798" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2735 %muxLogicI0_to_mul138_57 = muxlogic i32 %p_reload68_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_57"/></StgValue>
</operation>

<operation id="3799" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2736 %muxLogicI1_to_mul138_57 = muxlogic i32 %k_val_58

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_57"/></StgValue>
</operation>

<operation id="3800" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2781 %muxLogicI0_to_mul138_58 = muxlogic i32 %p_reload67_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_58"/></StgValue>
</operation>

<operation id="3801" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2782 %muxLogicI1_to_mul138_58 = muxlogic i32 %k_val_59

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_58"/></StgValue>
</operation>

<operation id="3802" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2827 %muxLogicI0_to_mul138_59 = muxlogic i32 %p_reload66_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_59"/></StgValue>
</operation>

<operation id="3803" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2828 %muxLogicI1_to_mul138_59 = muxlogic i32 %k_val_60

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_59"/></StgValue>
</operation>

<operation id="3804" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2873 %muxLogicI0_to_mul138_60 = muxlogic i32 %p_reload65_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_60"/></StgValue>
</operation>

<operation id="3805" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2874 %muxLogicI1_to_mul138_60 = muxlogic i32 %k_val_61

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_60"/></StgValue>
</operation>

<operation id="3806" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2919 %muxLogicI0_to_mul138_61 = muxlogic i32 %p_reload64_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_61"/></StgValue>
</operation>

<operation id="3807" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2920 %muxLogicI1_to_mul138_61 = muxlogic i32 %k_val_62

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_61"/></StgValue>
</operation>

<operation id="3808" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2965 %muxLogicI0_to_mul138_62 = muxlogic i32 %p_reload_read

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul138_62"/></StgValue>
</operation>

<operation id="3809" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2966 %muxLogicI1_to_mul138_62 = muxlogic i32 %k_val_63

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul138_62"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="3810" st_id="12" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:147 %dot_2 = fadd i32 %dot_1, i32 %mul138_2

]]></Node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>

<operation id="3811" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1905 %mul138_39 = fmul i32 %p_reload86_read, i32 %k_val_40

]]></Node>
<StgValue><ssdm name="mul138_39"/></StgValue>
</operation>

<operation id="3812" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1906 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_39, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3813" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1951 %mul138_40 = fmul i32 %p_reload85_read, i32 %k_val_41

]]></Node>
<StgValue><ssdm name="mul138_40"/></StgValue>
</operation>

<operation id="3814" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1952 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_40, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3815" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1997 %mul138_41 = fmul i32 %p_reload84_read, i32 %k_val_42

]]></Node>
<StgValue><ssdm name="mul138_41"/></StgValue>
</operation>

<operation id="3816" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1998 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_41, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3817" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2043 %mul138_42 = fmul i32 %p_reload83_read, i32 %k_val_43

]]></Node>
<StgValue><ssdm name="mul138_42"/></StgValue>
</operation>

<operation id="3818" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2044 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_42, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3819" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2089 %mul138_43 = fmul i32 %p_reload82_read, i32 %k_val_44

]]></Node>
<StgValue><ssdm name="mul138_43"/></StgValue>
</operation>

<operation id="3820" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2090 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_43, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3821" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2135 %mul138_44 = fmul i32 %p_reload81_read, i32 %k_val_45

]]></Node>
<StgValue><ssdm name="mul138_44"/></StgValue>
</operation>

<operation id="3822" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2136 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_44, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3823" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2181 %mul138_45 = fmul i32 %p_reload80_read, i32 %k_val_46

]]></Node>
<StgValue><ssdm name="mul138_45"/></StgValue>
</operation>

<operation id="3824" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2182 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_45, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3825" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2227 %mul138_46 = fmul i32 %p_reload79_read, i32 %k_val_47

]]></Node>
<StgValue><ssdm name="mul138_46"/></StgValue>
</operation>

<operation id="3826" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2228 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_46, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3827" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2275 %mul138_47 = fmul i32 %p_reload78_read, i32 %k_val_48

]]></Node>
<StgValue><ssdm name="mul138_47"/></StgValue>
</operation>

<operation id="3828" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2321 %mul138_48 = fmul i32 %p_reload77_read, i32 %k_val_49

]]></Node>
<StgValue><ssdm name="mul138_48"/></StgValue>
</operation>

<operation id="3829" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2367 %mul138_49 = fmul i32 %p_reload76_read, i32 %k_val_50

]]></Node>
<StgValue><ssdm name="mul138_49"/></StgValue>
</operation>

<operation id="3830" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2413 %mul138_50 = fmul i32 %p_reload75_read, i32 %k_val_51

]]></Node>
<StgValue><ssdm name="mul138_50"/></StgValue>
</operation>

<operation id="3831" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2459 %mul138_51 = fmul i32 %p_reload74_read, i32 %k_val_52

]]></Node>
<StgValue><ssdm name="mul138_51"/></StgValue>
</operation>

<operation id="3832" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2505 %mul138_52 = fmul i32 %p_reload73_read, i32 %k_val_53

]]></Node>
<StgValue><ssdm name="mul138_52"/></StgValue>
</operation>

<operation id="3833" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2551 %mul138_53 = fmul i32 %p_reload72_read, i32 %k_val_54

]]></Node>
<StgValue><ssdm name="mul138_53"/></StgValue>
</operation>

<operation id="3834" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2597 %mul138_54 = fmul i32 %p_reload71_read, i32 %k_val_55

]]></Node>
<StgValue><ssdm name="mul138_54"/></StgValue>
</operation>

<operation id="3835" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2645 %mul138_55 = fmul i32 %p_reload70_read, i32 %k_val_56

]]></Node>
<StgValue><ssdm name="mul138_55"/></StgValue>
</operation>

<operation id="3836" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2691 %mul138_56 = fmul i32 %p_reload69_read, i32 %k_val_57

]]></Node>
<StgValue><ssdm name="mul138_56"/></StgValue>
</operation>

<operation id="3837" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2737 %mul138_57 = fmul i32 %p_reload68_read, i32 %k_val_58

]]></Node>
<StgValue><ssdm name="mul138_57"/></StgValue>
</operation>

<operation id="3838" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2783 %mul138_58 = fmul i32 %p_reload67_read, i32 %k_val_59

]]></Node>
<StgValue><ssdm name="mul138_58"/></StgValue>
</operation>

<operation id="3839" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2829 %mul138_59 = fmul i32 %p_reload66_read, i32 %k_val_60

]]></Node>
<StgValue><ssdm name="mul138_59"/></StgValue>
</operation>

<operation id="3840" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2875 %mul138_60 = fmul i32 %p_reload65_read, i32 %k_val_61

]]></Node>
<StgValue><ssdm name="mul138_60"/></StgValue>
</operation>

<operation id="3841" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2921 %mul138_61 = fmul i32 %p_reload64_read, i32 %k_val_62

]]></Node>
<StgValue><ssdm name="mul138_61"/></StgValue>
</operation>

<operation id="3842" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2967 %mul138_62 = fmul i32 %p_reload_read, i32 %k_val_63

]]></Node>
<StgValue><ssdm name="mul138_62"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="3843" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:191 %muxLogicI0_to_dot_3 = muxlogic i32 %dot_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_3"/></StgValue>
</operation>

<operation id="3844" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:192 %muxLogicI1_to_dot_3 = muxlogic i32 %mul138_3

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_3"/></StgValue>
</operation>

<operation id="3845" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2275 %mul138_47 = fmul i32 %p_reload78_read, i32 %k_val_48

]]></Node>
<StgValue><ssdm name="mul138_47"/></StgValue>
</operation>

<operation id="3846" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2276 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_47, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3847" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2321 %mul138_48 = fmul i32 %p_reload77_read, i32 %k_val_49

]]></Node>
<StgValue><ssdm name="mul138_48"/></StgValue>
</operation>

<operation id="3848" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2322 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_48, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3849" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2367 %mul138_49 = fmul i32 %p_reload76_read, i32 %k_val_50

]]></Node>
<StgValue><ssdm name="mul138_49"/></StgValue>
</operation>

<operation id="3850" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2368 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_49, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3851" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2413 %mul138_50 = fmul i32 %p_reload75_read, i32 %k_val_51

]]></Node>
<StgValue><ssdm name="mul138_50"/></StgValue>
</operation>

<operation id="3852" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2414 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_50, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3853" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2459 %mul138_51 = fmul i32 %p_reload74_read, i32 %k_val_52

]]></Node>
<StgValue><ssdm name="mul138_51"/></StgValue>
</operation>

<operation id="3854" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2460 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_51, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3855" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2505 %mul138_52 = fmul i32 %p_reload73_read, i32 %k_val_53

]]></Node>
<StgValue><ssdm name="mul138_52"/></StgValue>
</operation>

<operation id="3856" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2506 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_52, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3857" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2551 %mul138_53 = fmul i32 %p_reload72_read, i32 %k_val_54

]]></Node>
<StgValue><ssdm name="mul138_53"/></StgValue>
</operation>

<operation id="3858" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2552 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_53, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3859" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2597 %mul138_54 = fmul i32 %p_reload71_read, i32 %k_val_55

]]></Node>
<StgValue><ssdm name="mul138_54"/></StgValue>
</operation>

<operation id="3860" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2598 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_54, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3861" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2645 %mul138_55 = fmul i32 %p_reload70_read, i32 %k_val_56

]]></Node>
<StgValue><ssdm name="mul138_55"/></StgValue>
</operation>

<operation id="3862" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2691 %mul138_56 = fmul i32 %p_reload69_read, i32 %k_val_57

]]></Node>
<StgValue><ssdm name="mul138_56"/></StgValue>
</operation>

<operation id="3863" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2737 %mul138_57 = fmul i32 %p_reload68_read, i32 %k_val_58

]]></Node>
<StgValue><ssdm name="mul138_57"/></StgValue>
</operation>

<operation id="3864" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2783 %mul138_58 = fmul i32 %p_reload67_read, i32 %k_val_59

]]></Node>
<StgValue><ssdm name="mul138_58"/></StgValue>
</operation>

<operation id="3865" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2829 %mul138_59 = fmul i32 %p_reload66_read, i32 %k_val_60

]]></Node>
<StgValue><ssdm name="mul138_59"/></StgValue>
</operation>

<operation id="3866" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2875 %mul138_60 = fmul i32 %p_reload65_read, i32 %k_val_61

]]></Node>
<StgValue><ssdm name="mul138_60"/></StgValue>
</operation>

<operation id="3867" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2921 %mul138_61 = fmul i32 %p_reload64_read, i32 %k_val_62

]]></Node>
<StgValue><ssdm name="mul138_61"/></StgValue>
</operation>

<operation id="3868" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2967 %mul138_62 = fmul i32 %p_reload_read, i32 %k_val_63

]]></Node>
<StgValue><ssdm name="mul138_62"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="3869" st_id="14" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:193 %dot_3 = fadd i32 %dot_2, i32 %mul138_3

]]></Node>
<StgValue><ssdm name="dot_3"/></StgValue>
</operation>

<operation id="3870" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2645 %mul138_55 = fmul i32 %p_reload70_read, i32 %k_val_56

]]></Node>
<StgValue><ssdm name="mul138_55"/></StgValue>
</operation>

<operation id="3871" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2646 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_55, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3872" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2691 %mul138_56 = fmul i32 %p_reload69_read, i32 %k_val_57

]]></Node>
<StgValue><ssdm name="mul138_56"/></StgValue>
</operation>

<operation id="3873" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2692 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_56, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3874" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2737 %mul138_57 = fmul i32 %p_reload68_read, i32 %k_val_58

]]></Node>
<StgValue><ssdm name="mul138_57"/></StgValue>
</operation>

<operation id="3875" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2738 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_57, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3876" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2783 %mul138_58 = fmul i32 %p_reload67_read, i32 %k_val_59

]]></Node>
<StgValue><ssdm name="mul138_58"/></StgValue>
</operation>

<operation id="3877" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2784 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_58, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3878" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2829 %mul138_59 = fmul i32 %p_reload66_read, i32 %k_val_60

]]></Node>
<StgValue><ssdm name="mul138_59"/></StgValue>
</operation>

<operation id="3879" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2830 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_59, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3880" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2875 %mul138_60 = fmul i32 %p_reload65_read, i32 %k_val_61

]]></Node>
<StgValue><ssdm name="mul138_60"/></StgValue>
</operation>

<operation id="3881" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2876 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_60, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3882" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2921 %mul138_61 = fmul i32 %p_reload64_read, i32 %k_val_62

]]></Node>
<StgValue><ssdm name="mul138_61"/></StgValue>
</operation>

<operation id="3883" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2922 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_61, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>

<operation id="3884" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2967 %mul138_62 = fmul i32 %p_reload_read, i32 %k_val_63

]]></Node>
<StgValue><ssdm name="mul138_62"/></StgValue>
</operation>

<operation id="3885" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2968 %specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul138_62, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln159"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="3886" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:237 %muxLogicI0_to_dot_4 = muxlogic i32 %dot_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_4"/></StgValue>
</operation>

<operation id="3887" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:238 %muxLogicI1_to_dot_4 = muxlogic i32 %mul138_4

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="3888" st_id="16" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:239 %dot_4 = fadd i32 %dot_3, i32 %mul138_4

]]></Node>
<StgValue><ssdm name="dot_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="3889" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:283 %muxLogicI0_to_dot_5 = muxlogic i32 %dot_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_5"/></StgValue>
</operation>

<operation id="3890" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:284 %muxLogicI1_to_dot_5 = muxlogic i32 %mul138_5

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="3891" st_id="18" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:285 %dot_5 = fadd i32 %dot_4, i32 %mul138_5

]]></Node>
<StgValue><ssdm name="dot_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="3892" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:329 %muxLogicI0_to_dot_6 = muxlogic i32 %dot_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_6"/></StgValue>
</operation>

<operation id="3893" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:330 %muxLogicI1_to_dot_6 = muxlogic i32 %mul138_6

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="3894" st_id="20" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:331 %dot_6 = fadd i32 %dot_5, i32 %mul138_6

]]></Node>
<StgValue><ssdm name="dot_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="3895" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:375 %muxLogicI0_to_dot_7 = muxlogic i32 %dot_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_7"/></StgValue>
</operation>

<operation id="3896" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:376 %muxLogicI1_to_dot_7 = muxlogic i32 %mul138_7

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="3897" st_id="22" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:377 %dot_7 = fadd i32 %dot_6, i32 %mul138_7

]]></Node>
<StgValue><ssdm name="dot_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="3898" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:424 %muxLogicI0_to_dot_8 = muxlogic i32 %dot_7

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_8"/></StgValue>
</operation>

<operation id="3899" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:425 %muxLogicI1_to_dot_8 = muxlogic i32 %mul138_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="3900" st_id="24" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:426 %dot_8 = fadd i32 %dot_7, i32 %mul138_8

]]></Node>
<StgValue><ssdm name="dot_8"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="3901" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:470 %muxLogicI0_to_dot_9 = muxlogic i32 %dot_8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_9"/></StgValue>
</operation>

<operation id="3902" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:471 %muxLogicI1_to_dot_9 = muxlogic i32 %mul138_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="3903" st_id="26" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:472 %dot_9 = fadd i32 %dot_8, i32 %mul138_9

]]></Node>
<StgValue><ssdm name="dot_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="3904" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:516 %muxLogicI0_to_dot_10 = muxlogic i32 %dot_9

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_10"/></StgValue>
</operation>

<operation id="3905" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:517 %muxLogicI1_to_dot_10 = muxlogic i32 %mul138_s

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_10"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="3906" st_id="28" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:518 %dot_10 = fadd i32 %dot_9, i32 %mul138_s

]]></Node>
<StgValue><ssdm name="dot_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="3907" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:562 %muxLogicI0_to_dot_11 = muxlogic i32 %dot_10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_11"/></StgValue>
</operation>

<operation id="3908" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:563 %muxLogicI1_to_dot_11 = muxlogic i32 %mul138_10

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="3909" st_id="30" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:564 %dot_11 = fadd i32 %dot_10, i32 %mul138_10

]]></Node>
<StgValue><ssdm name="dot_11"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="3910" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:608 %muxLogicI0_to_dot_12 = muxlogic i32 %dot_11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_12"/></StgValue>
</operation>

<operation id="3911" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:609 %muxLogicI1_to_dot_12 = muxlogic i32 %mul138_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_12"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="3912" st_id="32" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:610 %dot_12 = fadd i32 %dot_11, i32 %mul138_11

]]></Node>
<StgValue><ssdm name="dot_12"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="3913" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:654 %muxLogicI0_to_dot_13 = muxlogic i32 %dot_12

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_13"/></StgValue>
</operation>

<operation id="3914" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:655 %muxLogicI1_to_dot_13 = muxlogic i32 %mul138_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_13"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="3915" st_id="34" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:656 %dot_13 = fadd i32 %dot_12, i32 %mul138_12

]]></Node>
<StgValue><ssdm name="dot_13"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="3916" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:700 %muxLogicI0_to_dot_14 = muxlogic i32 %dot_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_14"/></StgValue>
</operation>

<operation id="3917" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:701 %muxLogicI1_to_dot_14 = muxlogic i32 %mul138_13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_14"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="3918" st_id="36" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:702 %dot_14 = fadd i32 %dot_13, i32 %mul138_13

]]></Node>
<StgValue><ssdm name="dot_14"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="3919" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:746 %muxLogicI0_to_dot_15 = muxlogic i32 %dot_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_15"/></StgValue>
</operation>

<operation id="3920" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:747 %muxLogicI1_to_dot_15 = muxlogic i32 %mul138_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_15"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="3921" st_id="38" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:748 %dot_15 = fadd i32 %dot_14, i32 %mul138_14

]]></Node>
<StgValue><ssdm name="dot_15"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="3922" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:795 %muxLogicI0_to_dot_16 = muxlogic i32 %dot_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_16"/></StgValue>
</operation>

<operation id="3923" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:796 %muxLogicI1_to_dot_16 = muxlogic i32 %mul138_15

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_16"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="3924" st_id="40" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:797 %dot_16 = fadd i32 %dot_15, i32 %mul138_15

]]></Node>
<StgValue><ssdm name="dot_16"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="3925" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:841 %muxLogicI0_to_dot_17 = muxlogic i32 %dot_16

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_17"/></StgValue>
</operation>

<operation id="3926" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:842 %muxLogicI1_to_dot_17 = muxlogic i32 %mul138_16

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_17"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="3927" st_id="42" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:843 %dot_17 = fadd i32 %dot_16, i32 %mul138_16

]]></Node>
<StgValue><ssdm name="dot_17"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="3928" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:887 %muxLogicI0_to_dot_18 = muxlogic i32 %dot_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_18"/></StgValue>
</operation>

<operation id="3929" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:888 %muxLogicI1_to_dot_18 = muxlogic i32 %mul138_17

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_18"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="3930" st_id="44" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:889 %dot_18 = fadd i32 %dot_17, i32 %mul138_17

]]></Node>
<StgValue><ssdm name="dot_18"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="3931" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:933 %muxLogicI0_to_dot_19 = muxlogic i32 %dot_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_19"/></StgValue>
</operation>

<operation id="3932" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:934 %muxLogicI1_to_dot_19 = muxlogic i32 %mul138_18

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_19"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="3933" st_id="46" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:935 %dot_19 = fadd i32 %dot_18, i32 %mul138_18

]]></Node>
<StgValue><ssdm name="dot_19"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="3934" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:979 %muxLogicI0_to_dot_20 = muxlogic i32 %dot_19

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_20"/></StgValue>
</operation>

<operation id="3935" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:980 %muxLogicI1_to_dot_20 = muxlogic i32 %mul138_19

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_20"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="3936" st_id="48" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:981 %dot_20 = fadd i32 %dot_19, i32 %mul138_19

]]></Node>
<StgValue><ssdm name="dot_20"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="3937" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1025 %muxLogicI0_to_dot_21 = muxlogic i32 %dot_20

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_21"/></StgValue>
</operation>

<operation id="3938" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1026 %muxLogicI1_to_dot_21 = muxlogic i32 %mul138_20

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_21"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="3939" st_id="50" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1027 %dot_21 = fadd i32 %dot_20, i32 %mul138_20

]]></Node>
<StgValue><ssdm name="dot_21"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="3940" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1071 %muxLogicI0_to_dot_22 = muxlogic i32 %dot_21

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_22"/></StgValue>
</operation>

<operation id="3941" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1072 %muxLogicI1_to_dot_22 = muxlogic i32 %mul138_21

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_22"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="3942" st_id="52" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1073 %dot_22 = fadd i32 %dot_21, i32 %mul138_21

]]></Node>
<StgValue><ssdm name="dot_22"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="3943" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1117 %muxLogicI0_to_dot_23 = muxlogic i32 %dot_22

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_23"/></StgValue>
</operation>

<operation id="3944" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1118 %muxLogicI1_to_dot_23 = muxlogic i32 %mul138_22

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_23"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="3945" st_id="54" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1119 %dot_23 = fadd i32 %dot_22, i32 %mul138_22

]]></Node>
<StgValue><ssdm name="dot_23"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="3946" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1165 %muxLogicI0_to_dot_24 = muxlogic i32 %dot_23

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_24"/></StgValue>
</operation>

<operation id="3947" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1166 %muxLogicI1_to_dot_24 = muxlogic i32 %mul138_23

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_24"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="3948" st_id="56" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1167 %dot_24 = fadd i32 %dot_23, i32 %mul138_23

]]></Node>
<StgValue><ssdm name="dot_24"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="3949" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1211 %muxLogicI0_to_dot_25 = muxlogic i32 %dot_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_25"/></StgValue>
</operation>

<operation id="3950" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1212 %muxLogicI1_to_dot_25 = muxlogic i32 %mul138_24

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_25"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="3951" st_id="58" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1213 %dot_25 = fadd i32 %dot_24, i32 %mul138_24

]]></Node>
<StgValue><ssdm name="dot_25"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="3952" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1257 %muxLogicI0_to_dot_26 = muxlogic i32 %dot_25

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_26"/></StgValue>
</operation>

<operation id="3953" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1258 %muxLogicI1_to_dot_26 = muxlogic i32 %mul138_25

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_26"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="3954" st_id="60" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1259 %dot_26 = fadd i32 %dot_25, i32 %mul138_25

]]></Node>
<StgValue><ssdm name="dot_26"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="3955" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1303 %muxLogicI0_to_dot_27 = muxlogic i32 %dot_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_27"/></StgValue>
</operation>

<operation id="3956" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1304 %muxLogicI1_to_dot_27 = muxlogic i32 %mul138_26

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_27"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="3957" st_id="62" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1305 %dot_27 = fadd i32 %dot_26, i32 %mul138_26

]]></Node>
<StgValue><ssdm name="dot_27"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="3958" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1349 %muxLogicI0_to_dot_28 = muxlogic i32 %dot_27

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_28"/></StgValue>
</operation>

<operation id="3959" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1350 %muxLogicI1_to_dot_28 = muxlogic i32 %mul138_27

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_28"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="3960" st_id="64" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1351 %dot_28 = fadd i32 %dot_27, i32 %mul138_27

]]></Node>
<StgValue><ssdm name="dot_28"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="3961" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1395 %muxLogicI0_to_dot_29 = muxlogic i32 %dot_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_29"/></StgValue>
</operation>

<operation id="3962" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1396 %muxLogicI1_to_dot_29 = muxlogic i32 %mul138_28

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_29"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="3963" st_id="66" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1397 %dot_29 = fadd i32 %dot_28, i32 %mul138_28

]]></Node>
<StgValue><ssdm name="dot_29"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="3964" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1441 %muxLogicI0_to_dot_30 = muxlogic i32 %dot_29

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_30"/></StgValue>
</operation>

<operation id="3965" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1442 %muxLogicI1_to_dot_30 = muxlogic i32 %mul138_29

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_30"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="3966" st_id="68" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1443 %dot_30 = fadd i32 %dot_29, i32 %mul138_29

]]></Node>
<StgValue><ssdm name="dot_30"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="3967" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1487 %muxLogicI0_to_dot_31 = muxlogic i32 %dot_30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_31"/></StgValue>
</operation>

<operation id="3968" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1488 %muxLogicI1_to_dot_31 = muxlogic i32 %mul138_30

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_31"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="3969" st_id="70" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1489 %dot_31 = fadd i32 %dot_30, i32 %mul138_30

]]></Node>
<StgValue><ssdm name="dot_31"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">
</state>

<state id="72" st_id="73">

<operation id="3970" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1536 %muxLogicI0_to_dot_32 = muxlogic i32 %dot_31

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_32"/></StgValue>
</operation>

<operation id="3971" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1537 %muxLogicI1_to_dot_32 = muxlogic i32 %mul138_31

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_32"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="3972" st_id="73" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1538 %dot_32 = fadd i32 %dot_31, i32 %mul138_31

]]></Node>
<StgValue><ssdm name="dot_32"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="3973" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1582 %muxLogicI0_to_dot_33 = muxlogic i32 %dot_32

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_33"/></StgValue>
</operation>

<operation id="3974" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1583 %muxLogicI1_to_dot_33 = muxlogic i32 %mul138_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_33"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="3975" st_id="75" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1584 %dot_33 = fadd i32 %dot_32, i32 %mul138_32

]]></Node>
<StgValue><ssdm name="dot_33"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="3976" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1628 %muxLogicI0_to_dot_34 = muxlogic i32 %dot_33

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_34"/></StgValue>
</operation>

<operation id="3977" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1629 %muxLogicI1_to_dot_34 = muxlogic i32 %mul138_33

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_34"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="3978" st_id="77" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1630 %dot_34 = fadd i32 %dot_33, i32 %mul138_33

]]></Node>
<StgValue><ssdm name="dot_34"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="3979" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1674 %muxLogicI0_to_dot_35 = muxlogic i32 %dot_34

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_35"/></StgValue>
</operation>

<operation id="3980" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1675 %muxLogicI1_to_dot_35 = muxlogic i32 %mul138_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_35"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="3981" st_id="79" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1676 %dot_35 = fadd i32 %dot_34, i32 %mul138_34

]]></Node>
<StgValue><ssdm name="dot_35"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="3982" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1720 %muxLogicI0_to_dot_36 = muxlogic i32 %dot_35

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_36"/></StgValue>
</operation>

<operation id="3983" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1721 %muxLogicI1_to_dot_36 = muxlogic i32 %mul138_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_36"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="3984" st_id="81" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1722 %dot_36 = fadd i32 %dot_35, i32 %mul138_35

]]></Node>
<StgValue><ssdm name="dot_36"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="3985" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1766 %muxLogicI0_to_dot_37 = muxlogic i32 %dot_36

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_37"/></StgValue>
</operation>

<operation id="3986" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1767 %muxLogicI1_to_dot_37 = muxlogic i32 %mul138_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_37"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="3987" st_id="83" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1768 %dot_37 = fadd i32 %dot_36, i32 %mul138_36

]]></Node>
<StgValue><ssdm name="dot_37"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="3988" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1812 %muxLogicI0_to_dot_38 = muxlogic i32 %dot_37

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_38"/></StgValue>
</operation>

<operation id="3989" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1813 %muxLogicI1_to_dot_38 = muxlogic i32 %mul138_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_38"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="3990" st_id="85" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1814 %dot_38 = fadd i32 %dot_37, i32 %mul138_37

]]></Node>
<StgValue><ssdm name="dot_38"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="3991" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1858 %muxLogicI0_to_dot_39 = muxlogic i32 %dot_38

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_39"/></StgValue>
</operation>

<operation id="3992" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1859 %muxLogicI1_to_dot_39 = muxlogic i32 %mul138_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_39"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="3993" st_id="87" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1860 %dot_39 = fadd i32 %dot_38, i32 %mul138_38

]]></Node>
<StgValue><ssdm name="dot_39"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="3994" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1907 %muxLogicI0_to_dot_40 = muxlogic i32 %dot_39

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_40"/></StgValue>
</operation>

<operation id="3995" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1908 %muxLogicI1_to_dot_40 = muxlogic i32 %mul138_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_40"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="3996" st_id="89" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1909 %dot_40 = fadd i32 %dot_39, i32 %mul138_39

]]></Node>
<StgValue><ssdm name="dot_40"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="3997" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1953 %muxLogicI0_to_dot_41 = muxlogic i32 %dot_40

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_41"/></StgValue>
</operation>

<operation id="3998" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1954 %muxLogicI1_to_dot_41 = muxlogic i32 %mul138_40

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_41"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="3999" st_id="91" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1955 %dot_41 = fadd i32 %dot_40, i32 %mul138_40

]]></Node>
<StgValue><ssdm name="dot_41"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="4000" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1999 %muxLogicI0_to_dot_42 = muxlogic i32 %dot_41

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_42"/></StgValue>
</operation>

<operation id="4001" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2000 %muxLogicI1_to_dot_42 = muxlogic i32 %mul138_41

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_42"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="4002" st_id="93" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2001 %dot_42 = fadd i32 %dot_41, i32 %mul138_41

]]></Node>
<StgValue><ssdm name="dot_42"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="4003" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2045 %muxLogicI0_to_dot_43 = muxlogic i32 %dot_42

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_43"/></StgValue>
</operation>

<operation id="4004" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2046 %muxLogicI1_to_dot_43 = muxlogic i32 %mul138_42

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_43"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="4005" st_id="95" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2047 %dot_43 = fadd i32 %dot_42, i32 %mul138_42

]]></Node>
<StgValue><ssdm name="dot_43"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="4006" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2091 %muxLogicI0_to_dot_44 = muxlogic i32 %dot_43

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_44"/></StgValue>
</operation>

<operation id="4007" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2092 %muxLogicI1_to_dot_44 = muxlogic i32 %mul138_43

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_44"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="4008" st_id="97" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2093 %dot_44 = fadd i32 %dot_43, i32 %mul138_43

]]></Node>
<StgValue><ssdm name="dot_44"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="4009" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2137 %muxLogicI0_to_dot_45 = muxlogic i32 %dot_44

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_45"/></StgValue>
</operation>

<operation id="4010" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2138 %muxLogicI1_to_dot_45 = muxlogic i32 %mul138_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_45"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="4011" st_id="99" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2139 %dot_45 = fadd i32 %dot_44, i32 %mul138_44

]]></Node>
<StgValue><ssdm name="dot_45"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="4012" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2183 %muxLogicI0_to_dot_46 = muxlogic i32 %dot_45

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_46"/></StgValue>
</operation>

<operation id="4013" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2184 %muxLogicI1_to_dot_46 = muxlogic i32 %mul138_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_46"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="4014" st_id="101" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2185 %dot_46 = fadd i32 %dot_45, i32 %mul138_45

]]></Node>
<StgValue><ssdm name="dot_46"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="4015" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2229 %muxLogicI0_to_dot_47 = muxlogic i32 %dot_46

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_47"/></StgValue>
</operation>

<operation id="4016" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2230 %muxLogicI1_to_dot_47 = muxlogic i32 %mul138_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_47"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="4017" st_id="103" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2231 %dot_47 = fadd i32 %dot_46, i32 %mul138_46

]]></Node>
<StgValue><ssdm name="dot_47"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="4018" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2277 %muxLogicI0_to_dot_48 = muxlogic i32 %dot_47

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_48"/></StgValue>
</operation>

<operation id="4019" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2278 %muxLogicI1_to_dot_48 = muxlogic i32 %mul138_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_48"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="4020" st_id="105" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2279 %dot_48 = fadd i32 %dot_47, i32 %mul138_47

]]></Node>
<StgValue><ssdm name="dot_48"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="4021" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2323 %muxLogicI0_to_dot_49 = muxlogic i32 %dot_48

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_49"/></StgValue>
</operation>

<operation id="4022" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2324 %muxLogicI1_to_dot_49 = muxlogic i32 %mul138_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_49"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="4023" st_id="107" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2325 %dot_49 = fadd i32 %dot_48, i32 %mul138_48

]]></Node>
<StgValue><ssdm name="dot_49"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="4024" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2369 %muxLogicI0_to_dot_50 = muxlogic i32 %dot_49

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_50"/></StgValue>
</operation>

<operation id="4025" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2370 %muxLogicI1_to_dot_50 = muxlogic i32 %mul138_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_50"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="4026" st_id="109" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2371 %dot_50 = fadd i32 %dot_49, i32 %mul138_49

]]></Node>
<StgValue><ssdm name="dot_50"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="4027" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2415 %muxLogicI0_to_dot_51 = muxlogic i32 %dot_50

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_51"/></StgValue>
</operation>

<operation id="4028" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2416 %muxLogicI1_to_dot_51 = muxlogic i32 %mul138_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_51"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="4029" st_id="111" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2417 %dot_51 = fadd i32 %dot_50, i32 %mul138_50

]]></Node>
<StgValue><ssdm name="dot_51"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="4030" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2461 %muxLogicI0_to_dot_52 = muxlogic i32 %dot_51

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_52"/></StgValue>
</operation>

<operation id="4031" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2462 %muxLogicI1_to_dot_52 = muxlogic i32 %mul138_51

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_52"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="4032" st_id="113" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2463 %dot_52 = fadd i32 %dot_51, i32 %mul138_51

]]></Node>
<StgValue><ssdm name="dot_52"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="4033" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2507 %muxLogicI0_to_dot_53 = muxlogic i32 %dot_52

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_53"/></StgValue>
</operation>

<operation id="4034" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2508 %muxLogicI1_to_dot_53 = muxlogic i32 %mul138_52

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_53"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="4035" st_id="115" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2509 %dot_53 = fadd i32 %dot_52, i32 %mul138_52

]]></Node>
<StgValue><ssdm name="dot_53"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="4036" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2553 %muxLogicI0_to_dot_54 = muxlogic i32 %dot_53

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_54"/></StgValue>
</operation>

<operation id="4037" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2554 %muxLogicI1_to_dot_54 = muxlogic i32 %mul138_53

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_54"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="4038" st_id="117" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2555 %dot_54 = fadd i32 %dot_53, i32 %mul138_53

]]></Node>
<StgValue><ssdm name="dot_54"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="4039" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2599 %muxLogicI0_to_dot_55 = muxlogic i32 %dot_54

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_55"/></StgValue>
</operation>

<operation id="4040" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2600 %muxLogicI1_to_dot_55 = muxlogic i32 %mul138_54

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_55"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="4041" st_id="119" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2601 %dot_55 = fadd i32 %dot_54, i32 %mul138_54

]]></Node>
<StgValue><ssdm name="dot_55"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="4042" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2647 %muxLogicI0_to_dot_56 = muxlogic i32 %dot_55

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_56"/></StgValue>
</operation>

<operation id="4043" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2648 %muxLogicI1_to_dot_56 = muxlogic i32 %mul138_55

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_56"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="4044" st_id="121" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2649 %dot_56 = fadd i32 %dot_55, i32 %mul138_55

]]></Node>
<StgValue><ssdm name="dot_56"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="4045" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2693 %muxLogicI0_to_dot_57 = muxlogic i32 %dot_56

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_57"/></StgValue>
</operation>

<operation id="4046" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2694 %muxLogicI1_to_dot_57 = muxlogic i32 %mul138_56

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_57"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="4047" st_id="123" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2695 %dot_57 = fadd i32 %dot_56, i32 %mul138_56

]]></Node>
<StgValue><ssdm name="dot_57"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="4048" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2739 %muxLogicI0_to_dot_58 = muxlogic i32 %dot_57

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_58"/></StgValue>
</operation>

<operation id="4049" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2740 %muxLogicI1_to_dot_58 = muxlogic i32 %mul138_57

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_58"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="4050" st_id="125" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2741 %dot_58 = fadd i32 %dot_57, i32 %mul138_57

]]></Node>
<StgValue><ssdm name="dot_58"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="4051" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2785 %muxLogicI0_to_dot_59 = muxlogic i32 %dot_58

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_59"/></StgValue>
</operation>

<operation id="4052" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2786 %muxLogicI1_to_dot_59 = muxlogic i32 %mul138_58

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_59"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="4053" st_id="127" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2787 %dot_59 = fadd i32 %dot_58, i32 %mul138_58

]]></Node>
<StgValue><ssdm name="dot_59"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="4054" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2831 %muxLogicI0_to_dot_60 = muxlogic i32 %dot_59

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_60"/></StgValue>
</operation>

<operation id="4055" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2832 %muxLogicI1_to_dot_60 = muxlogic i32 %mul138_59

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_60"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="4056" st_id="129" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2833 %dot_60 = fadd i32 %dot_59, i32 %mul138_59

]]></Node>
<StgValue><ssdm name="dot_60"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="4057" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2877 %muxLogicI0_to_dot_61 = muxlogic i32 %dot_60

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_61"/></StgValue>
</operation>

<operation id="4058" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2878 %muxLogicI1_to_dot_61 = muxlogic i32 %mul138_60

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_61"/></StgValue>
</operation>

<operation id="4249" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="0">
<![CDATA[
for.inc151.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="4059" st_id="131" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2879 %dot_61 = fadd i32 %dot_60, i32 %mul138_60

]]></Node>
<StgValue><ssdm name="dot_61"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="4060" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2923 %muxLogicI0_to_dot_62 = muxlogic i32 %dot_61

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_62"/></StgValue>
</operation>

<operation id="4061" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2924 %muxLogicI1_to_dot_62 = muxlogic i32 %mul138_61

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_62"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="4062" st_id="133" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2925 %dot_62 = fadd i32 %dot_61, i32 %mul138_61

]]></Node>
<StgValue><ssdm name="dot_62"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="4063" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2969 %muxLogicI0_to_dot_63 = muxlogic i32 %dot_62

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dot_63"/></StgValue>
</operation>

<operation id="4064" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2970 %muxLogicI1_to_dot_63 = muxlogic i32 %mul138_62

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_dot_63"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="4065" st_id="135" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2971 %dot_63 = fadd i32 %dot_62, i32 %mul138_62

]]></Node>
<StgValue><ssdm name="dot_63"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="4066" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2973 %muxLogicI0_to_mul1 = muxlogic i32 %dot_63

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul1"/></StgValue>
</operation>

<operation id="4067" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2974 %muxLogicI1_to_mul1 = muxlogic i32 0.125

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul1"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="4068" st_id="137" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2975 %mul1 = fmul i32 %dot_63, i32 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="4069" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:0 %zext_ln149 = zext i10 %t

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="4070" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1 %specpipeline_ln150 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_113

]]></Node>
<StgValue><ssdm name="specpipeline_ln150"/></StgValue>
</operation>

<operation id="4071" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2 %speclooptripcount_ln151 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln151"/></StgValue>
</operation>

<operation id="4072" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:3 %specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_75

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="4073" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:48 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="4074" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:56 %rend441 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend441"/></StgValue>
</operation>

<operation id="4075" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:94 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="4076" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:102 %rend439 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend439"/></StgValue>
</operation>

<operation id="4077" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:140 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="4078" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:148 %rend437 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend437"/></StgValue>
</operation>

<operation id="4079" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:186 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="4080" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:194 %rend435 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend435"/></StgValue>
</operation>

<operation id="4081" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:232 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="4082" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:240 %rend433 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend433"/></StgValue>
</operation>

<operation id="4083" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:278 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="4084" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:286 %rend431 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend431"/></StgValue>
</operation>

<operation id="4085" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:324 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="4086" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:332 %rend429 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend429"/></StgValue>
</operation>

<operation id="4087" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:370 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="4088" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:378 %rend427 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend427"/></StgValue>
</operation>

<operation id="4089" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:419 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="4090" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:427 %rend425 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend425"/></StgValue>
</operation>

<operation id="4091" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:465 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="4092" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:473 %rend423 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend423"/></StgValue>
</operation>

<operation id="4093" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:511 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="4094" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:519 %rend421 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend421"/></StgValue>
</operation>

<operation id="4095" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:557 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="4096" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:565 %rend419 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend419"/></StgValue>
</operation>

<operation id="4097" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:603 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="4098" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:611 %rend417 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend417"/></StgValue>
</operation>

<operation id="4099" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:649 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="4100" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:657 %rend415 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend415"/></StgValue>
</operation>

<operation id="4101" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:695 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="4102" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:703 %rend413 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend413"/></StgValue>
</operation>

<operation id="4103" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:741 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="4104" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:749 %rend411 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend411"/></StgValue>
</operation>

<operation id="4105" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:790 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="4106" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:798 %rend409 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend409"/></StgValue>
</operation>

<operation id="4107" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:836 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="4108" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:844 %rend407 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend407"/></StgValue>
</operation>

<operation id="4109" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:882 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="4110" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:890 %rend405 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend405"/></StgValue>
</operation>

<operation id="4111" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:928 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="4112" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:936 %rend403 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend403"/></StgValue>
</operation>

<operation id="4113" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:974 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="4114" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:982 %rend401 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend401"/></StgValue>
</operation>

<operation id="4115" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1020 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="4116" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1028 %rend399 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend399"/></StgValue>
</operation>

<operation id="4117" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1066 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="4118" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1074 %rend397 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend397"/></StgValue>
</operation>

<operation id="4119" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1112 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="4120" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1120 %rend395 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend395"/></StgValue>
</operation>

<operation id="4121" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1160 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="4122" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1168 %rend393 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend393"/></StgValue>
</operation>

<operation id="4123" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1206 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="4124" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1214 %rend391 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend391"/></StgValue>
</operation>

<operation id="4125" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1252 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="4126" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1260 %rend389 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend389"/></StgValue>
</operation>

<operation id="4127" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1298 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="4128" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1306 %rend387 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend387"/></StgValue>
</operation>

<operation id="4129" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1344 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="4130" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1352 %rend385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend385"/></StgValue>
</operation>

<operation id="4131" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1390 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="4132" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1398 %rend383 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend383"/></StgValue>
</operation>

<operation id="4133" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1436 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="4134" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1444 %rend381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend381"/></StgValue>
</operation>

<operation id="4135" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1482 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="4136" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1490 %rend379 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend379"/></StgValue>
</operation>

<operation id="4137" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1531 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="4138" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1539 %rend377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend377"/></StgValue>
</operation>

<operation id="4139" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1577 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="4140" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1585 %rend375 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend375"/></StgValue>
</operation>

<operation id="4141" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1623 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="4142" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1631 %rend373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend373"/></StgValue>
</operation>

<operation id="4143" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1669 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="4144" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1677 %rend371 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend371"/></StgValue>
</operation>

<operation id="4145" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1715 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="4146" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1723 %rend369 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend369"/></StgValue>
</operation>

<operation id="4147" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1761 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="4148" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1769 %rend367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend367"/></StgValue>
</operation>

<operation id="4149" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1807 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="4150" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1815 %rend365 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend365"/></StgValue>
</operation>

<operation id="4151" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1853 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="4152" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1861 %rend363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend363"/></StgValue>
</operation>

<operation id="4153" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1902 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="4154" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1910 %rend361 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend361"/></StgValue>
</operation>

<operation id="4155" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1948 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="4156" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1956 %rend359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend359"/></StgValue>
</operation>

<operation id="4157" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:1994 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="4158" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2002 %rend357 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend357"/></StgValue>
</operation>

<operation id="4159" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2040 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="4160" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2048 %rend355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend355"/></StgValue>
</operation>

<operation id="4161" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2086 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="4162" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2094 %rend353 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend353"/></StgValue>
</operation>

<operation id="4163" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2132 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="4164" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2140 %rend351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend351"/></StgValue>
</operation>

<operation id="4165" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2178 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="4166" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2186 %rend349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend349"/></StgValue>
</operation>

<operation id="4167" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2224 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="4168" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2232 %rend347 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend347"/></StgValue>
</operation>

<operation id="4169" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2272 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="4170" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2280 %rend345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend345"/></StgValue>
</operation>

<operation id="4171" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2318 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="4172" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2326 %rend343 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend343"/></StgValue>
</operation>

<operation id="4173" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2364 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="4174" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2372 %rend341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend341"/></StgValue>
</operation>

<operation id="4175" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2410 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="4176" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2418 %rend339 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend339"/></StgValue>
</operation>

<operation id="4177" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2456 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="4178" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2464 %rend337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend337"/></StgValue>
</operation>

<operation id="4179" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2502 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="4180" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2510 %rend335 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend335"/></StgValue>
</operation>

<operation id="4181" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2548 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="4182" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2556 %rend333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend333"/></StgValue>
</operation>

<operation id="4183" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2594 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="4184" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2602 %rend331 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend331"/></StgValue>
</operation>

<operation id="4185" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2642 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="4186" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2650 %rend329 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend329"/></StgValue>
</operation>

<operation id="4187" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2688 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="4188" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2696 %rend327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend327"/></StgValue>
</operation>

<operation id="4189" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2734 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="4190" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2742 %rend325 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend325"/></StgValue>
</operation>

<operation id="4191" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2780 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="4192" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2788 %rend323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend323"/></StgValue>
</operation>

<operation id="4193" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2826 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="4194" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2834 %rend321 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend321"/></StgValue>
</operation>

<operation id="4195" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2872 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="4196" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2880 %rend319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend319"/></StgValue>
</operation>

<operation id="4197" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2918 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="4198" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2926 %rend317 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend317"/></StgValue>
</operation>

<operation id="4199" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2964 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="4200" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2972 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="4201" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2976 %att_addr = getelementptr i32 %att, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_addr"/></StgValue>
</operation>

<operation id="4202" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2977 %att_1_addr = getelementptr i32 %att_1, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_1_addr"/></StgValue>
</operation>

<operation id="4203" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2978 %att_2_addr = getelementptr i32 %att_2, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_2_addr"/></StgValue>
</operation>

<operation id="4204" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2979 %att_3_addr = getelementptr i32 %att_3, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_3_addr"/></StgValue>
</operation>

<operation id="4205" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2980 %att_4_addr = getelementptr i32 %att_4, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_4_addr"/></StgValue>
</operation>

<operation id="4206" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2981 %att_5_addr = getelementptr i32 %att_5, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_5_addr"/></StgValue>
</operation>

<operation id="4207" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2982 %att_6_addr = getelementptr i32 %att_6, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_6_addr"/></StgValue>
</operation>

<operation id="4208" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2983 %att_7_addr = getelementptr i32 %att_7, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_7_addr"/></StgValue>
</operation>

<operation id="4209" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2984 %att_8_addr = getelementptr i32 %att_8, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_8_addr"/></StgValue>
</operation>

<operation id="4210" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2985 %att_9_addr = getelementptr i32 %att_9, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_9_addr"/></StgValue>
</operation>

<operation id="4211" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2986 %att_10_addr = getelementptr i32 %att_10, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_10_addr"/></StgValue>
</operation>

<operation id="4212" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.DOT_COMPUTE.76:2987 %att_11_addr = getelementptr i32 %att_11, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="att_11_addr"/></StgValue>
</operation>

<operation id="4213" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.10:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4214" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.10:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4215" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.10:2 %store_ln163 = store i32 %mul1, i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4216" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.9:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4217" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.9:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4218" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.9:2 %store_ln163 = store i32 %mul1, i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4219" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.8:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4220" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.8:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4221" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.8:2 %store_ln163 = store i32 %mul1, i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4222" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.7:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4223" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.7:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4224" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.7:2 %store_ln163 = store i32 %mul1, i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4225" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.6:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4226" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.6:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4227" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.6:2 %store_ln163 = store i32 %mul1, i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4228" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.5:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4229" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.5:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4230" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.5:2 %store_ln163 = store i32 %mul1, i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4231" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.4:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4232" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.4:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4233" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.4:2 %store_ln163 = store i32 %mul1, i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4234" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.3:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4235" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.3:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4236" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.3:2 %store_ln163 = store i32 %mul1, i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4237" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.2:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4238" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.2:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4239" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.2:2 %store_ln163 = store i32 %mul1, i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4240" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.1:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4241" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.1:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4242" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.1:2 %store_ln163 = store i32 %mul1, i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4243" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.0:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4244" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.0:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4245" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.0:2 %store_ln163 = store i32 %mul1, i9 %att_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="4246" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="!0"/>
<literal name="h_1_read" val="!1"/>
<literal name="h_1_read" val="!2"/>
<literal name="h_1_read" val="!3"/>
<literal name="h_1_read" val="!4"/>
<literal name="h_1_read" val="!5"/>
<literal name="h_1_read" val="!6"/>
<literal name="h_1_read" val="!7"/>
<literal name="h_1_read" val="!8"/>
<literal name="h_1_read" val="!9"/>
<literal name="h_1_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1474.case.11:0 %muxLogicRAMData_to_store_ln163 = muxlogic i32 %mul1

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln163"/></StgValue>
</operation>

<operation id="4247" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="!0"/>
<literal name="h_1_read" val="!1"/>
<literal name="h_1_read" val="!2"/>
<literal name="h_1_read" val="!3"/>
<literal name="h_1_read" val="!4"/>
<literal name="h_1_read" val="!5"/>
<literal name="h_1_read" val="!6"/>
<literal name="h_1_read" val="!7"/>
<literal name="h_1_read" val="!8"/>
<literal name="h_1_read" val="!9"/>
<literal name="h_1_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="0" op_0_bw="9">
<![CDATA[
arrayidx1474.case.11:1 %muxLogicRAMAddr_to_store_ln163 = muxlogic i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln163"/></StgValue>
</operation>

<operation id="4248" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_1_read" val="!0"/>
<literal name="h_1_read" val="!1"/>
<literal name="h_1_read" val="!2"/>
<literal name="h_1_read" val="!3"/>
<literal name="h_1_read" val="!4"/>
<literal name="h_1_read" val="!5"/>
<literal name="h_1_read" val="!6"/>
<literal name="h_1_read" val="!7"/>
<literal name="h_1_read" val="!8"/>
<literal name="h_1_read" val="!9"/>
<literal name="h_1_read" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx1474.case.11:2 %store_ln163 = store i32 %mul1, i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
