{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573437591231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573437591239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 20:59:51 2019 " "Processing started: Sun Nov 10 20:59:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573437591239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573437591239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_6_24_beh -c q_6_24_beh " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_6_24_beh -c q_6_24_beh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573437591239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573437591973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573437591973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_6_24_beh.v 1 1 " "Found 1 design units, including 1 entities, in source file q_6_24_beh.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_6_24_beh " "Found entity 1: q_6_24_beh" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573437604682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573437604682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_6_24_beh " "Elaborating entity \"q_6_24_beh\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573437604715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 q_6_24_beh.v(15) " "Verilog HDL assignment warning at q_6_24_beh.v(15): truncated value with size 4 to match size of target (1)" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573437604715 "|q_6_24_beh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 q_6_24_beh.v(26) " "Verilog HDL assignment warning at q_6_24_beh.v(26): truncated value with size 3 to match size of target (1)" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573437604715 "|q_6_24_beh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 q_6_24_beh.v(27) " "Verilog HDL assignment warning at q_6_24_beh.v(27): truncated value with size 3 to match size of target (1)" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573437604716 "|q_6_24_beh"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "q_6_24_beh.v(28) " "Verilog HDL Case Statement warning at q_6_24_beh.v(28): case item expression never matches the case expression" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1573437604716 "|q_6_24_beh"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "q_6_24_beh.v(29) " "Verilog HDL Case Statement warning at q_6_24_beh.v(29): case item expression never matches the case expression" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1573437604716 "|q_6_24_beh"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "q_6_24_beh.v(30) " "Verilog HDL Case Statement warning at q_6_24_beh.v(30): case item expression never matches the case expression" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 30 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1573437604716 "|q_6_24_beh"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "q_6_24_beh.v(31) " "Verilog HDL Case Statement warning at q_6_24_beh.v(31): case item expression never matches the case expression" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1573437604716 "|q_6_24_beh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 q_6_24_beh.v(32) " "Verilog HDL assignment warning at q_6_24_beh.v(32): truncated value with size 3 to match size of target (1)" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573437604716 "|q_6_24_beh"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "count\[1\] GND " "Pin \"count\[1\]\" is stuck at GND" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573437605238 "|q_6_24_beh|count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count\[2\] GND " "Pin \"count\[2\]\" is stuck at GND" {  } { { "q_6_24_beh.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_24_six_state_sequence_beh/q_6_24_beh.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573437605238 "|q_6_24_beh|count[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573437605238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573437605318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573437605692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573437605692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573437605770 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573437605770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573437605770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573437605770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573437605828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 21:00:05 2019 " "Processing ended: Sun Nov 10 21:00:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573437605828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573437605828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573437605828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573437605828 ""}
