{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 21:06:51 2018 " "Info: Processing started: Tue Nov 13 21:06:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ep2_2 -c ep2_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ep2_2 -c ep2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN0\[1\] B0 17.000 ns Longest " "Info: Longest tpd from source pin \"EN0\[1\]\" to destination pin \"B0\" is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns EN0\[1\] 1 PIN PIN_126 2 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_126; Fanout = 2; PIN Node = 'EN0\[1\]'" {  } { { "e:/quartusllweb/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusllweb/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN0[1] } "NODE_NAME" } } { "ep2_2.vhd" "" { Text "E:/lcdf/ep2_2/ep2_2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.300 ns) 6.600 ns st2_1:g0\|Mux0~0 2 COMB LC1_B1 1 " "Info: 2: + IC(1.500 ns) + CELL(2.300 ns) = 6.600 ns; Loc. = LC1_B1; Fanout = 1; COMB Node = 'st2_1:g0\|Mux0~0'" {  } { { "e:/quartusllweb/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusllweb/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { EN0[1] st2_1:g0|Mux0~0 } "NODE_NAME" } } { "st2_1.vhd" "" { Text "E:/lcdf/ep2_2/st2_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 9.500 ns st2_1:g0\|Mux0~1 3 COMB LC2_B1 1 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 9.500 ns; Loc. = LC2_B1; Fanout = 1; COMB Node = 'st2_1:g0\|Mux0~1'" {  } { { "e:/quartusllweb/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusllweb/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { st2_1:g0|Mux0~0 st2_1:g0|Mux0~1 } "NODE_NAME" } } { "st2_1.vhd" "" { Text "E:/lcdf/ep2_2/st2_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.100 ns) 17.000 ns B0 4 PIN PIN_98 0 " "Info: 4: + IC(2.400 ns) + CELL(5.100 ns) = 17.000 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'B0'" {  } { { "e:/quartusllweb/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusllweb/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { st2_1:g0|Mux0~1 B0 } "NODE_NAME" } } { "ep2_2.vhd" "" { Text "E:/lcdf/ep2_2/ep2_2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.500 ns ( 73.53 % ) " "Info: Total cell delay = 12.500 ns ( 73.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 26.47 % ) " "Info: Total interconnect delay = 4.500 ns ( 26.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusllweb/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusllweb/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { EN0[1] st2_1:g0|Mux0~0 st2_1:g0|Mux0~1 B0 } "NODE_NAME" } } { "e:/quartusllweb/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusllweb/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { EN0[1] {} EN0[1]~out {} st2_1:g0|Mux0~0 {} st2_1:g0|Mux0~1 {} B0 {} } { 0.000ns 0.000ns 1.500ns 0.600ns 2.400ns } { 0.000ns 2.800ns 2.300ns 2.300ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 21:06:51 2018 " "Info: Processing ended: Tue Nov 13 21:06:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
