The following files were generated for 'block_ram_counter' in directory
D:\mza\FPGA\DSP_finesse\contrib\block_ram_counter\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * block_ram_counter.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * block_ram_counter.ngc
   * block_ram_counter.vhd
   * block_ram_counter.vho

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * block_ram_counter.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * block_ram_counter.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * block_ram_counter.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * block_ram_counter_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * block_ram_counter.gise
   * block_ram_counter.xise

Deliver Readme:
   Text file indicating the files generated and how they are used.

   * block_ram_counter_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * block_ram_counter_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

