{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449020577349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449020577350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 20:42:56 2015 " "Processing started: Tue Dec 01 20:42:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449020577350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449020577350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449020577350 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BG1.qip " "Tcl Script File BG1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BG1.qip " "set_global_assignment -name QIP_FILE BG1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449020577493 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449020577493 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Robot20x30.qip " "Tcl Script File Robot20x30.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Robot20x30.qip " "set_global_assignment -name QIP_FILE Robot20x30.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449020577493 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449020577493 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BG.qip " "Tcl Script File BG.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BG.qip " "set_global_assignment -name QIP_FILE BG.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449020577493 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449020577493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449020578748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "W:/ECE241project/Interface/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mouse " "Found entity 1: Mouse" {  } { { "Mouse.v" "" { Text "W:/ECE241project/Interface/Mouse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "W:/ECE241project/Interface/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "W:/ECE241project/Interface/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Interface.v(179) " "Verilog HDL Declaration information at Interface.v(179): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 179 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449020587829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Interface.v(179) " "Verilog HDL Declaration information at Interface.v(179): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 179 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449020587830 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(736) " "Verilog HDL information at Interface.v(736): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 736 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449020587830 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(753) " "Verilog HDL information at Interface.v(753): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 753 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449020587830 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(782) " "Verilog HDL information at Interface.v(782): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 782 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449020587831 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(801) " "Verilog HDL information at Interface.v(801): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 801 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449020587831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1331) " "Verilog HDL Declaration information at Interface.v(1331): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1331 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449020587832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1353) " "Verilog HDL Declaration information at Interface.v(1353): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1353 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449020587832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1377) " "Verilog HDL Declaration information at Interface.v(1377): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1377 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449020587832 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(1402) " "Verilog HDL information at Interface.v(1402): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1402 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449020587832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 30 30 " "Found 30 design units, including 30 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "5 Interface " "Found entity 5: Interface" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "6 dataPath " "Found entity 6: dataPath" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "7 controlPath " "Found entity 7: controlPath" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "8 collisionDetector " "Found entity 8: collisionDetector" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "9 LSmove " "Found entity 9: LSmove" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "10 NextPosition1 " "Found entity 10: NextPosition1" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "11 nextPosition " "Found entity 11: nextPosition" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "12 position " "Found entity 12: position" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "13 oneMinClock " "Found entity 13: oneMinClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 731 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "14 twoSecClock " "Found entity 14: twoSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "15 scoreCounter " "Found entity 15: scoreCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 765 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "16 sixtyHzClock " "Found entity 16: sixtyHzClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "17 oneSecClock " "Found entity 17: oneSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "18 objCounter " "Found entity 18: objCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "19 lightSaberCounter " "Found entity 19: lightSaberCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 840 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "20 BGcounter " "Found entity 20: BGcounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 866 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "21 RegisterX " "Found entity 21: RegisterX" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "22 RegisterY " "Found entity 22: RegisterY" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "23 NextPosition2 " "Found entity 23: NextPosition2" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "24 NextPosition3 " "Found entity 24: NextPosition3" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1037 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "25 NextPosition3x2 " "Found entity 25: NextPosition3x2" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "26 randomNumberGenerator " "Found entity 26: randomNumberGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "27 Galois8bitRandomGenerator " "Found entity 27: Galois8bitRandomGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "28 Fibonacci8bitRandomGenerator " "Found entity 28: Fibonacci8bitRandomGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "29 ClockDivider1Hz " "Found entity 29: ClockDivider1Hz" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "30 hex " "Found entity 30: hex" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot24x30.v 1 1 " "Found 1 design units, including 1 entities, in source file robot24x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 Robot24x30 " "Found entity 1: Robot24x30" {  } { { "Robot24x30.v" "" { Text "W:/ECE241project/Interface/Robot24x30.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file bgbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 BGbuffer " "Found entity 1: BGbuffer" {  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_new.v 1 1 " "Found 1 design units, including 1 entities, in source file bg_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 BG_New " "Found entity 1: BG_New" {  } { { "BG_New.v" "" { Text "W:/ECE241project/Interface/BG_New.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightsaber.v 1 1 " "Found 1 design units, including 1 entities, in source file lightsaber.v" { { "Info" "ISGN_ENTITY_NAME" "1 lightSaber " "Found entity 1: lightSaber" {  } { { "lightSaber.v" "" { Text "W:/ECE241project/Interface/lightSaber.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jet.v 1 1 " "Found 1 design units, including 1 entities, in source file jet.v" { { "Info" "ISGN_ENTITY_NAME" "1 jet " "Found entity 1: jet" {  } { { "jet.v" "" { Text "W:/ECE241project/Interface/jet.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lord.v 1 1 " "Found 1 design units, including 1 entities, in source file lord.v" { { "Info" "ISGN_ENTITY_NAME" "1 lord " "Found entity 1: lord" {  } { { "lord.v" "" { Text "W:/ECE241project/Interface/lord.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "randowX Interface.v(922) " "Verilog HDL Implicit Net warning at Interface.v(922): created implicit net for \"randowX\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 922 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020587857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "randowX Interface.v(1045) " "Verilog HDL Implicit Net warning at Interface.v(1045): created implicit net for \"randowX\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1045 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020587858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface " "Elaborating entity \"Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449020588685 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn Interface.v(47) " "Verilog HDL or VHDL warning at Interface.v(47): object \"resetn\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449020588685 "|Interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] Interface.v(31) " "Output port \"LEDR\[9..4\]\" at Interface.v(31) has no driver" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449020588687 "|Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "Interface.v" "VGA" { Text "W:/ECE241project/Interface/Interface.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020588965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020588994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020589071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE BG_New.mif " "Parameter \"INIT_FILE\" = \"BG_New.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449020589073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bm1 " "Found entity 1: altsyncram_1bm1" {  } { { "db/altsyncram_1bm1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated " "Elaborating entity \"altsyncram_1bm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "W:/ECE241project/Interface/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_1bm1.tdf" "decode2" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "W:/ECE241project/Interface/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_1bm1.tdf" "rden_decode_b" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "W:/ECE241project/Interface/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_1bm1.tdf" "mux3" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020589375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449020589376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241project/Interface/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:DP " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:DP\"" {  } { { "Interface.v" "DP" { Text "W:/ECE241project/Interface/Interface.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coor_x Interface.v(112) " "Verilog HDL or VHDL warning at Interface.v(112): object \"coor_x\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449020589471 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coor_y Interface.v(113) " "Verilog HDL or VHDL warning at Interface.v(113): object \"coor_y\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449020589471 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_out Interface.v(122) " "Verilog HDL Always Construct warning at Interface.v(122): inferring latch(es) for variable \"x_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449020589472 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_out Interface.v(122) " "Verilog HDL Always Construct warning at Interface.v(122): inferring latch(es) for variable \"y_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449020589472 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_out Interface.v(122) " "Verilog HDL Always Construct warning at Interface.v(122): inferring latch(es) for variable \"color_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449020589472 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[0\] Interface.v(129) " "Inferred latch for \"color_out\[0\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589474 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[1\] Interface.v(129) " "Inferred latch for \"color_out\[1\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589474 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[2\] Interface.v(129) " "Inferred latch for \"color_out\[2\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589474 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] Interface.v(129) " "Inferred latch for \"y_out\[0\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589474 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] Interface.v(129) " "Inferred latch for \"y_out\[1\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589474 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] Interface.v(129) " "Inferred latch for \"y_out\[2\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] Interface.v(129) " "Inferred latch for \"y_out\[3\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] Interface.v(129) " "Inferred latch for \"y_out\[4\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] Interface.v(129) " "Inferred latch for \"y_out\[5\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] Interface.v(129) " "Inferred latch for \"y_out\[6\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] Interface.v(129) " "Inferred latch for \"y_out\[7\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] Interface.v(129) " "Inferred latch for \"x_out\[0\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] Interface.v(129) " "Inferred latch for \"x_out\[1\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] Interface.v(129) " "Inferred latch for \"x_out\[2\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] Interface.v(129) " "Inferred latch for \"x_out\[3\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] Interface.v(129) " "Inferred latch for \"x_out\[4\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] Interface.v(129) " "Inferred latch for \"x_out\[5\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] Interface.v(129) " "Inferred latch for \"x_out\[6\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] Interface.v(129) " "Inferred latch for \"x_out\[7\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[8\] Interface.v(129) " "Inferred latch for \"x_out\[8\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BGbuffer dataPath:DP\|BGbuffer:bgb " "Elaborating entity \"BGbuffer\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\"" {  } { { "Interface.v" "bgb" { Text "W:/ECE241project/Interface/Interface.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\"" {  } { { "BGbuffer.v" "altsyncram_component" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\"" {  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020589532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""}  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449020589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agm1 " "Found entity 1: altsyncram_agm1" {  } { { "db/altsyncram_agm1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_agm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agm1 dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\|altsyncram_agm1:auto_generated " "Elaborating entity \"altsyncram_agm1\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\|altsyncram_agm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX dataPath:DP\|RegisterX:X " "Elaborating entity \"RegisterX\" for hierarchy \"dataPath:DP\|RegisterX:X\"" {  } { { "Interface.v" "X" { Text "W:/ECE241project/Interface/Interface.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589598 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Interface.v(891) " "Verilog HDL Always Construct warning at Interface.v(891): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 891 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449020589598 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Interface.v(893) " "Inferred latch for \"out\[0\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Interface.v(893) " "Inferred latch for \"out\[1\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Interface.v(893) " "Inferred latch for \"out\[2\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Interface.v(893) " "Inferred latch for \"out\[3\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Interface.v(893) " "Inferred latch for \"out\[4\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Interface.v(893) " "Inferred latch for \"out\[5\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Interface.v(893) " "Inferred latch for \"out\[6\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Interface.v(893) " "Inferred latch for \"out\[7\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589600 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Interface.v(893) " "Inferred latch for \"out\[8\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589600 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterY dataPath:DP\|RegisterY:Y " "Elaborating entity \"RegisterY\" for hierarchy \"dataPath:DP\|RegisterY:Y\"" {  } { { "Interface.v" "Y" { Text "W:/ECE241project/Interface/Interface.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589624 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Interface.v(904) " "Verilog HDL Always Construct warning at Interface.v(904): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 904 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449020589624 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Interface.v(906) " "Inferred latch for \"out\[0\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589624 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Interface.v(906) " "Inferred latch for \"out\[1\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589624 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Interface.v(906) " "Inferred latch for \"out\[2\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589624 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Interface.v(906) " "Inferred latch for \"out\[3\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589625 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Interface.v(906) " "Inferred latch for \"out\[4\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589625 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Interface.v(906) " "Inferred latch for \"out\[5\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589625 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Interface.v(906) " "Inferred latch for \"out\[6\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589625 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Interface.v(906) " "Inferred latch for \"out\[7\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589625 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlPath controlPath:CP " "Elaborating entity \"controlPath\" for hierarchy \"controlPath:CP\"" {  } { { "Interface.v" "CP" { Text "W:/ECE241project/Interface/Interface.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Interface.v(182) " "Verilog HDL assignment warning at Interface.v(182): truncated value with size 32 to match size of target (2)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449020589650 "|Interface|controlPath:CP"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX0 Interface.v(206) " "Verilog HDL Port Connection error at Interface.v(206): output or inout port \"HEX0\" must be connected to a structural net expression" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 206 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1449020589666 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controlPath:CP " "Can't elaborate user hierarchy \"controlPath:CP\"" {  } { { "Interface.v" "CP" { Text "W:/ECE241project/Interface/Interface.v" 93 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020589666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241project/Interface/output_files/Interface.map.smsg " "Generated suppressed messages file W:/ECE241project/Interface/output_files/Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449020589769 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449020589916 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 01 20:43:09 2015 " "Processing ended: Tue Dec 01 20:43:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449020589916 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449020589916 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449020589916 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449020589916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449020577349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449020577350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 20:42:56 2015 " "Processing started: Tue Dec 01 20:42:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449020577350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449020577350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Interface -c Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449020577350 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BG1.qip " "Tcl Script File BG1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BG1.qip " "set_global_assignment -name QIP_FILE BG1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449020577493 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449020577493 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Robot20x30.qip " "Tcl Script File Robot20x30.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Robot20x30.qip " "set_global_assignment -name QIP_FILE Robot20x30.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449020577493 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449020577493 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BG.qip " "Tcl Script File BG.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BG.qip " "set_global_assignment -name QIP_FILE BG.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1449020577493 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1449020577493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449020578748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "W:/ECE241project/Interface/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mouse " "Found entity 1: Mouse" {  } { { "Mouse.v" "" { Text "W:/ECE241project/Interface/Mouse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "W:/ECE241project/Interface/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "W:/ECE241project/Interface/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Interface.v(179) " "Verilog HDL Declaration information at Interface.v(179): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 179 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449020587829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Interface.v(179) " "Verilog HDL Declaration information at Interface.v(179): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 179 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449020587830 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(736) " "Verilog HDL information at Interface.v(736): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 736 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449020587830 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(753) " "Verilog HDL information at Interface.v(753): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 753 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449020587830 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(782) " "Verilog HDL information at Interface.v(782): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 782 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449020587831 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(801) " "Verilog HDL information at Interface.v(801): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 801 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449020587831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1331) " "Verilog HDL Declaration information at Interface.v(1331): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1331 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449020587832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1353) " "Verilog HDL Declaration information at Interface.v(1353): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1353 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449020587832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK Interface.v(1377) " "Verilog HDL Declaration information at Interface.v(1377): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1377 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449020587832 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Interface.v(1402) " "Verilog HDL information at Interface.v(1402): always construct contains both blocking and non-blocking assignments" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1402 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449020587832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 30 30 " "Found 30 design units, including 30 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "5 Interface " "Found entity 5: Interface" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "6 dataPath " "Found entity 6: dataPath" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "7 controlPath " "Found entity 7: controlPath" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "8 collisionDetector " "Found entity 8: collisionDetector" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "9 LSmove " "Found entity 9: LSmove" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "10 NextPosition1 " "Found entity 10: NextPosition1" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "11 nextPosition " "Found entity 11: nextPosition" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "12 position " "Found entity 12: position" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "13 oneMinClock " "Found entity 13: oneMinClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 731 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "14 twoSecClock " "Found entity 14: twoSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "15 scoreCounter " "Found entity 15: scoreCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 765 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "16 sixtyHzClock " "Found entity 16: sixtyHzClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "17 oneSecClock " "Found entity 17: oneSecClock" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "18 objCounter " "Found entity 18: objCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "19 lightSaberCounter " "Found entity 19: lightSaberCounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 840 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "20 BGcounter " "Found entity 20: BGcounter" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 866 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "21 RegisterX " "Found entity 21: RegisterX" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "22 RegisterY " "Found entity 22: RegisterY" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "23 NextPosition2 " "Found entity 23: NextPosition2" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "24 NextPosition3 " "Found entity 24: NextPosition3" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1037 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "25 NextPosition3x2 " "Found entity 25: NextPosition3x2" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "26 randomNumberGenerator " "Found entity 26: randomNumberGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "27 Galois8bitRandomGenerator " "Found entity 27: Galois8bitRandomGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "28 Fibonacci8bitRandomGenerator " "Found entity 28: Fibonacci8bitRandomGenerator" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "29 ClockDivider1Hz " "Found entity 29: ClockDivider1Hz" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""} { "Info" "ISGN_ENTITY_NAME" "30 hex " "Found entity 30: hex" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot24x30.v 1 1 " "Found 1 design units, including 1 entities, in source file robot24x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 Robot24x30 " "Found entity 1: Robot24x30" {  } { { "Robot24x30.v" "" { Text "W:/ECE241project/Interface/Robot24x30.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bgbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file bgbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 BGbuffer " "Found entity 1: BGbuffer" {  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bg_new.v 1 1 " "Found 1 design units, including 1 entities, in source file bg_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 BG_New " "Found entity 1: BG_New" {  } { { "BG_New.v" "" { Text "W:/ECE241project/Interface/BG_New.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightsaber.v 1 1 " "Found 1 design units, including 1 entities, in source file lightsaber.v" { { "Info" "ISGN_ENTITY_NAME" "1 lightSaber " "Found entity 1: lightSaber" {  } { { "lightSaber.v" "" { Text "W:/ECE241project/Interface/lightSaber.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jet.v 1 1 " "Found 1 design units, including 1 entities, in source file jet.v" { { "Info" "ISGN_ENTITY_NAME" "1 jet " "Found entity 1: jet" {  } { { "jet.v" "" { Text "W:/ECE241project/Interface/jet.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lord.v 1 1 " "Found 1 design units, including 1 entities, in source file lord.v" { { "Info" "ISGN_ENTITY_NAME" "1 lord " "Found entity 1: lord" {  } { { "lord.v" "" { Text "W:/ECE241project/Interface/lord.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020587857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020587857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "randowX Interface.v(922) " "Verilog HDL Implicit Net warning at Interface.v(922): created implicit net for \"randowX\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 922 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020587857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "randowX Interface.v(1045) " "Verilog HDL Implicit Net warning at Interface.v(1045): created implicit net for \"randowX\"" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 1045 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020587858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface " "Elaborating entity \"Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449020588685 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn Interface.v(47) " "Verilog HDL or VHDL warning at Interface.v(47): object \"resetn\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449020588685 "|Interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] Interface.v(31) " "Output port \"LEDR\[9..4\]\" at Interface.v(31) has no driver" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1449020588687 "|Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "Interface.v" "VGA" { Text "W:/ECE241project/Interface/Interface.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020588965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020588994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020589071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE BG_New.mif " "Parameter \"INIT_FILE\" = \"BG_New.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589073 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449020589073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bm1 " "Found entity 1: altsyncram_1bm1" {  } { { "db/altsyncram_1bm1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated " "Elaborating entity \"altsyncram_1bm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "W:/ECE241project/Interface/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_1bm1.tdf" "decode2" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "W:/ECE241project/Interface/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_1bm1.tdf" "rden_decode_b" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "W:/ECE241project/Interface/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_1bm1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_1bm1.tdf" "mux3" { Text "W:/ECE241project/Interface/db/altsyncram_1bm1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020589375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589376 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/ECE241project/Interface/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449020589376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241project/Interface/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/ECE241project/Interface/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataPath dataPath:DP " "Elaborating entity \"dataPath\" for hierarchy \"dataPath:DP\"" {  } { { "Interface.v" "DP" { Text "W:/ECE241project/Interface/Interface.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coor_x Interface.v(112) " "Verilog HDL or VHDL warning at Interface.v(112): object \"coor_x\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449020589471 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coor_y Interface.v(113) " "Verilog HDL or VHDL warning at Interface.v(113): object \"coor_y\" assigned a value but never read" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449020589471 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_out Interface.v(122) " "Verilog HDL Always Construct warning at Interface.v(122): inferring latch(es) for variable \"x_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449020589472 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_out Interface.v(122) " "Verilog HDL Always Construct warning at Interface.v(122): inferring latch(es) for variable \"y_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449020589472 "|Interface|dataPath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_out Interface.v(122) " "Verilog HDL Always Construct warning at Interface.v(122): inferring latch(es) for variable \"color_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449020589472 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[0\] Interface.v(129) " "Inferred latch for \"color_out\[0\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589474 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[1\] Interface.v(129) " "Inferred latch for \"color_out\[1\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589474 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_out\[2\] Interface.v(129) " "Inferred latch for \"color_out\[2\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589474 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] Interface.v(129) " "Inferred latch for \"y_out\[0\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589474 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] Interface.v(129) " "Inferred latch for \"y_out\[1\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589474 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] Interface.v(129) " "Inferred latch for \"y_out\[2\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] Interface.v(129) " "Inferred latch for \"y_out\[3\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] Interface.v(129) " "Inferred latch for \"y_out\[4\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] Interface.v(129) " "Inferred latch for \"y_out\[5\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] Interface.v(129) " "Inferred latch for \"y_out\[6\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] Interface.v(129) " "Inferred latch for \"y_out\[7\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] Interface.v(129) " "Inferred latch for \"x_out\[0\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] Interface.v(129) " "Inferred latch for \"x_out\[1\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] Interface.v(129) " "Inferred latch for \"x_out\[2\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589475 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] Interface.v(129) " "Inferred latch for \"x_out\[3\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] Interface.v(129) " "Inferred latch for \"x_out\[4\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] Interface.v(129) " "Inferred latch for \"x_out\[5\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] Interface.v(129) " "Inferred latch for \"x_out\[6\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] Interface.v(129) " "Inferred latch for \"x_out\[7\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[8\] Interface.v(129) " "Inferred latch for \"x_out\[8\]\" at Interface.v(129)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589476 "|Interface|dataPath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BGbuffer dataPath:DP\|BGbuffer:bgb " "Elaborating entity \"BGbuffer\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\"" {  } { { "Interface.v" "bgb" { Text "W:/ECE241project/Interface/Interface.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\"" {  } { { "BGbuffer.v" "altsyncram_component" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\"" {  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020589532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589534 ""}  } { { "BGbuffer.v" "" { Text "W:/ECE241project/Interface/BGbuffer.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449020589534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agm1 " "Found entity 1: altsyncram_agm1" {  } { { "db/altsyncram_agm1.tdf" "" { Text "W:/ECE241project/Interface/db/altsyncram_agm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449020589590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449020589590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agm1 dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\|altsyncram_agm1:auto_generated " "Elaborating entity \"altsyncram_agm1\" for hierarchy \"dataPath:DP\|BGbuffer:bgb\|altsyncram:altsyncram_component\|altsyncram_agm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX dataPath:DP\|RegisterX:X " "Elaborating entity \"RegisterX\" for hierarchy \"dataPath:DP\|RegisterX:X\"" {  } { { "Interface.v" "X" { Text "W:/ECE241project/Interface/Interface.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589598 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Interface.v(891) " "Verilog HDL Always Construct warning at Interface.v(891): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 891 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449020589598 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Interface.v(893) " "Inferred latch for \"out\[0\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Interface.v(893) " "Inferred latch for \"out\[1\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Interface.v(893) " "Inferred latch for \"out\[2\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Interface.v(893) " "Inferred latch for \"out\[3\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Interface.v(893) " "Inferred latch for \"out\[4\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Interface.v(893) " "Inferred latch for \"out\[5\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Interface.v(893) " "Inferred latch for \"out\[6\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589599 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Interface.v(893) " "Inferred latch for \"out\[7\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589600 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Interface.v(893) " "Inferred latch for \"out\[8\]\" at Interface.v(893)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 893 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589600 "|Interface|dataPath:DP|RegisterX:X"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterY dataPath:DP\|RegisterY:Y " "Elaborating entity \"RegisterY\" for hierarchy \"dataPath:DP\|RegisterY:Y\"" {  } { { "Interface.v" "Y" { Text "W:/ECE241project/Interface/Interface.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589624 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Interface.v(904) " "Verilog HDL Always Construct warning at Interface.v(904): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 904 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449020589624 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Interface.v(906) " "Inferred latch for \"out\[0\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589624 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Interface.v(906) " "Inferred latch for \"out\[1\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589624 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Interface.v(906) " "Inferred latch for \"out\[2\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589624 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Interface.v(906) " "Inferred latch for \"out\[3\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589625 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Interface.v(906) " "Inferred latch for \"out\[4\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589625 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Interface.v(906) " "Inferred latch for \"out\[5\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589625 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Interface.v(906) " "Inferred latch for \"out\[6\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589625 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Interface.v(906) " "Inferred latch for \"out\[7\]\" at Interface.v(906)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 906 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449020589625 "|Interface|dataPath:DP|RegisterY:Y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlPath controlPath:CP " "Elaborating entity \"controlPath\" for hierarchy \"controlPath:CP\"" {  } { { "Interface.v" "CP" { Text "W:/ECE241project/Interface/Interface.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449020589649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Interface.v(182) " "Verilog HDL assignment warning at Interface.v(182): truncated value with size 32 to match size of target (2)" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449020589650 "|Interface|controlPath:CP"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "HEX0 Interface.v(206) " "Verilog HDL Port Connection error at Interface.v(206): output or inout port \"HEX0\" must be connected to a structural net expression" {  } { { "Interface.v" "" { Text "W:/ECE241project/Interface/Interface.v" 206 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1449020589666 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controlPath:CP " "Can't elaborate user hierarchy \"controlPath:CP\"" {  } { { "Interface.v" "CP" { Text "W:/ECE241project/Interface/Interface.v" 93 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449020589666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241project/Interface/output_files/Interface.map.smsg " "Generated suppressed messages file W:/ECE241project/Interface/output_files/Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449020589769 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449020589916 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 01 20:43:09 2015 " "Processing ended: Tue Dec 01 20:43:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449020589916 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449020589916 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449020589916 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449020589916 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 15 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449020590675 ""}
