{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 11:50:04 2024 " "Info: Processing started: Mon Apr 29 11:50:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tt -c tt " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tt -c tt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:frequency_rtl_0\|dffs\[11\] " "Info: Detected ripple clock \"lpm_counter:frequency_rtl_0\|dffs\[11\]\" as buffer" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:frequency_rtl_0\|dffs\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register way\[0\]~reg0 register way\[1\]~reg0 99.01 MHz 10.1 ns Internal " "Info: Clock \"clk\" has Internal fmax of 99.01 MHz between source register \"way\[0\]~reg0\" and destination register \"way\[1\]~reg0\" (period= 10.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns + Longest register register " "Info: + Longest register to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns way\[0\]~reg0 1 REG LC14 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC14; Fanout = 10; REG Node = 'way\[0\]~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { way[0]~reg0 } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(3.200 ns) 5.600 ns way\[1\]~reg0 2 REG LC11 8 " "Info: 2: + IC(2.400 ns) + CELL(3.200 ns) = 5.600 ns; Loc. = LC11; Fanout = 8; REG Node = 'way\[1\]~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { way[0]~reg0 way[1]~reg0 } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 57.14 % ) " "Info: Total cell delay = 3.200 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 42.86 % ) " "Info: Total interconnect delay = 2.400 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { way[0]~reg0 way[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { way[0]~reg0 {} way[1]~reg0 {} } { 0.000ns 2.400ns } { 0.000ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns clk 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:frequency_rtl_0\|dffs\[11\] 2 REG LC18 11 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC18; Fanout = 11; REG Node = 'lpm_counter:frequency_rtl_0\|dffs\[11\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns way\[1\]~reg0 3 REG LC11 8 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC11; Fanout = 8; REG Node = 'way\[1\]~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter:frequency_rtl_0|dffs[11] way[1]~reg0 } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] way[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} lpm_counter:frequency_rtl_0|dffs[11] {} way[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.100 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns clk 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:frequency_rtl_0\|dffs\[11\] 2 REG LC18 11 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC18; Fanout = 11; REG Node = 'lpm_counter:frequency_rtl_0\|dffs\[11\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns way\[0\]~reg0 3 REG LC14 10 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC14; Fanout = 10; REG Node = 'way\[0\]~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter:frequency_rtl_0|dffs[11] way[0]~reg0 } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] way[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} lpm_counter:frequency_rtl_0|dffs[11] {} way[0]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] way[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} lpm_counter:frequency_rtl_0|dffs[11] {} way[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] way[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} lpm_counter:frequency_rtl_0|dffs[11] {} way[0]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { way[0]~reg0 way[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { way[0]~reg0 {} way[1]~reg0 {} } { 0.000ns 2.400ns } { 0.000ns 3.200ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] way[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} lpm_counter:frequency_rtl_0|dffs[11] {} way[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] way[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} lpm_counter:frequency_rtl_0|dffs[11] {} way[0]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[4\] seg\[3\]~reg0 20.300 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[4\]\" through register \"seg\[3\]~reg0\" is 20.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns clk 1 CLK PIN_43 12 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 12; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:frequency_rtl_0\|dffs\[11\] 2 REG LC18 11 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC18; Fanout = 11; REG Node = 'lpm_counter:frequency_rtl_0\|dffs\[11\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns seg\[3\]~reg0 3 REG LC40 2 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC40; Fanout = 2; REG Node = 'seg\[3\]~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter:frequency_rtl_0|dffs[11] seg[3]~reg0 } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] seg[3]~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} lpm_counter:frequency_rtl_0|dffs[11] {} seg[3]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.600 ns + Longest register pin " "Info: + Longest register to pin delay is 8.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg\[3\]~reg0 1 REG LC40 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC40; Fanout = 2; REG Node = 'seg\[3\]~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[3]~reg0 } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 6.800 ns seg\[3\]~12 2 COMB LC37 1 " "Info: 2: + IC(2.300 ns) + CELL(4.500 ns) = 6.800 ns; Loc. = LC37; Fanout = 1; COMB Node = 'seg\[3\]~12'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { seg[3]~reg0 seg[3]~12 } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 8.600 ns seg\[4\] 3 PIN PIN_27 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 8.600 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'seg\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { seg[3]~12 seg[4] } "NODE_NAME" } } { "tt.v" "" { Text "C:/Users/Gary/Desktop/Vue/Verilog_LevelB_technician_DigitalElectronics_No.2/tt.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 73.26 % ) " "Info: Total cell delay = 6.300 ns ( 73.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 26.74 % ) " "Info: Total interconnect delay = 2.300 ns ( 26.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { seg[3]~reg0 seg[3]~12 seg[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.600 ns" { seg[3]~reg0 {} seg[3]~12 {} seg[4] {} } { 0.000ns 2.300ns 0.000ns } { 0.000ns 4.500ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk lpm_counter:frequency_rtl_0|dffs[11] seg[3]~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} lpm_counter:frequency_rtl_0|dffs[11] {} seg[3]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { seg[3]~reg0 seg[3]~12 seg[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.600 ns" { seg[3]~reg0 {} seg[3]~12 {} seg[4] {} } { 0.000ns 2.300ns 0.000ns } { 0.000ns 4.500ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 11:50:04 2024 " "Info: Processing ended: Mon Apr 29 11:50:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
