From 9baa574af461d4a48c087a9e09cc71fc9876c3ca Mon Sep 17 00:00:00 2001
From: Heinz Wrobel <Heinz.Wrobel@nxp.com>
Date: Thu, 26 Oct 2017 07:02:43 +0200
Subject: [PATCH] rcw: LS2 PCIe must be negotiation limited to Gen2 for SerDes
 2 41h!

---
 .../FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867ddr.rcw     | 2 ++
 .../FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw   | 2 ++
 .../FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw   | 2 ++
 .../FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw   | 2 ++
 .../FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw   | 2 ++
 .../rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw                 | 2 ++
 .../rcw_ffffpphh_0x2a_0x41_SDHC_1800_700_1867_1600.rcw                 | 2 ++
 .../FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw   | 2 ++
 .../FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw   | 2 ++
 .../FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw   | 2 ++
 .../FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw   | 2 ++
 .../rcw_ffffpphh_0x2a_0x41_EPGen2_1800_700_1867_1600.rcw               | 3 ---
 .../rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw                 | 2 ++
 13 files changed, 24 insertions(+), 3 deletions(-)

diff --git a/ls2080abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867ddr.rcw b/ls2080abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867ddr.rcw
index a44cb01..8e343b0 100644
--- a/ls2080abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867ddr.rcw
+++ b/ls2080abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867ddr.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=3
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 
 /* PBI LENGTH will be filled automagically if not set manually! */
 /* PBI_LENGTH=0 */
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw
index 2e9076e..4f7ad4c 100644
--- a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=1
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw
index 7f9c007..5fbfe4c 100644
--- a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=1
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw
index 03dd205..3b20f71 100644
--- a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=1
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw
index e398f10..28870ce 100644
--- a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=1
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw
index 5e3d89a..f705635 100644
--- a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=1
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
diff --git a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_SDHC_1800_700_1867_1600.rcw b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_SDHC_1800_700_1867_1600.rcw
index 60471cc..9af037d 100644
--- a/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_SDHC_1800_700_1867_1600.rcw
+++ b/ls2084abbmini/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_SDHC_1800_700_1867_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=3
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
diff --git a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw
index 8bf0742..f769122 100644
--- a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw
+++ b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1600_600_1600_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=3
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
diff --git a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw
index feac9d1..ece1947 100644
--- a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw
+++ b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_500_1867_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=3
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
diff --git a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw
index cb59431..cdf9560 100644
--- a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw
+++ b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=3
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
diff --git a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw
index f45772e..6c69030 100644
--- a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw
+++ b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_2000_800_2133_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=3
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
diff --git a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_EPGen2_1800_700_1867_1600.rcw b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_EPGen2_1800_700_1867_1600.rcw
index ae6dd00..22d9910 100644
--- a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_EPGen2_1800_700_1867_1600.rcw
+++ b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_EPGen2_1800_700_1867_1600.rcw
@@ -14,6 +14,3 @@
 #include <FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw>
 
 HOST_AGT_PEX3=1
-
-/* Limit to Gen2 for cable and external device compatibility */
-SRDS_DIV_PEX_S2=1
diff --git a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw
index 9a5fcdc..8d64199 100644
--- a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw
+++ b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_QSPI_1600_600_1600_1600.rcw
@@ -30,6 +30,8 @@ SPI_PCS_BASE=3
 USB3_CLK_FSEL=0x27
 SRDS_PRTCL_S1=42
 SRDS_PRTCL_S2=65
+/* Limit to Gen2 for SerDes 2 41h compatibility */
+SRDS_DIV_PEX_S2=1
 #include <a010679.rcw>
 
 /* PBI LENGTH will be filled automagically if not set manually! */
-- 
1.7.12.4

