{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685393563693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685393563694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 04:52:41 2023 " "Processing started: Tue May 30 04:52:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685393563694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393563694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393563694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685393563857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685393563857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393568364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393568364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ad7606_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ad7606_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606_top " "Found entity 1: ad7606_top" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393568365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393568365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart/uart_tx.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_tx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393568365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393568365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393568366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393568366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart/uart_rx.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_rx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393568368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393568368 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_busy uart_top.sv(94) " "Verilog HDL Implicit Net warning at uart_top.sv(94): created implicit net for \"send_busy\"" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685393568368 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_top uart_top.sv(22) " "Verilog HDL Parameter Declaration warning at uart_top.sv(22): Parameter Declaration in module \"uart_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1685393568368 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_top uart_top.sv(23) " "Verilog HDL Parameter Declaration warning at uart_top.sv(23): Parameter Declaration in module \"uart_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1685393568368 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_top uart_top.sv(24) " "Verilog HDL Parameter Declaration warning at uart_top.sv(24): Parameter Declaration in module \"uart_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1685393568368 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.sv(14) " "Verilog HDL Parameter Declaration warning at uart_tx.sv(14): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart/uart_tx.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_tx.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1685393568368 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(14) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart/uart_rx.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_rx.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1685393568368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685393568388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7606_top ad7606_top:ad7606_top_m0 " "Elaborating entity \"ad7606_top\" for hierarchy \"ad7606_top:ad7606_top_m0\"" {  } { { "src/top.sv" "ad7606_top_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685393568393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ad7606_top.sv(50) " "Verilog HDL assignment warning at ad7606_top.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568394 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad7606_top.sv(54) " "Verilog HDL assignment warning at ad7606_top.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568394 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad7606_top.sv(71) " "Verilog HDL assignment warning at ad7606_top.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568394 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad7606_top.sv(79) " "Verilog HDL assignment warning at ad7606_top.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568394 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad7606_top.sv(88) " "Verilog HDL assignment warning at ad7606_top.sv(88): truncated value with size 32 to match size of target (4)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568394 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad7606_top.sv(94) " "Verilog HDL assignment warning at ad7606_top.sv(94): truncated value with size 32 to match size of target (4)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568394 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad7606_top.sv(102) " "Verilog HDL assignment warning at ad7606_top.sv(102): truncated value with size 32 to match size of target (4)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568394 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad7606_top.sv(109) " "Verilog HDL assignment warning at ad7606_top.sv(109): truncated value with size 32 to match size of target (4)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568394 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad7606_top.sv(116) " "Verilog HDL assignment warning at ad7606_top.sv(116): truncated value with size 32 to match size of target (4)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568395 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad7606_top.sv(123) " "Verilog HDL assignment warning at ad7606_top.sv(123): truncated value with size 32 to match size of target (4)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568395 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ad7606_top.sv(125) " "Verilog HDL assignment warning at ad7606_top.sv(125): truncated value with size 32 to match size of target (1)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568395 "|top|ad7606_top:ad7606_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ad7606_top.sv(126) " "Verilog HDL assignment warning at ad7606_top.sv(126): truncated value with size 32 to match size of target (4)" {  } { { "src/ad7606_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/ad7606_top.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568395 "|top|ad7606_top:ad7606_top_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_m0 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_m0\"" {  } { { "src/top.sv" "uart_top_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/top.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685393568409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(44) " "Verilog HDL assignment warning at uart_top.sv(44): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568413 "|top|uart_top:uart_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(45) " "Verilog HDL assignment warning at uart_top.sv(45): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568413 "|top|uart_top:uart_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(46) " "Verilog HDL assignment warning at uart_top.sv(46): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568414 "|top|uart_top:uart_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(47) " "Verilog HDL assignment warning at uart_top.sv(47): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568416 "|top|uart_top:uart_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(48) " "Verilog HDL assignment warning at uart_top.sv(48): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568417 "|top|uart_top:uart_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(64) " "Verilog HDL assignment warning at uart_top.sv(64): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568419 "|top|uart_top:uart_top_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_top:uart_top_m0\|uart_tx:uart_tx_m0 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_top:uart_top_m0\|uart_tx:uart_tx_m0\"" {  } { { "src/uart/uart_top.sv" "uart_tx_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685393568440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 uart_tx.sv(43) " "Verilog HDL assignment warning at uart_tx.sv(43): truncated value with size 32 to match size of target (26)" {  } { { "src/uart/uart_tx.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_tx.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568440 "|top|uart_top:uart_top_m0|uart_tx:uart_tx_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(51) " "Verilog HDL assignment warning at uart_tx.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "src/uart/uart_tx.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_tx.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568440 "|top|uart_top:uart_top_m0|uart_tx:uart_tx_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 uart_tx.sv(55) " "Verilog HDL assignment warning at uart_tx.sv(55): truncated value with size 32 to match size of target (26)" {  } { { "src/uart/uart_tx.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_tx.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568440 "|top|uart_top:uart_top_m0|uart_tx:uart_tx_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 uart_tx.sv(66) " "Verilog HDL assignment warning at uart_tx.sv(66): truncated value with size 32 to match size of target (26)" {  } { { "src/uart/uart_tx.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_tx.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685393568441 "|top|uart_top:uart_top_m0|uart_tx:uart_tx_m0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_top:uart_top_m0\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_top:uart_top_m0\|Mod3\"" {  } { { "src/uart/uart_top.sv" "Mod3" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393568858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_top:uart_top_m0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_top:uart_top_m0\|Div2\"" {  } { { "src/uart/uart_top.sv" "Div2" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393568858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_top:uart_top_m0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_top:uart_top_m0\|Mod1\"" {  } { { "src/uart/uart_top.sv" "Mod1" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393568858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_top:uart_top_m0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_top:uart_top_m0\|Div0\"" {  } { { "src/uart/uart_top.sv" "Div0" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393568858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_top:uart_top_m0\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_top:uart_top_m0\|Div3\"" {  } { { "src/uart/uart_top.sv" "Div3" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393568858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_top:uart_top_m0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_top:uart_top_m0\|Mod2\"" {  } { { "src/uart/uart_top.sv" "Mod2" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393568858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_top:uart_top_m0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_top:uart_top_m0\|Div1\"" {  } { { "src/uart/uart_top.sv" "Div1" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393568858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_top:uart_top_m0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_top:uart_top_m0\|Mod0\"" {  } { { "src/uart/uart_top.sv" "Mod0" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393568858 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685393568858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top_m0\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"uart_top:uart_top_m0\|lpm_divide:Mod3\"" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685393568879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top_m0\|lpm_divide:Mod3 " "Instantiated megafunction \"uart_top:uart_top_m0\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393568879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393568879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393568879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393568879 ""}  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685393568879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393568900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393568900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393568906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393568906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393568916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393568916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393568948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393568948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393568973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393568973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top_m0\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"uart_top:uart_top_m0\|lpm_divide:Div2\"" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685393568981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top_m0\|lpm_divide:Div2 " "Instantiated megafunction \"uart_top:uart_top_m0\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393568981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393568981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393568981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393568981 ""}  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685393568981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393569003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393569003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393569009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393569009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393569019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393569019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top_m0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"uart_top:uart_top_m0\|lpm_divide:Div0\"" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685393569041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top_m0\|lpm_divide:Div0 " "Instantiated megafunction \"uart_top:uart_top_m0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569041 ""}  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685393569041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/lpm_divide_jkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393569063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393569063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393569071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393569071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_aaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393569083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393569083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top_m0\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"uart_top:uart_top_m0\|lpm_divide:Div3\"" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685393569106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top_m0\|lpm_divide:Div3 " "Instantiated megafunction \"uart_top:uart_top_m0\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569106 ""}  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685393569106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393569128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393569128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top_m0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"uart_top:uart_top_m0\|lpm_divide:Div1\"" {  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685393569139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top_m0\|lpm_divide:Div1 " "Instantiated megafunction \"uart_top:uart_top_m0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685393569139 ""}  } { { "src/uart/uart_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/uart/uart_top.sv" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685393569139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393569161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393569161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393569167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393569167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685393569179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393569179 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad7606_range GND " "Pin \"ad7606_range\" is stuck at GND" {  } { { "src/top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685393569608 "|top|ad7606_range"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad7606_os\[0\] GND " "Pin \"ad7606_os\[0\]\" is stuck at GND" {  } { { "src/top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685393569608 "|top|ad7606_os[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad7606_os\[1\] GND " "Pin \"ad7606_os\[1\]\" is stuck at GND" {  } { { "src/top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685393569608 "|top|ad7606_os[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad7606_os\[2\] GND " "Pin \"ad7606_os\[2\]\" is stuck at GND" {  } { { "src/top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/src/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685393569608 "|top|ad7606_os[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685393569608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685393569664 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685393570336 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"uart_top:uart_top_m0\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/FPGA_work/Cyclone/Code_Others/uart_ad7606/db/alt_u_div_87f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685393570340 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1685393570340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685393570450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685393570450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1686 " "Implemented 1686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685393570505 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685393570505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1649 " "Implemented 1649 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685393570505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685393570505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685393570515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 04:52:50 2023 " "Processing ended: Tue May 30 04:52:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685393570515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685393570515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685393570515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685393570515 ""}
