C:/Users/Alex/Desktop/CompArch_/UART/testbench.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_ShiftRegister.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_ShiftRegister.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Xmit_ShiftRegister

Top level modules:
	Xmit_ShiftRegister

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_BaudCounterStartBitDetector.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_BaudCounterStartBitDetector.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Rcv_BaudCounterStartBitDetector

Top level modules:
	Rcv_BaudCounterStartBitDetector

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/UART_BaudGen.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/UART_BaudGen.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_BaudGen

Top level modules:
	UART_BaudGen

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/UART.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/UART.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART

Top level modules:
	UART

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_BufferRegister.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_BufferRegister.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Xmit_BufferRegister

Top level modules:
	Xmit_BufferRegister

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ParityCheck.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ParityCheck.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Rcv_ParityCheck

Top level modules:
	Rcv_ParityCheck

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/register_n_tri.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/register_n_tri.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_n_tri

Top level modules:
	register_n_tri

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/mux2.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/mux2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2

Top level modules:
	mux2

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/UART_Xmit.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/UART_Xmit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_Xmit

Top level modules:
	UART_Xmit

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_Controller.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_Controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Xmit_Controller

Top level modules:
	Xmit_Controller

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ShiftRegister.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ShiftRegister.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Rcv_ShiftRegister

Top level modules:
	Rcv_ShiftRegister

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/mux3.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/mux3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux3

Top level modules:
	mux3

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_mux3.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_mux3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Xmit_mux3

Top level modules:
	Xmit_mux3

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_Controller.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_Controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Rcv_Controller

Top level modules:
	Rcv_Controller

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_Rcv

Top level modules:
	UART_Rcv

} {} {}} C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_ParityGenerator.v {1 {vlog -work work -stats=none C:/Users/Alex/Desktop/CompArch_/UART/Transmitter/Xmit_ParityGenerator.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Xmit_ParityGenerator

Top level modules:
	Xmit_ParityGenerator

} {} {}}
