# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Homework_1/Homework_1_Vivado/Homework_1_Vivado.srcs/sources_1/new/Verilog_Quiz_VHDL.vhd" \

# Do not sort compile order
nosort
