
Lab1_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bab0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  0800bc40  0800bc40  0001bc40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c18c  0800c18c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c18c  0800c18c  0001c18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c194  0800c194  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c194  0800c194  0001c194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c198  0800c198  0001c198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800c19c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000560  200001f4  0800c390  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000754  0800c390  00020754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013ea3  00000000  00000000  00020267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d2c  00000000  00000000  0003410a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001200  00000000  00000000  00036e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000deb  00000000  00000000  00038038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029185  00000000  00000000  00038e23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018c83  00000000  00000000  00061fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f052f  00000000  00000000  0007ac2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005c0c  00000000  00000000  0016b15c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00170d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bc28 	.word	0x0800bc28

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800bc28 	.word	0x0800bc28

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Interrrupt Handler for Blue Button
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000f54:	d102      	bne.n	8000f5c <HAL_GPIO_EXTI_Callback+0x18>
		unmount = 1;
 8000f56:	4b04      	ldr	r3, [pc, #16]	; (8000f68 <HAL_GPIO_EXTI_Callback+0x24>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	701a      	strb	r2, [r3, #0]
	}
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	200003b4 	.word	0x200003b4

08000f6c <myprintf>:

void myprintf(const char *fmt, ...) {
 8000f6c:	b40f      	push	{r0, r1, r2, r3}
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
	static char buffer[512];
	va_list args;
	va_start(args, fmt);
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	603b      	str	r3, [r7, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f82:	480b      	ldr	r0, [pc, #44]	; (8000fb0 <myprintf+0x44>)
 8000f84:	f008 fd4a 	bl	8009a1c <vsniprintf>
	va_end(args);
	int len = strlen(buffer);
 8000f88:	4809      	ldr	r0, [pc, #36]	; (8000fb0 <myprintf+0x44>)
 8000f8a:	f7ff f971 	bl	8000270 <strlen>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) buffer, len, -1);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	b29a      	uxth	r2, r3
 8000f96:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9a:	4905      	ldr	r1, [pc, #20]	; (8000fb0 <myprintf+0x44>)
 8000f9c:	4805      	ldr	r0, [pc, #20]	; (8000fb4 <myprintf+0x48>)
 8000f9e:	f004 fa91 	bl	80054c4 <HAL_UART_Transmit>
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fac:	b004      	add	sp, #16
 8000fae:	4770      	bx	lr
 8000fb0:	200003b8 	.word	0x200003b8
 8000fb4:	2000032c 	.word	0x2000032c

08000fb8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000fb8:	b5b0      	push	{r4, r5, r7, lr}
 8000fba:	f5ad 6da5 	sub.w	sp, sp, #1320	; 0x528
 8000fbe:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fc0:	f000 fe84 	bl	8001ccc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fc4:	f000 fa4a 	bl	800145c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fc8:	f000 fb86 	bl	80016d8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000fcc:	f000 fb54 	bl	8001678 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8000fd0:	f000 fa96 	bl	8001500 <MX_I2C1_Init>
	MX_SPI2_Init();
 8000fd4:	f000 fad4 	bl	8001580 <MX_SPI2_Init>
	MX_SPI3_Init();
 8000fd8:	f000 fb10 	bl	80015fc <MX_SPI3_Init>
	MX_FATFS_Init();
 8000fdc:	f004 ffca 	bl	8005f74 <MX_FATFS_Init>
	/* USER CODE BEGIN 2 */

	// Tell BH1721 to start measurements
	ret = HAL_I2C_Master_Transmit(&hi2c1, BH1721_ADDR_write, &BH1721_start, 1,
 8000fe0:	4bac      	ldr	r3, [pc, #688]	; (8001294 <main+0x2dc>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	b299      	uxth	r1, r3
 8000fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	2301      	movs	r3, #1
 8000fee:	4aaa      	ldr	r2, [pc, #680]	; (8001298 <main+0x2e0>)
 8000ff0:	48aa      	ldr	r0, [pc, #680]	; (800129c <main+0x2e4>)
 8000ff2:	f001 fa93 	bl	800251c <HAL_I2C_Master_Transmit>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	f887 3512 	strb.w	r3, [r7, #1298]	; 0x512
	HAL_MAX_DELAY);
	if (ret != HAL_OK) {
 8000ffc:	f897 3512 	ldrb.w	r3, [r7, #1298]	; 0x512
 8001000:	2b00      	cmp	r3, #0
 8001002:	d002      	beq.n	800100a <main+0x52>
		myprintf("Error!\n"); // error message in UART
 8001004:	48a6      	ldr	r0, [pc, #664]	; (80012a0 <main+0x2e8>)
 8001006:	f7ff ffb1 	bl	8000f6c <myprintf>
	}

	// Mount SD Card
	fres = f_mount(&FatFs, "", 1); //1=mount now
 800100a:	f507 732b 	add.w	r3, r7, #684	; 0x2ac
 800100e:	2201      	movs	r2, #1
 8001010:	49a4      	ldr	r1, [pc, #656]	; (80012a4 <main+0x2ec>)
 8001012:	4618      	mov	r0, r3
 8001014:	f007 fa3a 	bl	800848c <f_mount>
 8001018:	4603      	mov	r3, r0
 800101a:	f887 3511 	strb.w	r3, [r7, #1297]	; 0x511
	if (fres != FR_OK) {
 800101e:	f897 3511 	ldrb.w	r3, [r7, #1297]	; 0x511
 8001022:	2b00      	cmp	r3, #0
 8001024:	d006      	beq.n	8001034 <main+0x7c>
		myprintf("f_mount error (%i)\r\n", fres);
 8001026:	f897 3511 	ldrb.w	r3, [r7, #1297]	; 0x511
 800102a:	4619      	mov	r1, r3
 800102c:	489e      	ldr	r0, [pc, #632]	; (80012a8 <main+0x2f0>)
 800102e:	f7ff ff9d 	bl	8000f6c <myprintf>
		while (1)
 8001032:	e7fe      	b.n	8001032 <main+0x7a>

	// Check available space on SD Card
	DWORD free_clusters, free_sectors, total_sectors;
	FATFS *getFreeFs;

	fres = f_getfree("", &free_clusters, &getFreeFs);
 8001034:	463a      	mov	r2, r7
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	4619      	mov	r1, r3
 800103a:	489a      	ldr	r0, [pc, #616]	; (80012a4 <main+0x2ec>)
 800103c:	f007 fe47 	bl	8008cce <f_getfree>
 8001040:	4603      	mov	r3, r0
 8001042:	f887 3511 	strb.w	r3, [r7, #1297]	; 0x511
	if (fres != FR_OK) {
 8001046:	f897 3511 	ldrb.w	r3, [r7, #1297]	; 0x511
 800104a:	2b00      	cmp	r3, #0
 800104c:	d006      	beq.n	800105c <main+0xa4>
		myprintf("f_getfree error (%i)\r\n", fres);
 800104e:	f897 3511 	ldrb.w	r3, [r7, #1297]	; 0x511
 8001052:	4619      	mov	r1, r3
 8001054:	4895      	ldr	r0, [pc, #596]	; (80012ac <main+0x2f4>)
 8001056:	f7ff ff89 	bl	8000f6c <myprintf>
		while (1)
 800105a:	e7fe      	b.n	800105a <main+0xa2>
			;
	}
	total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 800105c:	f507 63a4 	add.w	r3, r7, #1312	; 0x520
 8001060:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	695b      	ldr	r3, [r3, #20]
 8001068:	3b02      	subs	r3, #2
 800106a:	f507 62a4 	add.w	r2, r7, #1312	; 0x520
 800106e:	f5a2 62a4 	sub.w	r2, r2, #1312	; 0x520
 8001072:	6812      	ldr	r2, [r2, #0]
 8001074:	8952      	ldrh	r2, [r2, #10]
 8001076:	fb02 f303 	mul.w	r3, r2, r3
 800107a:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
	free_sectors = free_clusters * getFreeFs->csize;
 800107e:	f507 63a4 	add.w	r3, r7, #1312	; 0x520
 8001082:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	895b      	ldrh	r3, [r3, #10]
 800108a:	461a      	mov	r2, r3
 800108c:	f507 63a4 	add.w	r3, r7, #1312	; 0x520
 8001090:	f2a3 531c 	subw	r3, r3, #1308	; 0x51c
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	fb02 f303 	mul.w	r3, r2, r3
 800109a:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508

	myprintf(
 800109e:	f8d7 350c 	ldr.w	r3, [r7, #1292]	; 0x50c
 80010a2:	0859      	lsrs	r1, r3, #1
 80010a4:	f8d7 3508 	ldr.w	r3, [r7, #1288]	; 0x508
 80010a8:	085b      	lsrs	r3, r3, #1
 80010aa:	461a      	mov	r2, r3
 80010ac:	4880      	ldr	r0, [pc, #512]	; (80012b0 <main+0x2f8>)
 80010ae:	f7ff ff5d 	bl	8000f6c <myprintf>
			"SD card stats:\r\n%ld kB total drive space.\r\n%ld kB available.\r\n",
			total_sectors / 2, free_sectors / 2);
#ifdef BINARY_WRITE
	// Write File Header
	fres = f_open(&fil, "data.bin", FA_CREATE_ALWAYS | FA_WRITE); // new file is created
 80010b2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010b6:	220a      	movs	r2, #10
 80010b8:	497e      	ldr	r1, [pc, #504]	; (80012b4 <main+0x2fc>)
 80010ba:	4618      	mov	r0, r3
 80010bc:	f007 fa2c 	bl	8008518 <f_open>
 80010c0:	4603      	mov	r3, r0
 80010c2:	f887 3511 	strb.w	r3, [r7, #1297]	; 0x511
	f_close(&fil); // close file
 80010c6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010ca:	4618      	mov	r0, r3
 80010cc:	f007 fdd5 	bl	8008c7a <f_close>
	str_buf_len = sprintf(str_buf, "Time; Temperature; Luminosity\r\n"); // generate string to write
	fres = f_write(&fil, str_buf, str_buf_len, &bytesWrote); //write
	f_close(&fil); // close file
#endif
	// LED on
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); //PA5 is Green LED
 80010d0:	2201      	movs	r2, #1
 80010d2:	2120      	movs	r1, #32
 80010d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d8:	f001 f954 	bl	8002384 <HAL_GPIO_WritePin>
	led_tick = HAL_GetTick();
 80010dc:	f000 fe66 	bl	8001dac <HAL_GetTick>
 80010e0:	f8c7 0514 	str.w	r0, [r7, #1300]	; 0x514
	led_state = ~0;
 80010e4:	23ff      	movs	r3, #255	; 0xff
 80010e6:	f887 3513 	strb.w	r3, [r7, #1299]	; 0x513

	// Set SPI3 CS Low
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2110      	movs	r1, #16
 80010ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f2:	f001 f947 	bl	8002384 <HAL_GPIO_WritePin>

	// Configure BH1721 to do low resolution continuously
	ret = HAL_I2C_Master_Transmit(&hi2c1, BH1721_ADDR_write, &BH1721_LRC, 1,
 80010f6:	4b67      	ldr	r3, [pc, #412]	; (8001294 <main+0x2dc>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	b299      	uxth	r1, r3
 80010fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2301      	movs	r3, #1
 8001104:	4a6c      	ldr	r2, [pc, #432]	; (80012b8 <main+0x300>)
 8001106:	4865      	ldr	r0, [pc, #404]	; (800129c <main+0x2e4>)
 8001108:	f001 fa08 	bl	800251c <HAL_I2C_Master_Transmit>
 800110c:	4603      	mov	r3, r0
 800110e:	f887 3512 	strb.w	r3, [r7, #1298]	; 0x512
	HAL_MAX_DELAY);
	if (ret != HAL_OK) {
 8001112:	f897 3512 	ldrb.w	r3, [r7, #1298]	; 0x512
 8001116:	2b00      	cmp	r3, #0
 8001118:	d002      	beq.n	8001120 <main+0x168>
		myprintf("Error!\n"); // error message in UART
 800111a:	4861      	ldr	r0, [pc, #388]	; (80012a0 <main+0x2e8>)
 800111c:	f7ff ff26 	bl	8000f6c <myprintf>
	}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); // SPI3 CS on
 8001120:	2201      	movs	r2, #1
 8001122:	2110      	movs	r1, #16
 8001124:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001128:	f001 f92c 	bl	8002384 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t*) &TC72_WR, 1, HAL_MAX_DELAY);
 800112c:	f04f 33ff 	mov.w	r3, #4294967295
 8001130:	2201      	movs	r2, #1
 8001132:	4962      	ldr	r1, [pc, #392]	; (80012bc <main+0x304>)
 8001134:	4862      	ldr	r0, [pc, #392]	; (80012c0 <main+0x308>)
 8001136:	f003 faec 	bl	8004712 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, (uint8_t*) &TC72_OP, 1, HAL_MAX_DELAY);
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
 800113e:	2201      	movs	r2, #1
 8001140:	4960      	ldr	r1, [pc, #384]	; (80012c4 <main+0x30c>)
 8001142:	485f      	ldr	r0, [pc, #380]	; (80012c0 <main+0x308>)
 8001144:	f003 fae5 	bl	8004712 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // SPI3 CS off
 8001148:	2200      	movs	r2, #0
 800114a:	2110      	movs	r1, #16
 800114c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001150:	f001 f918 	bl	8002384 <HAL_GPIO_WritePin>

	init_tick = HAL_GetTick();
 8001154:	f000 fe2a 	bl	8001dac <HAL_GetTick>
 8001158:	f8c7 0504 	str.w	r0, [r7, #1284]	; 0x504
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		// Read 2 bytes from BH1721 into a buffer
		ret = HAL_I2C_Master_Receive(&hi2c1, BH1721_ADDR_read, buf, 2,
 800115c:	4b5a      	ldr	r3, [pc, #360]	; (80012c8 <main+0x310>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	b299      	uxth	r1, r3
 8001162:	f207 42e4 	addw	r2, r7, #1252	; 0x4e4
 8001166:	f04f 33ff 	mov.w	r3, #4294967295
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	2302      	movs	r3, #2
 800116e:	484b      	ldr	r0, [pc, #300]	; (800129c <main+0x2e4>)
 8001170:	f001 faec 	bl	800274c <HAL_I2C_Master_Receive>
 8001174:	4603      	mov	r3, r0
 8001176:	f887 3512 	strb.w	r3, [r7, #1298]	; 0x512
		HAL_MAX_DELAY);
		if (ret != HAL_OK) {
 800117a:	f897 3512 	ldrb.w	r3, [r7, #1298]	; 0x512
 800117e:	2b00      	cmp	r3, #0
 8001180:	d002      	beq.n	8001188 <main+0x1d0>
			myprintf("Error!\n"); // error message in UART
 8001182:	4847      	ldr	r0, [pc, #284]	; (80012a0 <main+0x2e8>)
 8001184:	f7ff fef2 	bl	8000f6c <myprintf>
		}

		// Convert into Lux
		light_val = (buf[0] << 8) | buf[1];
 8001188:	f897 34e4 	ldrb.w	r3, [r7, #1252]	; 0x4e4
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	f897 34e5 	ldrb.w	r3, [r7, #1253]	; 0x4e5
 8001194:	b21b      	sxth	r3, r3
 8001196:	4313      	orrs	r3, r2
 8001198:	b21b      	sxth	r3, r3
 800119a:	f8a7 3502 	strh.w	r3, [r7, #1282]	; 0x502
		lux = light_val / 1.2;
 800119e:	f8b7 3502 	ldrh.w	r3, [r7, #1282]	; 0x502
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff f9be 	bl	8000524 <__aeabi_i2d>
 80011a8:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80011ac:	4b47      	ldr	r3, [pc, #284]	; (80012cc <main+0x314>)
 80011ae:	f7ff fb4d 	bl	800084c <__aeabi_ddiv>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	4610      	mov	r0, r2
 80011b8:	4619      	mov	r1, r3
 80011ba:	f7ff fcf5 	bl	8000ba8 <__aeabi_d2f>
 80011be:	4603      	mov	r3, r0
 80011c0:	f207 42fc 	addw	r2, r7, #1276	; 0x4fc
 80011c4:	6013      	str	r3, [r2, #0]

		// Send 0x80 and 0x12 to Temp Sensor
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); // SPI3 CS on
 80011c6:	2201      	movs	r2, #1
 80011c8:	2110      	movs	r1, #16
 80011ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ce:	f001 f8d9 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3, (uint8_t*) &TC72_WR, 1, HAL_MAX_DELAY);
 80011d2:	f04f 33ff 	mov.w	r3, #4294967295
 80011d6:	2201      	movs	r2, #1
 80011d8:	4938      	ldr	r1, [pc, #224]	; (80012bc <main+0x304>)
 80011da:	4839      	ldr	r0, [pc, #228]	; (80012c0 <main+0x308>)
 80011dc:	f003 fa99 	bl	8004712 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi3, (uint8_t*) &TC72_OP, 1, HAL_MAX_DELAY);
 80011e0:	f04f 33ff 	mov.w	r3, #4294967295
 80011e4:	2201      	movs	r2, #1
 80011e6:	4937      	ldr	r1, [pc, #220]	; (80012c4 <main+0x30c>)
 80011e8:	4835      	ldr	r0, [pc, #212]	; (80012c0 <main+0x308>)
 80011ea:	f003 fa92 	bl	8004712 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // SPI3 CS off
 80011ee:	2200      	movs	r2, #0
 80011f0:	2110      	movs	r1, #16
 80011f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011f6:	f001 f8c5 	bl	8002384 <HAL_GPIO_WritePin>

		HAL_Delay(150);
 80011fa:	2096      	movs	r0, #150	; 0x96
 80011fc:	f000 fde2 	bl	8001dc4 <HAL_Delay>

		// Send 0x03 to Temp Sensor and Read 4 Bytes into SPI Buffer
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); // SPI3 CS on
 8001200:	2201      	movs	r2, #1
 8001202:	2110      	movs	r1, #16
 8001204:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001208:	f001 f8bc 	bl	8002384 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3, (uint8_t*) &TC72_RR, 1, HAL_MAX_DELAY);
 800120c:	f04f 33ff 	mov.w	r3, #4294967295
 8001210:	2201      	movs	r2, #1
 8001212:	492f      	ldr	r1, [pc, #188]	; (80012d0 <main+0x318>)
 8001214:	482a      	ldr	r0, [pc, #168]	; (80012c0 <main+0x308>)
 8001216:	f003 fa7c 	bl	8004712 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3, (uint8_t*) spi_buf, 4, HAL_MAX_DELAY);
 800121a:	f207 41dc 	addw	r1, r7, #1244	; 0x4dc
 800121e:	f04f 33ff 	mov.w	r3, #4294967295
 8001222:	2204      	movs	r2, #4
 8001224:	4826      	ldr	r0, [pc, #152]	; (80012c0 <main+0x308>)
 8001226:	f003 fbe9 	bl	80049fc <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // SPI3 CS off
 800122a:	2200      	movs	r2, #0
 800122c:	2110      	movs	r1, #16
 800122e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001232:	f001 f8a7 	bl	8002384 <HAL_GPIO_WritePin>

		// Convert Temp Data into Celsius
		flag = spi_buf[2] >> 6; //right shift by 6 bits
 8001236:	f897 34de 	ldrb.w	r3, [r7, #1246]	; 0x4de
 800123a:	099b      	lsrs	r3, r3, #6
 800123c:	f887 34fb 	strb.w	r3, [r7, #1275]	; 0x4fb

		if (spi_buf[1] >= 128) { //cause 128 means -0
 8001240:	f897 34dd 	ldrb.w	r3, [r7, #1245]	; 0x4dd
 8001244:	b25b      	sxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	da46      	bge.n	80012d8 <main+0x320>
			temp = -((spi_buf[1]) - 128) - (flag * 0.25);
 800124a:	f897 34dd 	ldrb.w	r3, [r7, #1245]	; 0x4dd
 800124e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff f966 	bl	8000524 <__aeabi_i2d>
 8001258:	4604      	mov	r4, r0
 800125a:	460d      	mov	r5, r1
 800125c:	f897 34fb 	ldrb.w	r3, [r7, #1275]	; 0x4fb
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff f95f 	bl	8000524 <__aeabi_i2d>
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	4b1a      	ldr	r3, [pc, #104]	; (80012d4 <main+0x31c>)
 800126c:	f7ff f9c4 	bl	80005f8 <__aeabi_dmul>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	4620      	mov	r0, r4
 8001276:	4629      	mov	r1, r5
 8001278:	f7ff f806 	bl	8000288 <__aeabi_dsub>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fc90 	bl	8000ba8 <__aeabi_d2f>
 8001288:	4603      	mov	r3, r0
 800128a:	f207 521c 	addw	r2, r7, #1308	; 0x51c
 800128e:	6013      	str	r3, [r2, #0]
 8001290:	e043      	b.n	800131a <main+0x362>
 8001292:	bf00      	nop
 8001294:	20000001 	.word	0x20000001
 8001298:	20000002 	.word	0x20000002
 800129c:	20000210 	.word	0x20000210
 80012a0:	0800bc40 	.word	0x0800bc40
 80012a4:	0800bc48 	.word	0x0800bc48
 80012a8:	0800bc4c 	.word	0x0800bc4c
 80012ac:	0800bc64 	.word	0x0800bc64
 80012b0:	0800bc7c 	.word	0x0800bc7c
 80012b4:	0800bcbc 	.word	0x0800bcbc
 80012b8:	20000003 	.word	0x20000003
 80012bc:	20000004 	.word	0x20000004
 80012c0:	200002c8 	.word	0x200002c8
 80012c4:	20000005 	.word	0x20000005
 80012c8:	20000000 	.word	0x20000000
 80012cc:	3ff33333 	.word	0x3ff33333
 80012d0:	20000006 	.word	0x20000006
 80012d4:	3fd00000 	.word	0x3fd00000
		} else {
			temp = spi_buf[1] + (flag * 0.25);
 80012d8:	f897 34dd 	ldrb.w	r3, [r7, #1245]	; 0x4dd
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f921 	bl	8000524 <__aeabi_i2d>
 80012e2:	4604      	mov	r4, r0
 80012e4:	460d      	mov	r5, r1
 80012e6:	f897 34fb 	ldrb.w	r3, [r7, #1275]	; 0x4fb
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff f91a 	bl	8000524 <__aeabi_i2d>
 80012f0:	f04f 0200 	mov.w	r2, #0
 80012f4:	4b52      	ldr	r3, [pc, #328]	; (8001440 <main+0x488>)
 80012f6:	f7ff f97f 	bl	80005f8 <__aeabi_dmul>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4620      	mov	r0, r4
 8001300:	4629      	mov	r1, r5
 8001302:	f7fe ffc3 	bl	800028c <__adddf3>
 8001306:	4602      	mov	r2, r0
 8001308:	460b      	mov	r3, r1
 800130a:	4610      	mov	r0, r2
 800130c:	4619      	mov	r1, r3
 800130e:	f7ff fc4b 	bl	8000ba8 <__aeabi_d2f>
 8001312:	4603      	mov	r3, r0
 8001314:	f207 521c 	addw	r2, r7, #1308	; 0x51c
 8001318:	6013      	str	r3, [r2, #0]
		}

		curr_tick = HAL_GetTick();
 800131a:	f000 fd47 	bl	8001dac <HAL_GetTick>
 800131e:	f8c7 04f4 	str.w	r0, [r7, #1268]	; 0x4f4
		time = (float)(curr_tick - init_tick) / 1000;
 8001322:	f8d7 24f4 	ldr.w	r2, [r7, #1268]	; 0x4f4
 8001326:	f8d7 3504 	ldr.w	r3, [r7, #1284]	; 0x504
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	ee07 3a90 	vmov	s15, r3
 8001330:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001334:	eddf 6a43 	vldr	s13, [pc, #268]	; 8001444 <main+0x48c>
 8001338:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800133c:	f507 639e 	add.w	r3, r7, #1264	; 0x4f0
 8001340:	edc3 7a00 	vstr	s15, [r3]
#endif


		// write data to SD card
#ifdef BINARY_WRITE
		fres = f_open(&fil, "data.bin", FA_WRITE | FA_OPEN_APPEND);
 8001344:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001348:	2232      	movs	r2, #50	; 0x32
 800134a:	493f      	ldr	r1, [pc, #252]	; (8001448 <main+0x490>)
 800134c:	4618      	mov	r0, r3
 800134e:	f007 f8e3 	bl	8008518 <f_open>
 8001352:	4603      	mov	r3, r0
 8001354:	f887 3511 	strb.w	r3, [r7, #1297]	; 0x511
		// 4 Byte 4 Byte 4 Byte
		// <Time><Temp><Luminosity>
		write_buf[0] = time;
 8001358:	f507 63a4 	add.w	r3, r7, #1312	; 0x520
 800135c:	f5a3 63a3 	sub.w	r3, r3, #1304	; 0x518
 8001360:	f507 629e 	add.w	r2, r7, #1264	; 0x4f0
 8001364:	6812      	ldr	r2, [r2, #0]
 8001366:	601a      	str	r2, [r3, #0]
		write_buf[1] = temp;
 8001368:	f507 63a4 	add.w	r3, r7, #1312	; 0x520
 800136c:	f5a3 63a3 	sub.w	r3, r3, #1304	; 0x518
 8001370:	f207 521c 	addw	r2, r7, #1308	; 0x51c
 8001374:	6812      	ldr	r2, [r2, #0]
 8001376:	605a      	str	r2, [r3, #4]
		write_buf[2] = lux;
 8001378:	f507 63a4 	add.w	r3, r7, #1312	; 0x520
 800137c:	f5a3 63a3 	sub.w	r3, r3, #1304	; 0x518
 8001380:	f207 42fc 	addw	r2, r7, #1276	; 0x4fc
 8001384:	6812      	ldr	r2, [r2, #0]
 8001386:	609a      	str	r2, [r3, #8]
		fres = f_write(&fil,write_buf,sizeof(write_buf),&bytesWrote);
 8001388:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800138c:	f107 0108 	add.w	r1, r7, #8
 8001390:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 8001394:	220c      	movs	r2, #12
 8001396:	f007 fa7d 	bl	8008894 <f_write>
 800139a:	4603      	mov	r3, r0
 800139c:	f887 3511 	strb.w	r3, [r7, #1297]	; 0x511
		f_close(&fil); // close file
 80013a0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80013a4:	4618      	mov	r0, r3
 80013a6:	f007 fc68 	bl	8008c7a <f_close>
		str_buf_len = sprintf(str_buf, "%.3f;%.2f;%.2f\r\n", time, temp, lux); // generate string to write
		fres = f_write(&fil, str_buf, str_buf_len, &bytesWrote); //write
		f_close(&fil); // close file
#endif

		delta_tick = HAL_GetTick() - prev_tick;
 80013aa:	f000 fcff 	bl	8001dac <HAL_GetTick>
 80013ae:	4602      	mov	r2, r0
 80013b0:	f8d7 3518 	ldr.w	r3, [r7, #1304]	; 0x518
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	f8c7 34ec 	str.w	r3, [r7, #1260]	; 0x4ec
		prev_tick = HAL_GetTick();
 80013ba:	f000 fcf7 	bl	8001dac <HAL_GetTick>
 80013be:	f8c7 0518 	str.w	r0, [r7, #1304]	; 0x518

		myprintf("Time between measurement: %d\r\n", delta_tick);
 80013c2:	f8d7 14ec 	ldr.w	r1, [r7, #1260]	; 0x4ec
 80013c6:	4821      	ldr	r0, [pc, #132]	; (800144c <main+0x494>)
 80013c8:	f7ff fdd0 	bl	8000f6c <myprintf>
			myprintf("f_write error\r\n");
		}
#endif

		// If blue button is pressed, unmount SD Card
		if (unmount) {
 80013cc:	4b20      	ldr	r3, [pc, #128]	; (8001450 <main+0x498>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d00f      	beq.n	80013f4 <main+0x43c>
			fres = f_mount(NULL, "", 1);
 80013d4:	2201      	movs	r2, #1
 80013d6:	491f      	ldr	r1, [pc, #124]	; (8001454 <main+0x49c>)
 80013d8:	2000      	movs	r0, #0
 80013da:	f007 f857 	bl	800848c <f_mount>
 80013de:	4603      	mov	r3, r0
 80013e0:	f887 3511 	strb.w	r3, [r7, #1297]	; 0x511
			if (fres == FR_OK) {
 80013e4:	f897 3511 	ldrb.w	r3, [r7, #1297]	; 0x511
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d102      	bne.n	80013f2 <main+0x43a>
				myprintf("SD CARD UNMOUNTED successfully...\r\n");
 80013ec:	481a      	ldr	r0, [pc, #104]	; (8001458 <main+0x4a0>)
 80013ee:	f7ff fdbd 	bl	8000f6c <myprintf>
			}
			while (1)
 80013f2:	e7fe      	b.n	80013f2 <main+0x43a>
				; // Halt the programme
		}

		// Turn off LED
		if (HAL_GetTick() - led_tick > 500) {
 80013f4:	f000 fcda 	bl	8001dac <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	f8d7 3514 	ldr.w	r3, [r7, #1300]	; 0x514
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001404:	f67f aeaa 	bls.w	800115c <main+0x1a4>
			if (led_state) {
 8001408:	f897 3513 	ldrb.w	r3, [r7, #1299]	; 0x513
 800140c:	2b00      	cmp	r3, #0
 800140e:	d006      	beq.n	800141e <main+0x466>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	2120      	movs	r1, #32
 8001414:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001418:	f000 ffb4 	bl	8002384 <HAL_GPIO_WritePin>
 800141c:	e005      	b.n	800142a <main+0x472>
			} else {
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800141e:	2201      	movs	r2, #1
 8001420:	2120      	movs	r1, #32
 8001422:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001426:	f000 ffad 	bl	8002384 <HAL_GPIO_WritePin>
			}
			led_state = ~led_state; // Invert LED State
 800142a:	f897 3513 	ldrb.w	r3, [r7, #1299]	; 0x513
 800142e:	43db      	mvns	r3, r3
 8001430:	f887 3513 	strb.w	r3, [r7, #1299]	; 0x513
			led_tick = HAL_GetTick();
 8001434:	f000 fcba 	bl	8001dac <HAL_GetTick>
 8001438:	f8c7 0514 	str.w	r0, [r7, #1300]	; 0x514
		ret = HAL_I2C_Master_Receive(&hi2c1, BH1721_ADDR_read, buf, 2,
 800143c:	e68e      	b.n	800115c <main+0x1a4>
 800143e:	bf00      	nop
 8001440:	3fd00000 	.word	0x3fd00000
 8001444:	447a0000 	.word	0x447a0000
 8001448:	0800bcbc 	.word	0x0800bcbc
 800144c:	0800bcc8 	.word	0x0800bcc8
 8001450:	200003b4 	.word	0x200003b4
 8001454:	0800bc48 	.word	0x0800bc48
 8001458:	0800bce8 	.word	0x0800bce8

0800145c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b096      	sub	sp, #88	; 0x58
 8001460:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001462:	f107 0314 	add.w	r3, r7, #20
 8001466:	2244      	movs	r2, #68	; 0x44
 8001468:	2100      	movs	r1, #0
 800146a:	4618      	mov	r0, r3
 800146c:	f008 fae4 	bl	8009a38 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001470:	463b      	mov	r3, r7
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]
 800147c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 800147e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001482:	f001 fd91 	bl	8002fa8 <HAL_PWREx_ControlVoltageScaling>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 800148c:	f000 f992 	bl	80017b4 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001490:	2302      	movs	r3, #2
 8001492:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001494:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001498:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800149a:	2310      	movs	r3, #16
 800149c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800149e:	2302      	movs	r3, #2
 80014a0:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014a2:	2302      	movs	r3, #2
 80014a4:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80014a6:	2301      	movs	r3, #1
 80014a8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 80014aa:	230a      	movs	r3, #10
 80014ac:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014ae:	2307      	movs	r3, #7
 80014b0:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014b2:	2302      	movs	r3, #2
 80014b4:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014b6:	2302      	movs	r3, #2
 80014b8:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80014ba:	f107 0314 	add.w	r3, r7, #20
 80014be:	4618      	mov	r0, r3
 80014c0:	f001 fdc8 	bl	8003054 <HAL_RCC_OscConfig>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <SystemClock_Config+0x72>
		Error_Handler();
 80014ca:	f000 f973 	bl	80017b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80014ce:	230f      	movs	r3, #15
 80014d0:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014d2:	2303      	movs	r3, #3
 80014d4:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014de:	2300      	movs	r3, #0
 80014e0:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 80014e2:	463b      	mov	r3, r7
 80014e4:	2104      	movs	r1, #4
 80014e6:	4618      	mov	r0, r3
 80014e8:	f002 f990 	bl	800380c <HAL_RCC_ClockConfig>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <SystemClock_Config+0x9a>
		Error_Handler();
 80014f2:	f000 f95f 	bl	80017b4 <Error_Handler>
	}
}
 80014f6:	bf00      	nop
 80014f8:	3758      	adds	r7, #88	; 0x58
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
	...

08001500 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001504:	4b1b      	ldr	r3, [pc, #108]	; (8001574 <MX_I2C1_Init+0x74>)
 8001506:	4a1c      	ldr	r2, [pc, #112]	; (8001578 <MX_I2C1_Init+0x78>)
 8001508:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x10909CEC;
 800150a:	4b1a      	ldr	r3, [pc, #104]	; (8001574 <MX_I2C1_Init+0x74>)
 800150c:	4a1b      	ldr	r2, [pc, #108]	; (800157c <MX_I2C1_Init+0x7c>)
 800150e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001510:	4b18      	ldr	r3, [pc, #96]	; (8001574 <MX_I2C1_Init+0x74>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001516:	4b17      	ldr	r3, [pc, #92]	; (8001574 <MX_I2C1_Init+0x74>)
 8001518:	2201      	movs	r2, #1
 800151a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800151c:	4b15      	ldr	r3, [pc, #84]	; (8001574 <MX_I2C1_Init+0x74>)
 800151e:	2200      	movs	r2, #0
 8001520:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001522:	4b14      	ldr	r3, [pc, #80]	; (8001574 <MX_I2C1_Init+0x74>)
 8001524:	2200      	movs	r2, #0
 8001526:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001528:	4b12      	ldr	r3, [pc, #72]	; (8001574 <MX_I2C1_Init+0x74>)
 800152a:	2200      	movs	r2, #0
 800152c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800152e:	4b11      	ldr	r3, [pc, #68]	; (8001574 <MX_I2C1_Init+0x74>)
 8001530:	2200      	movs	r2, #0
 8001532:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001534:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <MX_I2C1_Init+0x74>)
 8001536:	2200      	movs	r2, #0
 8001538:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800153a:	480e      	ldr	r0, [pc, #56]	; (8001574 <MX_I2C1_Init+0x74>)
 800153c:	f000 ff52 	bl	80023e4 <HAL_I2C_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_I2C1_Init+0x4a>
		Error_Handler();
 8001546:	f000 f935 	bl	80017b4 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 800154a:	2100      	movs	r1, #0
 800154c:	4809      	ldr	r0, [pc, #36]	; (8001574 <MX_I2C1_Init+0x74>)
 800154e:	f001 fc85 	bl	8002e5c <HAL_I2CEx_ConfigAnalogFilter>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8001558:	f000 f92c 	bl	80017b4 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800155c:	2100      	movs	r1, #0
 800155e:	4805      	ldr	r0, [pc, #20]	; (8001574 <MX_I2C1_Init+0x74>)
 8001560:	f001 fcc7 	bl	8002ef2 <HAL_I2CEx_ConfigDigitalFilter>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_I2C1_Init+0x6e>
		Error_Handler();
 800156a:	f000 f923 	bl	80017b4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000210 	.word	0x20000210
 8001578:	40005400 	.word	0x40005400
 800157c:	10909cec 	.word	0x10909cec

08001580 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001584:	4b1b      	ldr	r3, [pc, #108]	; (80015f4 <MX_SPI2_Init+0x74>)
 8001586:	4a1c      	ldr	r2, [pc, #112]	; (80015f8 <MX_SPI2_Init+0x78>)
 8001588:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800158a:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <MX_SPI2_Init+0x74>)
 800158c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001590:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001592:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <MX_SPI2_Init+0x74>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001598:	4b16      	ldr	r3, [pc, #88]	; (80015f4 <MX_SPI2_Init+0x74>)
 800159a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800159e:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015a0:	4b14      	ldr	r3, [pc, #80]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015a6:	4b13      	ldr	r3, [pc, #76]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80015ac:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015ae:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80015b2:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80015b4:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015b6:	2230      	movs	r2, #48	; 0x30
 80015b8:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015bc:	2200      	movs	r2, #0
 80015be:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015c6:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 80015cc:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015ce:	2207      	movs	r2, #7
 80015d0:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80015d2:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	631a      	str	r2, [r3, #48]	; 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015d8:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015da:	2208      	movs	r2, #8
 80015dc:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80015de:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_SPI2_Init+0x74>)
 80015e0:	f002 fff4 	bl	80045cc <HAL_SPI_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_SPI2_Init+0x6e>
		Error_Handler();
 80015ea:	f000 f8e3 	bl	80017b4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000264 	.word	0x20000264
 80015f8:	40003800 	.word	0x40003800

080015fc <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 8001600:	4b1b      	ldr	r3, [pc, #108]	; (8001670 <MX_SPI3_Init+0x74>)
 8001602:	4a1c      	ldr	r2, [pc, #112]	; (8001674 <MX_SPI3_Init+0x78>)
 8001604:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 8001606:	4b1a      	ldr	r3, [pc, #104]	; (8001670 <MX_SPI3_Init+0x74>)
 8001608:	f44f 7282 	mov.w	r2, #260	; 0x104
 800160c:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800160e:	4b18      	ldr	r3, [pc, #96]	; (8001670 <MX_SPI3_Init+0x74>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001614:	4b16      	ldr	r3, [pc, #88]	; (8001670 <MX_SPI3_Init+0x74>)
 8001616:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800161a:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800161c:	4b14      	ldr	r3, [pc, #80]	; (8001670 <MX_SPI3_Init+0x74>)
 800161e:	2200      	movs	r2, #0
 8001620:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001622:	4b13      	ldr	r3, [pc, #76]	; (8001670 <MX_SPI3_Init+0x74>)
 8001624:	2201      	movs	r2, #1
 8001626:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <MX_SPI3_Init+0x74>)
 800162a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800162e:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001630:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <MX_SPI3_Init+0x74>)
 8001632:	2230      	movs	r2, #48	; 0x30
 8001634:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001636:	4b0e      	ldr	r3, [pc, #56]	; (8001670 <MX_SPI3_Init+0x74>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800163c:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <MX_SPI3_Init+0x74>)
 800163e:	2200      	movs	r2, #0
 8001640:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001642:	4b0b      	ldr	r3, [pc, #44]	; (8001670 <MX_SPI3_Init+0x74>)
 8001644:	2200      	movs	r2, #0
 8001646:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 7;
 8001648:	4b09      	ldr	r3, [pc, #36]	; (8001670 <MX_SPI3_Init+0x74>)
 800164a:	2207      	movs	r2, #7
 800164c:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800164e:	4b08      	ldr	r3, [pc, #32]	; (8001670 <MX_SPI3_Init+0x74>)
 8001650:	2200      	movs	r2, #0
 8001652:	631a      	str	r2, [r3, #48]	; 0x30
	hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <MX_SPI3_Init+0x74>)
 8001656:	2200      	movs	r2, #0
 8001658:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 800165a:	4805      	ldr	r0, [pc, #20]	; (8001670 <MX_SPI3_Init+0x74>)
 800165c:	f002 ffb6 	bl	80045cc <HAL_SPI_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_SPI3_Init+0x6e>
		Error_Handler();
 8001666:	f000 f8a5 	bl	80017b4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	200002c8 	.word	0x200002c8
 8001674:	40003c00 	.word	0x40003c00

08001678 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800167c:	4b14      	ldr	r3, [pc, #80]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 800167e:	4a15      	ldr	r2, [pc, #84]	; (80016d4 <MX_USART2_UART_Init+0x5c>)
 8001680:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001682:	4b13      	ldr	r3, [pc, #76]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 8001684:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001688:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800168a:	4b11      	ldr	r3, [pc, #68]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 800168c:	2200      	movs	r2, #0
 800168e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001690:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 8001692:	2200      	movs	r2, #0
 8001694:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001696:	4b0e      	ldr	r3, [pc, #56]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 8001698:	2200      	movs	r2, #0
 800169a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800169c:	4b0c      	ldr	r3, [pc, #48]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 800169e:	220c      	movs	r2, #12
 80016a0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016a2:	4b0b      	ldr	r3, [pc, #44]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016a8:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016ae:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80016ba:	4805      	ldr	r0, [pc, #20]	; (80016d0 <MX_USART2_UART_Init+0x58>)
 80016bc:	f003 feb4 	bl	8005428 <HAL_UART_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_USART2_UART_Init+0x52>
		Error_Handler();
 80016c6:	f000 f875 	bl	80017b4 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	2000032c 	.word	0x2000032c
 80016d4:	40004400 	.word	0x40004400

080016d8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	; 0x28
 80016dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
 80016ec:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80016ee:	4b2f      	ldr	r3, [pc, #188]	; (80017ac <MX_GPIO_Init+0xd4>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f2:	4a2e      	ldr	r2, [pc, #184]	; (80017ac <MX_GPIO_Init+0xd4>)
 80016f4:	f043 0304 	orr.w	r3, r3, #4
 80016f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016fa:	4b2c      	ldr	r3, [pc, #176]	; (80017ac <MX_GPIO_Init+0xd4>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fe:	f003 0304 	and.w	r3, r3, #4
 8001702:	613b      	str	r3, [r7, #16]
 8001704:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001706:	4b29      	ldr	r3, [pc, #164]	; (80017ac <MX_GPIO_Init+0xd4>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800170a:	4a28      	ldr	r2, [pc, #160]	; (80017ac <MX_GPIO_Init+0xd4>)
 800170c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001710:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001712:	4b26      	ldr	r3, [pc, #152]	; (80017ac <MX_GPIO_Init+0xd4>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800171e:	4b23      	ldr	r3, [pc, #140]	; (80017ac <MX_GPIO_Init+0xd4>)
 8001720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001722:	4a22      	ldr	r2, [pc, #136]	; (80017ac <MX_GPIO_Init+0xd4>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	64d3      	str	r3, [r2, #76]	; 0x4c
 800172a:	4b20      	ldr	r3, [pc, #128]	; (80017ac <MX_GPIO_Init+0xd4>)
 800172c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001736:	4b1d      	ldr	r3, [pc, #116]	; (80017ac <MX_GPIO_Init+0xd4>)
 8001738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173a:	4a1c      	ldr	r2, [pc, #112]	; (80017ac <MX_GPIO_Init+0xd4>)
 800173c:	f043 0302 	orr.w	r3, r3, #2
 8001740:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001742:	4b1a      	ldr	r3, [pc, #104]	; (80017ac <MX_GPIO_Init+0xd4>)
 8001744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001746:	f003 0302 	and.w	r3, r3, #2
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800174e:	2200      	movs	r2, #0
 8001750:	2120      	movs	r1, #32
 8001752:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001756:	f000 fe15 	bl	8002384 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 800175a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800175e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001760:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001764:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800176a:	f107 0314 	add.w	r3, r7, #20
 800176e:	4619      	mov	r1, r3
 8001770:	480f      	ldr	r0, [pc, #60]	; (80017b0 <MX_GPIO_Init+0xd8>)
 8001772:	f000 fc5d 	bl	8002030 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 8001776:	2320      	movs	r3, #32
 8001778:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177a:	2301      	movs	r3, #1
 800177c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001782:	2300      	movs	r3, #0
 8001784:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001786:	f107 0314 	add.w	r3, r7, #20
 800178a:	4619      	mov	r1, r3
 800178c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001790:	f000 fc4e 	bl	8002030 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001794:	2200      	movs	r2, #0
 8001796:	2100      	movs	r1, #0
 8001798:	2028      	movs	r0, #40	; 0x28
 800179a:	f000 fc12 	bl	8001fc2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800179e:	2028      	movs	r0, #40	; 0x28
 80017a0:	f000 fc2b 	bl	8001ffa <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80017a4:	bf00      	nop
 80017a6:	3728      	adds	r7, #40	; 0x28
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40021000 	.word	0x40021000
 80017b0:	48000800 	.word	0x48000800

080017b4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b8:	b672      	cpsid	i
}
 80017ba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80017bc:	e7fe      	b.n	80017bc <Error_Handler+0x8>
	...

080017c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c6:	4b0f      	ldr	r3, [pc, #60]	; (8001804 <HAL_MspInit+0x44>)
 80017c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ca:	4a0e      	ldr	r2, [pc, #56]	; (8001804 <HAL_MspInit+0x44>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	6613      	str	r3, [r2, #96]	; 0x60
 80017d2:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <HAL_MspInit+0x44>)
 80017d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	607b      	str	r3, [r7, #4]
 80017dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_MspInit+0x44>)
 80017e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e2:	4a08      	ldr	r2, [pc, #32]	; (8001804 <HAL_MspInit+0x44>)
 80017e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017e8:	6593      	str	r3, [r2, #88]	; 0x58
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_MspInit+0x44>)
 80017ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f2:	603b      	str	r3, [r7, #0]
 80017f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	40021000 	.word	0x40021000

08001808 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b0ac      	sub	sp, #176	; 0xb0
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001810:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	609a      	str	r2, [r3, #8]
 800181c:	60da      	str	r2, [r3, #12]
 800181e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	2288      	movs	r2, #136	; 0x88
 8001826:	2100      	movs	r1, #0
 8001828:	4618      	mov	r0, r3
 800182a:	f008 f905 	bl	8009a38 <memset>
  if(hi2c->Instance==I2C1)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a21      	ldr	r2, [pc, #132]	; (80018b8 <HAL_I2C_MspInit+0xb0>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d13b      	bne.n	80018b0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001838:	2340      	movs	r3, #64	; 0x40
 800183a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800183c:	2300      	movs	r3, #0
 800183e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	4618      	mov	r0, r3
 8001846:	f002 fa05 	bl	8003c54 <HAL_RCCEx_PeriphCLKConfig>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001850:	f7ff ffb0 	bl	80017b4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001854:	4b19      	ldr	r3, [pc, #100]	; (80018bc <HAL_I2C_MspInit+0xb4>)
 8001856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001858:	4a18      	ldr	r2, [pc, #96]	; (80018bc <HAL_I2C_MspInit+0xb4>)
 800185a:	f043 0302 	orr.w	r3, r3, #2
 800185e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001860:	4b16      	ldr	r3, [pc, #88]	; (80018bc <HAL_I2C_MspInit+0xb4>)
 8001862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001864:	f003 0302 	and.w	r3, r3, #2
 8001868:	613b      	str	r3, [r7, #16]
 800186a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800186c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001870:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001874:	2312      	movs	r3, #18
 8001876:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001880:	2303      	movs	r3, #3
 8001882:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001886:	2304      	movs	r3, #4
 8001888:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001890:	4619      	mov	r1, r3
 8001892:	480b      	ldr	r0, [pc, #44]	; (80018c0 <HAL_I2C_MspInit+0xb8>)
 8001894:	f000 fbcc 	bl	8002030 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001898:	4b08      	ldr	r3, [pc, #32]	; (80018bc <HAL_I2C_MspInit+0xb4>)
 800189a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800189c:	4a07      	ldr	r2, [pc, #28]	; (80018bc <HAL_I2C_MspInit+0xb4>)
 800189e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018a2:	6593      	str	r3, [r2, #88]	; 0x58
 80018a4:	4b05      	ldr	r3, [pc, #20]	; (80018bc <HAL_I2C_MspInit+0xb4>)
 80018a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018b0:	bf00      	nop
 80018b2:	37b0      	adds	r7, #176	; 0xb0
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40005400 	.word	0x40005400
 80018bc:	40021000 	.word	0x40021000
 80018c0:	48000400 	.word	0x48000400

080018c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b08c      	sub	sp, #48	; 0x30
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	f107 031c 	add.w	r3, r7, #28
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a2e      	ldr	r2, [pc, #184]	; (800199c <HAL_SPI_MspInit+0xd8>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d129      	bne.n	800193a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018e6:	4b2e      	ldr	r3, [pc, #184]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 80018e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ea:	4a2d      	ldr	r2, [pc, #180]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 80018ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018f0:	6593      	str	r3, [r2, #88]	; 0x58
 80018f2:	4b2b      	ldr	r3, [pc, #172]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 80018f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018fa:	61bb      	str	r3, [r7, #24]
 80018fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fe:	4b28      	ldr	r3, [pc, #160]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 8001900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001902:	4a27      	ldr	r2, [pc, #156]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 8001904:	f043 0302 	orr.w	r3, r3, #2
 8001908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800190a:	4b25      	ldr	r3, [pc, #148]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 800190c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	697b      	ldr	r3, [r7, #20]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001916:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800191a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191c:	2302      	movs	r3, #2
 800191e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001928:	2305      	movs	r3, #5
 800192a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192c:	f107 031c 	add.w	r3, r7, #28
 8001930:	4619      	mov	r1, r3
 8001932:	481c      	ldr	r0, [pc, #112]	; (80019a4 <HAL_SPI_MspInit+0xe0>)
 8001934:	f000 fb7c 	bl	8002030 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001938:	e02c      	b.n	8001994 <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI3)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a1a      	ldr	r2, [pc, #104]	; (80019a8 <HAL_SPI_MspInit+0xe4>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d127      	bne.n	8001994 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001944:	4b16      	ldr	r3, [pc, #88]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 8001946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001948:	4a15      	ldr	r2, [pc, #84]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 800194a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800194e:	6593      	str	r3, [r2, #88]	; 0x58
 8001950:	4b13      	ldr	r3, [pc, #76]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 8001952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001954:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001958:	613b      	str	r3, [r7, #16]
 800195a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800195c:	4b10      	ldr	r3, [pc, #64]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 800195e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001960:	4a0f      	ldr	r2, [pc, #60]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 8001962:	f043 0302 	orr.w	r3, r3, #2
 8001966:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001968:	4b0d      	ldr	r3, [pc, #52]	; (80019a0 <HAL_SPI_MspInit+0xdc>)
 800196a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800196c:	f003 0302 	and.w	r3, r3, #2
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001974:	2338      	movs	r3, #56	; 0x38
 8001976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001978:	2302      	movs	r3, #2
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001980:	2303      	movs	r3, #3
 8001982:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001984:	2306      	movs	r3, #6
 8001986:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001988:	f107 031c 	add.w	r3, r7, #28
 800198c:	4619      	mov	r1, r3
 800198e:	4805      	ldr	r0, [pc, #20]	; (80019a4 <HAL_SPI_MspInit+0xe0>)
 8001990:	f000 fb4e 	bl	8002030 <HAL_GPIO_Init>
}
 8001994:	bf00      	nop
 8001996:	3730      	adds	r7, #48	; 0x30
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40003800 	.word	0x40003800
 80019a0:	40021000 	.word	0x40021000
 80019a4:	48000400 	.word	0x48000400
 80019a8:	40003c00 	.word	0x40003c00

080019ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b0ac      	sub	sp, #176	; 0xb0
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	2288      	movs	r2, #136	; 0x88
 80019ca:	2100      	movs	r1, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f008 f833 	bl	8009a38 <memset>
  if(huart->Instance==USART2)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a21      	ldr	r2, [pc, #132]	; (8001a5c <HAL_UART_MspInit+0xb0>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d13b      	bne.n	8001a54 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019dc:	2302      	movs	r3, #2
 80019de:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019e0:	2300      	movs	r3, #0
 80019e2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	4618      	mov	r0, r3
 80019ea:	f002 f933 	bl	8003c54 <HAL_RCCEx_PeriphCLKConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019f4:	f7ff fede 	bl	80017b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019f8:	4b19      	ldr	r3, [pc, #100]	; (8001a60 <HAL_UART_MspInit+0xb4>)
 80019fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019fc:	4a18      	ldr	r2, [pc, #96]	; (8001a60 <HAL_UART_MspInit+0xb4>)
 80019fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a02:	6593      	str	r3, [r2, #88]	; 0x58
 8001a04:	4b16      	ldr	r3, [pc, #88]	; (8001a60 <HAL_UART_MspInit+0xb4>)
 8001a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0c:	613b      	str	r3, [r7, #16]
 8001a0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a10:	4b13      	ldr	r3, [pc, #76]	; (8001a60 <HAL_UART_MspInit+0xb4>)
 8001a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a14:	4a12      	ldr	r2, [pc, #72]	; (8001a60 <HAL_UART_MspInit+0xb4>)
 8001a16:	f043 0301 	orr.w	r3, r3, #1
 8001a1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a1c:	4b10      	ldr	r3, [pc, #64]	; (8001a60 <HAL_UART_MspInit+0xb4>)
 8001a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a28:	230c      	movs	r3, #12
 8001a2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2e:	2302      	movs	r3, #2
 8001a30:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	2300      	movs	r3, #0
 8001a36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a40:	2307      	movs	r3, #7
 8001a42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a46:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a50:	f000 faee 	bl	8002030 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a54:	bf00      	nop
 8001a56:	37b0      	adds	r7, #176	; 0xb0
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40004400 	.word	0x40004400
 8001a60:	40021000 	.word	0x40021000

08001a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a68:	e7fe      	b.n	8001a68 <NMI_Handler+0x4>

08001a6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a6e:	e7fe      	b.n	8001a6e <HardFault_Handler+0x4>

08001a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a74:	e7fe      	b.n	8001a74 <MemManage_Handler+0x4>

08001a76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a7a:	e7fe      	b.n	8001a7a <BusFault_Handler+0x4>

08001a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a80:	e7fe      	b.n	8001a80 <UsageFault_Handler+0x4>

08001a82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a82:	b480      	push	{r7}
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a86:	bf00      	nop
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ab0:	f000 f968 	bl	8001d84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001abc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ac0:	f000 fc78 	bl	80023b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ac4:	bf00      	nop
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  return 1;
 8001acc:	2301      	movs	r3, #1
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <_kill>:

int _kill(int pid, int sig)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ae2:	f007 fffb 	bl	8009adc <__errno>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2216      	movs	r2, #22
 8001aea:	601a      	str	r2, [r3, #0]
  return -1;
 8001aec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <_exit>:

void _exit (int status)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b00:	f04f 31ff 	mov.w	r1, #4294967295
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f7ff ffe7 	bl	8001ad8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b0a:	e7fe      	b.n	8001b0a <_exit+0x12>

08001b0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	e00a      	b.n	8001b34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b1e:	f3af 8000 	nop.w
 8001b22:	4601      	mov	r1, r0
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	1c5a      	adds	r2, r3, #1
 8001b28:	60ba      	str	r2, [r7, #8]
 8001b2a:	b2ca      	uxtb	r2, r1
 8001b2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	3301      	adds	r3, #1
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	697a      	ldr	r2, [r7, #20]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	dbf0      	blt.n	8001b1e <_read+0x12>
  }

  return len;
 8001b3c:	687b      	ldr	r3, [r7, #4]
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3718      	adds	r7, #24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b086      	sub	sp, #24
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	60f8      	str	r0, [r7, #12]
 8001b4e:	60b9      	str	r1, [r7, #8]
 8001b50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]
 8001b56:	e009      	b.n	8001b6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	1c5a      	adds	r2, r3, #1
 8001b5c:	60ba      	str	r2, [r7, #8]
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	617b      	str	r3, [r7, #20]
 8001b6c:	697a      	ldr	r2, [r7, #20]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	dbf1      	blt.n	8001b58 <_write+0x12>
  }
  return len;
 8001b74:	687b      	ldr	r3, [r7, #4]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3718      	adds	r7, #24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <_close>:

int _close(int file)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
 8001b9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ba6:	605a      	str	r2, [r3, #4]
  return 0;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <_isatty>:

int _isatty(int file)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bbe:	2301      	movs	r3, #1
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
	...

08001be8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bf0:	4a14      	ldr	r2, [pc, #80]	; (8001c44 <_sbrk+0x5c>)
 8001bf2:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <_sbrk+0x60>)
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bfc:	4b13      	ldr	r3, [pc, #76]	; (8001c4c <_sbrk+0x64>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d102      	bne.n	8001c0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c04:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <_sbrk+0x64>)
 8001c06:	4a12      	ldr	r2, [pc, #72]	; (8001c50 <_sbrk+0x68>)
 8001c08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c0a:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <_sbrk+0x64>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4413      	add	r3, r2
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d207      	bcs.n	8001c28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c18:	f007 ff60 	bl	8009adc <__errno>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	220c      	movs	r2, #12
 8001c20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c22:	f04f 33ff 	mov.w	r3, #4294967295
 8001c26:	e009      	b.n	8001c3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <_sbrk+0x64>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c2e:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <_sbrk+0x64>)
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4413      	add	r3, r2
 8001c36:	4a05      	ldr	r2, [pc, #20]	; (8001c4c <_sbrk+0x64>)
 8001c38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3718      	adds	r7, #24
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20018000 	.word	0x20018000
 8001c48:	00000400 	.word	0x00000400
 8001c4c:	200005b8 	.word	0x200005b8
 8001c50:	20000758 	.word	0x20000758

08001c54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c58:	4b06      	ldr	r3, [pc, #24]	; (8001c74 <SystemInit+0x20>)
 8001c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c5e:	4a05      	ldr	r2, [pc, #20]	; (8001c74 <SystemInit+0x20>)
 8001c60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cb0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c7c:	f7ff ffea 	bl	8001c54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c80:	480c      	ldr	r0, [pc, #48]	; (8001cb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c82:	490d      	ldr	r1, [pc, #52]	; (8001cb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c84:	4a0d      	ldr	r2, [pc, #52]	; (8001cbc <LoopForever+0xe>)
  movs r3, #0
 8001c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c88:	e002      	b.n	8001c90 <LoopCopyDataInit>

08001c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c8e:	3304      	adds	r3, #4

08001c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c94:	d3f9      	bcc.n	8001c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c96:	4a0a      	ldr	r2, [pc, #40]	; (8001cc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c98:	4c0a      	ldr	r4, [pc, #40]	; (8001cc4 <LoopForever+0x16>)
  movs r3, #0
 8001c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c9c:	e001      	b.n	8001ca2 <LoopFillZerobss>

08001c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ca0:	3204      	adds	r2, #4

08001ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca4:	d3fb      	bcc.n	8001c9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ca6:	f007 ff1f 	bl	8009ae8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001caa:	f7ff f985 	bl	8000fb8 <main>

08001cae <LoopForever>:

LoopForever:
    b LoopForever
 8001cae:	e7fe      	b.n	8001cae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001cb0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb8:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001cbc:	0800c19c 	.word	0x0800c19c
  ldr r2, =_sbss
 8001cc0:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001cc4:	20000754 	.word	0x20000754

08001cc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cc8:	e7fe      	b.n	8001cc8 <ADC1_2_IRQHandler>
	...

08001ccc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cd6:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <HAL_Init+0x3c>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a0b      	ldr	r2, [pc, #44]	; (8001d08 <HAL_Init+0x3c>)
 8001cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ce0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ce2:	2003      	movs	r0, #3
 8001ce4:	f000 f962 	bl	8001fac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ce8:	2000      	movs	r0, #0
 8001cea:	f000 f80f 	bl	8001d0c <HAL_InitTick>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d002      	beq.n	8001cfa <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	71fb      	strb	r3, [r7, #7]
 8001cf8:	e001      	b.n	8001cfe <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cfa:	f7ff fd61 	bl	80017c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40022000 	.word	0x40022000

08001d0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d14:	2300      	movs	r3, #0
 8001d16:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d18:	4b17      	ldr	r3, [pc, #92]	; (8001d78 <HAL_InitTick+0x6c>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d023      	beq.n	8001d68 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d20:	4b16      	ldr	r3, [pc, #88]	; (8001d7c <HAL_InitTick+0x70>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	4b14      	ldr	r3, [pc, #80]	; (8001d78 <HAL_InitTick+0x6c>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d36:	4618      	mov	r0, r3
 8001d38:	f000 f96d 	bl	8002016 <HAL_SYSTICK_Config>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d10f      	bne.n	8001d62 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2b0f      	cmp	r3, #15
 8001d46:	d809      	bhi.n	8001d5c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d48:	2200      	movs	r2, #0
 8001d4a:	6879      	ldr	r1, [r7, #4]
 8001d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d50:	f000 f937 	bl	8001fc2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d54:	4a0a      	ldr	r2, [pc, #40]	; (8001d80 <HAL_InitTick+0x74>)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6013      	str	r3, [r2, #0]
 8001d5a:	e007      	b.n	8001d6c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	73fb      	strb	r3, [r7, #15]
 8001d60:	e004      	b.n	8001d6c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	73fb      	strb	r3, [r7, #15]
 8001d66:	e001      	b.n	8001d6c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20000010 	.word	0x20000010
 8001d7c:	20000008 	.word	0x20000008
 8001d80:	2000000c 	.word	0x2000000c

08001d84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d88:	4b06      	ldr	r3, [pc, #24]	; (8001da4 <HAL_IncTick+0x20>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4b06      	ldr	r3, [pc, #24]	; (8001da8 <HAL_IncTick+0x24>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4413      	add	r3, r2
 8001d94:	4a04      	ldr	r2, [pc, #16]	; (8001da8 <HAL_IncTick+0x24>)
 8001d96:	6013      	str	r3, [r2, #0]
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	20000010 	.word	0x20000010
 8001da8:	200005bc 	.word	0x200005bc

08001dac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  return uwTick;
 8001db0:	4b03      	ldr	r3, [pc, #12]	; (8001dc0 <HAL_GetTick+0x14>)
 8001db2:	681b      	ldr	r3, [r3, #0]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	200005bc 	.word	0x200005bc

08001dc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dcc:	f7ff ffee 	bl	8001dac <HAL_GetTick>
 8001dd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ddc:	d005      	beq.n	8001dea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001dde:	4b0a      	ldr	r3, [pc, #40]	; (8001e08 <HAL_Delay+0x44>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	461a      	mov	r2, r3
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	4413      	add	r3, r2
 8001de8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dea:	bf00      	nop
 8001dec:	f7ff ffde 	bl	8001dac <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d8f7      	bhi.n	8001dec <HAL_Delay+0x28>
  {
  }
}
 8001dfc:	bf00      	nop
 8001dfe:	bf00      	nop
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000010 	.word	0x20000010

08001e0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <__NVIC_SetPriorityGrouping+0x44>)
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e22:	68ba      	ldr	r2, [r7, #8]
 8001e24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e28:	4013      	ands	r3, r2
 8001e2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e3e:	4a04      	ldr	r2, [pc, #16]	; (8001e50 <__NVIC_SetPriorityGrouping+0x44>)
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	60d3      	str	r3, [r2, #12]
}
 8001e44:	bf00      	nop
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	e000ed00 	.word	0xe000ed00

08001e54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e58:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <__NVIC_GetPriorityGrouping+0x18>)
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	0a1b      	lsrs	r3, r3, #8
 8001e5e:	f003 0307 	and.w	r3, r3, #7
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	e000ed00 	.word	0xe000ed00

08001e70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	db0b      	blt.n	8001e9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e82:	79fb      	ldrb	r3, [r7, #7]
 8001e84:	f003 021f 	and.w	r2, r3, #31
 8001e88:	4907      	ldr	r1, [pc, #28]	; (8001ea8 <__NVIC_EnableIRQ+0x38>)
 8001e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8e:	095b      	lsrs	r3, r3, #5
 8001e90:	2001      	movs	r0, #1
 8001e92:	fa00 f202 	lsl.w	r2, r0, r2
 8001e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	e000e100 	.word	0xe000e100

08001eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	6039      	str	r1, [r7, #0]
 8001eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	db0a      	blt.n	8001ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	b2da      	uxtb	r2, r3
 8001ec4:	490c      	ldr	r1, [pc, #48]	; (8001ef8 <__NVIC_SetPriority+0x4c>)
 8001ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eca:	0112      	lsls	r2, r2, #4
 8001ecc:	b2d2      	uxtb	r2, r2
 8001ece:	440b      	add	r3, r1
 8001ed0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ed4:	e00a      	b.n	8001eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	b2da      	uxtb	r2, r3
 8001eda:	4908      	ldr	r1, [pc, #32]	; (8001efc <__NVIC_SetPriority+0x50>)
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	f003 030f 	and.w	r3, r3, #15
 8001ee2:	3b04      	subs	r3, #4
 8001ee4:	0112      	lsls	r2, r2, #4
 8001ee6:	b2d2      	uxtb	r2, r2
 8001ee8:	440b      	add	r3, r1
 8001eea:	761a      	strb	r2, [r3, #24]
}
 8001eec:	bf00      	nop
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	e000e100 	.word	0xe000e100
 8001efc:	e000ed00 	.word	0xe000ed00

08001f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b089      	sub	sp, #36	; 0x24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f003 0307 	and.w	r3, r3, #7
 8001f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f1c3 0307 	rsb	r3, r3, #7
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	bf28      	it	cs
 8001f1e:	2304      	movcs	r3, #4
 8001f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	3304      	adds	r3, #4
 8001f26:	2b06      	cmp	r3, #6
 8001f28:	d902      	bls.n	8001f30 <NVIC_EncodePriority+0x30>
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	3b03      	subs	r3, #3
 8001f2e:	e000      	b.n	8001f32 <NVIC_EncodePriority+0x32>
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f34:	f04f 32ff 	mov.w	r2, #4294967295
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43da      	mvns	r2, r3
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	401a      	ands	r2, r3
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f48:	f04f 31ff 	mov.w	r1, #4294967295
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f52:	43d9      	mvns	r1, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f58:	4313      	orrs	r3, r2
         );
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3724      	adds	r7, #36	; 0x24
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
	...

08001f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3b01      	subs	r3, #1
 8001f74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f78:	d301      	bcc.n	8001f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e00f      	b.n	8001f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f7e:	4a0a      	ldr	r2, [pc, #40]	; (8001fa8 <SysTick_Config+0x40>)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3b01      	subs	r3, #1
 8001f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f86:	210f      	movs	r1, #15
 8001f88:	f04f 30ff 	mov.w	r0, #4294967295
 8001f8c:	f7ff ff8e 	bl	8001eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f90:	4b05      	ldr	r3, [pc, #20]	; (8001fa8 <SysTick_Config+0x40>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f96:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <SysTick_Config+0x40>)
 8001f98:	2207      	movs	r2, #7
 8001f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	e000e010 	.word	0xe000e010

08001fac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f7ff ff29 	bl	8001e0c <__NVIC_SetPriorityGrouping>
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b086      	sub	sp, #24
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	4603      	mov	r3, r0
 8001fca:	60b9      	str	r1, [r7, #8]
 8001fcc:	607a      	str	r2, [r7, #4]
 8001fce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001fd4:	f7ff ff3e 	bl	8001e54 <__NVIC_GetPriorityGrouping>
 8001fd8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	68b9      	ldr	r1, [r7, #8]
 8001fde:	6978      	ldr	r0, [r7, #20]
 8001fe0:	f7ff ff8e 	bl	8001f00 <NVIC_EncodePriority>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fea:	4611      	mov	r1, r2
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7ff ff5d 	bl	8001eac <__NVIC_SetPriority>
}
 8001ff2:	bf00      	nop
 8001ff4:	3718      	adds	r7, #24
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	4603      	mov	r3, r0
 8002002:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff31 	bl	8001e70 <__NVIC_EnableIRQ>
}
 800200e:	bf00      	nop
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	b082      	sub	sp, #8
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff ffa2 	bl	8001f68 <SysTick_Config>
 8002024:	4603      	mov	r3, r0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002030:	b480      	push	{r7}
 8002032:	b087      	sub	sp, #28
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800203a:	2300      	movs	r3, #0
 800203c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800203e:	e17f      	b.n	8002340 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	2101      	movs	r1, #1
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	fa01 f303 	lsl.w	r3, r1, r3
 800204c:	4013      	ands	r3, r2
 800204e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2b00      	cmp	r3, #0
 8002054:	f000 8171 	beq.w	800233a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	2b01      	cmp	r3, #1
 8002062:	d005      	beq.n	8002070 <HAL_GPIO_Init+0x40>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f003 0303 	and.w	r3, r3, #3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d130      	bne.n	80020d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	2203      	movs	r2, #3
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	43db      	mvns	r3, r3
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	4013      	ands	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	68da      	ldr	r2, [r3, #12]
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	4313      	orrs	r3, r2
 8002098:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020a6:	2201      	movs	r2, #1
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	43db      	mvns	r3, r3
 80020b0:	693a      	ldr	r2, [r7, #16]
 80020b2:	4013      	ands	r3, r2
 80020b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	091b      	lsrs	r3, r3, #4
 80020bc:	f003 0201 	and.w	r2, r3, #1
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f003 0303 	and.w	r3, r3, #3
 80020da:	2b03      	cmp	r3, #3
 80020dc:	d118      	bne.n	8002110 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80020e4:	2201      	movs	r2, #1
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	4013      	ands	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	08db      	lsrs	r3, r3, #3
 80020fa:	f003 0201 	and.w	r2, r3, #1
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	4313      	orrs	r3, r2
 8002108:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f003 0303 	and.w	r3, r3, #3
 8002118:	2b03      	cmp	r3, #3
 800211a:	d017      	beq.n	800214c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	2203      	movs	r2, #3
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	43db      	mvns	r3, r3
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4013      	ands	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	689a      	ldr	r2, [r3, #8]
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	4313      	orrs	r3, r2
 8002144:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 0303 	and.w	r3, r3, #3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d123      	bne.n	80021a0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	08da      	lsrs	r2, r3, #3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3208      	adds	r2, #8
 8002160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002164:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	220f      	movs	r2, #15
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43db      	mvns	r3, r3
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	691a      	ldr	r2, [r3, #16]
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	4313      	orrs	r3, r2
 8002190:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	08da      	lsrs	r2, r3, #3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3208      	adds	r2, #8
 800219a:	6939      	ldr	r1, [r7, #16]
 800219c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	2203      	movs	r2, #3
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	43db      	mvns	r3, r3
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	4013      	ands	r3, r2
 80021b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0203 	and.w	r2, r3, #3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f000 80ac 	beq.w	800233a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021e2:	4b5f      	ldr	r3, [pc, #380]	; (8002360 <HAL_GPIO_Init+0x330>)
 80021e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021e6:	4a5e      	ldr	r2, [pc, #376]	; (8002360 <HAL_GPIO_Init+0x330>)
 80021e8:	f043 0301 	orr.w	r3, r3, #1
 80021ec:	6613      	str	r3, [r2, #96]	; 0x60
 80021ee:	4b5c      	ldr	r3, [pc, #368]	; (8002360 <HAL_GPIO_Init+0x330>)
 80021f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	60bb      	str	r3, [r7, #8]
 80021f8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021fa:	4a5a      	ldr	r2, [pc, #360]	; (8002364 <HAL_GPIO_Init+0x334>)
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	089b      	lsrs	r3, r3, #2
 8002200:	3302      	adds	r3, #2
 8002202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002206:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	220f      	movs	r2, #15
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	43db      	mvns	r3, r3
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	4013      	ands	r3, r2
 800221c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002224:	d025      	beq.n	8002272 <HAL_GPIO_Init+0x242>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a4f      	ldr	r2, [pc, #316]	; (8002368 <HAL_GPIO_Init+0x338>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d01f      	beq.n	800226e <HAL_GPIO_Init+0x23e>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a4e      	ldr	r2, [pc, #312]	; (800236c <HAL_GPIO_Init+0x33c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d019      	beq.n	800226a <HAL_GPIO_Init+0x23a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a4d      	ldr	r2, [pc, #308]	; (8002370 <HAL_GPIO_Init+0x340>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d013      	beq.n	8002266 <HAL_GPIO_Init+0x236>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a4c      	ldr	r2, [pc, #304]	; (8002374 <HAL_GPIO_Init+0x344>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d00d      	beq.n	8002262 <HAL_GPIO_Init+0x232>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a4b      	ldr	r2, [pc, #300]	; (8002378 <HAL_GPIO_Init+0x348>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d007      	beq.n	800225e <HAL_GPIO_Init+0x22e>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a4a      	ldr	r2, [pc, #296]	; (800237c <HAL_GPIO_Init+0x34c>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d101      	bne.n	800225a <HAL_GPIO_Init+0x22a>
 8002256:	2306      	movs	r3, #6
 8002258:	e00c      	b.n	8002274 <HAL_GPIO_Init+0x244>
 800225a:	2307      	movs	r3, #7
 800225c:	e00a      	b.n	8002274 <HAL_GPIO_Init+0x244>
 800225e:	2305      	movs	r3, #5
 8002260:	e008      	b.n	8002274 <HAL_GPIO_Init+0x244>
 8002262:	2304      	movs	r3, #4
 8002264:	e006      	b.n	8002274 <HAL_GPIO_Init+0x244>
 8002266:	2303      	movs	r3, #3
 8002268:	e004      	b.n	8002274 <HAL_GPIO_Init+0x244>
 800226a:	2302      	movs	r3, #2
 800226c:	e002      	b.n	8002274 <HAL_GPIO_Init+0x244>
 800226e:	2301      	movs	r3, #1
 8002270:	e000      	b.n	8002274 <HAL_GPIO_Init+0x244>
 8002272:	2300      	movs	r3, #0
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	f002 0203 	and.w	r2, r2, #3
 800227a:	0092      	lsls	r2, r2, #2
 800227c:	4093      	lsls	r3, r2
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	4313      	orrs	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002284:	4937      	ldr	r1, [pc, #220]	; (8002364 <HAL_GPIO_Init+0x334>)
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	089b      	lsrs	r3, r3, #2
 800228a:	3302      	adds	r3, #2
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002292:	4b3b      	ldr	r3, [pc, #236]	; (8002380 <HAL_GPIO_Init+0x350>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	43db      	mvns	r3, r3
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	4013      	ands	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d003      	beq.n	80022b6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022b6:	4a32      	ldr	r2, [pc, #200]	; (8002380 <HAL_GPIO_Init+0x350>)
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022bc:	4b30      	ldr	r3, [pc, #192]	; (8002380 <HAL_GPIO_Init+0x350>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	43db      	mvns	r3, r3
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d003      	beq.n	80022e0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	4313      	orrs	r3, r2
 80022de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022e0:	4a27      	ldr	r2, [pc, #156]	; (8002380 <HAL_GPIO_Init+0x350>)
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80022e6:	4b26      	ldr	r3, [pc, #152]	; (8002380 <HAL_GPIO_Init+0x350>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	43db      	mvns	r3, r3
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	4013      	ands	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800230a:	4a1d      	ldr	r2, [pc, #116]	; (8002380 <HAL_GPIO_Init+0x350>)
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002310:	4b1b      	ldr	r3, [pc, #108]	; (8002380 <HAL_GPIO_Init+0x350>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	43db      	mvns	r3, r3
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	4013      	ands	r3, r2
 800231e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	4313      	orrs	r3, r2
 8002332:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002334:	4a12      	ldr	r2, [pc, #72]	; (8002380 <HAL_GPIO_Init+0x350>)
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	3301      	adds	r3, #1
 800233e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	fa22 f303 	lsr.w	r3, r2, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	f47f ae78 	bne.w	8002040 <HAL_GPIO_Init+0x10>
  }
}
 8002350:	bf00      	nop
 8002352:	bf00      	nop
 8002354:	371c      	adds	r7, #28
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	40021000 	.word	0x40021000
 8002364:	40010000 	.word	0x40010000
 8002368:	48000400 	.word	0x48000400
 800236c:	48000800 	.word	0x48000800
 8002370:	48000c00 	.word	0x48000c00
 8002374:	48001000 	.word	0x48001000
 8002378:	48001400 	.word	0x48001400
 800237c:	48001800 	.word	0x48001800
 8002380:	40010400 	.word	0x40010400

08002384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	460b      	mov	r3, r1
 800238e:	807b      	strh	r3, [r7, #2]
 8002390:	4613      	mov	r3, r2
 8002392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002394:	787b      	ldrb	r3, [r7, #1]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800239a:	887a      	ldrh	r2, [r7, #2]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023a0:	e002      	b.n	80023a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023a2:	887a      	ldrh	r2, [r7, #2]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023be:	4b08      	ldr	r3, [pc, #32]	; (80023e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023c0:	695a      	ldr	r2, [r3, #20]
 80023c2:	88fb      	ldrh	r3, [r7, #6]
 80023c4:	4013      	ands	r3, r2
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d006      	beq.n	80023d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023ca:	4a05      	ldr	r2, [pc, #20]	; (80023e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023cc:	88fb      	ldrh	r3, [r7, #6]
 80023ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023d0:	88fb      	ldrh	r3, [r7, #6]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7fe fdb6 	bl	8000f44 <HAL_GPIO_EXTI_Callback>
  }
}
 80023d8:	bf00      	nop
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40010400 	.word	0x40010400

080023e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e08d      	b.n	8002512 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d106      	bne.n	8002410 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff f9fc 	bl	8001808 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2224      	movs	r2, #36	; 0x24
 8002414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f022 0201 	bic.w	r2, r2, #1
 8002426:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002434:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002444:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d107      	bne.n	800245e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689a      	ldr	r2, [r3, #8]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	e006      	b.n	800246c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689a      	ldr	r2, [r3, #8]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800246a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	2b02      	cmp	r3, #2
 8002472:	d108      	bne.n	8002486 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	685a      	ldr	r2, [r3, #4]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002482:	605a      	str	r2, [r3, #4]
 8002484:	e007      	b.n	8002496 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002494:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	6812      	ldr	r2, [r2, #0]
 80024a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68da      	ldr	r2, [r3, #12]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691a      	ldr	r2, [r3, #16]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	695b      	ldr	r3, [r3, #20]
 80024c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	69d9      	ldr	r1, [r3, #28]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a1a      	ldr	r2, [r3, #32]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	430a      	orrs	r2, r1
 80024e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 0201 	orr.w	r2, r2, #1
 80024f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2220      	movs	r2, #32
 80024fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b088      	sub	sp, #32
 8002520:	af02      	add	r7, sp, #8
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	607a      	str	r2, [r7, #4]
 8002526:	461a      	mov	r2, r3
 8002528:	460b      	mov	r3, r1
 800252a:	817b      	strh	r3, [r7, #10]
 800252c:	4613      	mov	r3, r2
 800252e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b20      	cmp	r3, #32
 800253a:	f040 80fd 	bne.w	8002738 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <HAL_I2C_Master_Transmit+0x30>
 8002548:	2302      	movs	r3, #2
 800254a:	e0f6      	b.n	800273a <HAL_I2C_Master_Transmit+0x21e>
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002554:	f7ff fc2a 	bl	8001dac <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	2319      	movs	r3, #25
 8002560:	2201      	movs	r2, #1
 8002562:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 fa0a 	bl	8002980 <I2C_WaitOnFlagUntilTimeout>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e0e1      	b.n	800273a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2221      	movs	r2, #33	; 0x21
 800257a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2210      	movs	r2, #16
 8002582:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	893a      	ldrh	r2, [r7, #8]
 8002596:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2200      	movs	r2, #0
 800259c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	2bff      	cmp	r3, #255	; 0xff
 80025a6:	d906      	bls.n	80025b6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	22ff      	movs	r2, #255	; 0xff
 80025ac:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80025ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025b2:	617b      	str	r3, [r7, #20]
 80025b4:	e007      	b.n	80025c6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80025c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025c4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d024      	beq.n	8002618 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d2:	781a      	ldrb	r2, [r3, #0]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025de:	1c5a      	adds	r2, r3, #1
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	3b01      	subs	r3, #1
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025f6:	3b01      	subs	r3, #1
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002602:	b2db      	uxtb	r3, r3
 8002604:	3301      	adds	r3, #1
 8002606:	b2da      	uxtb	r2, r3
 8002608:	8979      	ldrh	r1, [r7, #10]
 800260a:	4b4e      	ldr	r3, [pc, #312]	; (8002744 <HAL_I2C_Master_Transmit+0x228>)
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	68f8      	ldr	r0, [r7, #12]
 8002612:	f000 fbf1 	bl	8002df8 <I2C_TransferConfig>
 8002616:	e066      	b.n	80026e6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800261c:	b2da      	uxtb	r2, r3
 800261e:	8979      	ldrh	r1, [r7, #10]
 8002620:	4b48      	ldr	r3, [pc, #288]	; (8002744 <HAL_I2C_Master_Transmit+0x228>)
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f000 fbe6 	bl	8002df8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800262c:	e05b      	b.n	80026e6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	6a39      	ldr	r1, [r7, #32]
 8002632:	68f8      	ldr	r0, [r7, #12]
 8002634:	f000 f9f3 	bl	8002a1e <I2C_WaitOnTXISFlagUntilTimeout>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e07b      	b.n	800273a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002646:	781a      	ldrb	r2, [r3, #0]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002652:	1c5a      	adds	r2, r3, #1
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800265c:	b29b      	uxth	r3, r3
 800265e:	3b01      	subs	r3, #1
 8002660:	b29a      	uxth	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800266a:	3b01      	subs	r3, #1
 800266c:	b29a      	uxth	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002676:	b29b      	uxth	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	d034      	beq.n	80026e6 <HAL_I2C_Master_Transmit+0x1ca>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002680:	2b00      	cmp	r3, #0
 8002682:	d130      	bne.n	80026e6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	2200      	movs	r2, #0
 800268c:	2180      	movs	r1, #128	; 0x80
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f000 f976 	bl	8002980 <I2C_WaitOnFlagUntilTimeout>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e04d      	b.n	800273a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	2bff      	cmp	r3, #255	; 0xff
 80026a6:	d90e      	bls.n	80026c6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	22ff      	movs	r2, #255	; 0xff
 80026ac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026b2:	b2da      	uxtb	r2, r3
 80026b4:	8979      	ldrh	r1, [r7, #10]
 80026b6:	2300      	movs	r3, #0
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f000 fb9a 	bl	8002df8 <I2C_TransferConfig>
 80026c4:	e00f      	b.n	80026e6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	8979      	ldrh	r1, [r7, #10]
 80026d8:	2300      	movs	r3, #0
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f000 fb89 	bl	8002df8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d19e      	bne.n	800262e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	6a39      	ldr	r1, [r7, #32]
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f000 f9d9 	bl	8002aac <I2C_WaitOnSTOPFlagUntilTimeout>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e01a      	b.n	800273a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2220      	movs	r2, #32
 800270a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6859      	ldr	r1, [r3, #4]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <HAL_I2C_Master_Transmit+0x22c>)
 8002718:	400b      	ands	r3, r1
 800271a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2220      	movs	r2, #32
 8002720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002734:	2300      	movs	r3, #0
 8002736:	e000      	b.n	800273a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002738:	2302      	movs	r3, #2
  }
}
 800273a:	4618      	mov	r0, r3
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	80002000 	.word	0x80002000
 8002748:	fe00e800 	.word	0xfe00e800

0800274c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b088      	sub	sp, #32
 8002750:	af02      	add	r7, sp, #8
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	607a      	str	r2, [r7, #4]
 8002756:	461a      	mov	r2, r3
 8002758:	460b      	mov	r3, r1
 800275a:	817b      	strh	r3, [r7, #10]
 800275c:	4613      	mov	r3, r2
 800275e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002766:	b2db      	uxtb	r3, r3
 8002768:	2b20      	cmp	r3, #32
 800276a:	f040 80db 	bne.w	8002924 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002774:	2b01      	cmp	r3, #1
 8002776:	d101      	bne.n	800277c <HAL_I2C_Master_Receive+0x30>
 8002778:	2302      	movs	r3, #2
 800277a:	e0d4      	b.n	8002926 <HAL_I2C_Master_Receive+0x1da>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002784:	f7ff fb12 	bl	8001dac <HAL_GetTick>
 8002788:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	2319      	movs	r3, #25
 8002790:	2201      	movs	r2, #1
 8002792:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 f8f2 	bl	8002980 <I2C_WaitOnFlagUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e0bf      	b.n	8002926 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2222      	movs	r2, #34	; 0x22
 80027aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2210      	movs	r2, #16
 80027b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	893a      	ldrh	r2, [r7, #8]
 80027c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2200      	movs	r2, #0
 80027cc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	2bff      	cmp	r3, #255	; 0xff
 80027d6:	d90e      	bls.n	80027f6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	22ff      	movs	r2, #255	; 0xff
 80027dc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027e2:	b2da      	uxtb	r2, r3
 80027e4:	8979      	ldrh	r1, [r7, #10]
 80027e6:	4b52      	ldr	r3, [pc, #328]	; (8002930 <HAL_I2C_Master_Receive+0x1e4>)
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027ee:	68f8      	ldr	r0, [r7, #12]
 80027f0:	f000 fb02 	bl	8002df8 <I2C_TransferConfig>
 80027f4:	e06d      	b.n	80028d2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002804:	b2da      	uxtb	r2, r3
 8002806:	8979      	ldrh	r1, [r7, #10]
 8002808:	4b49      	ldr	r3, [pc, #292]	; (8002930 <HAL_I2C_Master_Receive+0x1e4>)
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002810:	68f8      	ldr	r0, [r7, #12]
 8002812:	f000 faf1 	bl	8002df8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002816:	e05c      	b.n	80028d2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002818:	697a      	ldr	r2, [r7, #20]
 800281a:	6a39      	ldr	r1, [r7, #32]
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 f989 	bl	8002b34 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e07c      	b.n	8002926 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002836:	b2d2      	uxtb	r2, r2
 8002838:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283e:	1c5a      	adds	r2, r3, #1
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002848:	3b01      	subs	r3, #1
 800284a:	b29a      	uxth	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002854:	b29b      	uxth	r3, r3
 8002856:	3b01      	subs	r3, #1
 8002858:	b29a      	uxth	r2, r3
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002862:	b29b      	uxth	r3, r3
 8002864:	2b00      	cmp	r3, #0
 8002866:	d034      	beq.n	80028d2 <HAL_I2C_Master_Receive+0x186>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800286c:	2b00      	cmp	r3, #0
 800286e:	d130      	bne.n	80028d2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	6a3b      	ldr	r3, [r7, #32]
 8002876:	2200      	movs	r2, #0
 8002878:	2180      	movs	r1, #128	; 0x80
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f000 f880 	bl	8002980 <I2C_WaitOnFlagUntilTimeout>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e04d      	b.n	8002926 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800288e:	b29b      	uxth	r3, r3
 8002890:	2bff      	cmp	r3, #255	; 0xff
 8002892:	d90e      	bls.n	80028b2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	22ff      	movs	r2, #255	; 0xff
 8002898:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	8979      	ldrh	r1, [r7, #10]
 80028a2:	2300      	movs	r3, #0
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f000 faa4 	bl	8002df8 <I2C_TransferConfig>
 80028b0:	e00f      	b.n	80028d2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	8979      	ldrh	r1, [r7, #10]
 80028c4:	2300      	movs	r3, #0
 80028c6:	9300      	str	r3, [sp, #0]
 80028c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028cc:	68f8      	ldr	r0, [r7, #12]
 80028ce:	f000 fa93 	bl	8002df8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d19d      	bne.n	8002818 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028dc:	697a      	ldr	r2, [r7, #20]
 80028de:	6a39      	ldr	r1, [r7, #32]
 80028e0:	68f8      	ldr	r0, [r7, #12]
 80028e2:	f000 f8e3 	bl	8002aac <I2C_WaitOnSTOPFlagUntilTimeout>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e01a      	b.n	8002926 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2220      	movs	r2, #32
 80028f6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6859      	ldr	r1, [r3, #4]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	4b0c      	ldr	r3, [pc, #48]	; (8002934 <HAL_I2C_Master_Receive+0x1e8>)
 8002904:	400b      	ands	r3, r1
 8002906:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2220      	movs	r2, #32
 800290c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002920:	2300      	movs	r3, #0
 8002922:	e000      	b.n	8002926 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002924:	2302      	movs	r3, #2
  }
}
 8002926:	4618      	mov	r0, r3
 8002928:	3718      	adds	r7, #24
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	80002400 	.word	0x80002400
 8002934:	fe00e800 	.word	0xfe00e800

08002938 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b02      	cmp	r3, #2
 800294c:	d103      	bne.n	8002956 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2200      	movs	r2, #0
 8002954:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	2b01      	cmp	r3, #1
 8002962:	d007      	beq.n	8002974 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	699a      	ldr	r2, [r3, #24]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f042 0201 	orr.w	r2, r2, #1
 8002972:	619a      	str	r2, [r3, #24]
  }
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	603b      	str	r3, [r7, #0]
 800298c:	4613      	mov	r3, r2
 800298e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002990:	e031      	b.n	80029f6 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002998:	d02d      	beq.n	80029f6 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800299a:	f7ff fa07 	bl	8001dac <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d302      	bcc.n	80029b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d122      	bne.n	80029f6 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	699a      	ldr	r2, [r3, #24]
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	4013      	ands	r3, r2
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	429a      	cmp	r2, r3
 80029be:	bf0c      	ite	eq
 80029c0:	2301      	moveq	r3, #1
 80029c2:	2300      	movne	r3, #0
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	461a      	mov	r2, r3
 80029c8:	79fb      	ldrb	r3, [r7, #7]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d113      	bne.n	80029f6 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d2:	f043 0220 	orr.w	r2, r3, #32
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2220      	movs	r2, #32
 80029de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e00f      	b.n	8002a16 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	699a      	ldr	r2, [r3, #24]
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	4013      	ands	r3, r2
 8002a00:	68ba      	ldr	r2, [r7, #8]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	bf0c      	ite	eq
 8002a06:	2301      	moveq	r3, #1
 8002a08:	2300      	movne	r3, #0
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	79fb      	ldrb	r3, [r7, #7]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d0be      	beq.n	8002992 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b084      	sub	sp, #16
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	60f8      	str	r0, [r7, #12]
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a2a:	e033      	b.n	8002a94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	68b9      	ldr	r1, [r7, #8]
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f000 f901 	bl	8002c38 <I2C_IsErrorOccurred>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e031      	b.n	8002aa4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a46:	d025      	beq.n	8002a94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a48:	f7ff f9b0 	bl	8001dac <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	68ba      	ldr	r2, [r7, #8]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d302      	bcc.n	8002a5e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d11a      	bne.n	8002a94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d013      	beq.n	8002a94 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a70:	f043 0220 	orr.w	r2, r3, #32
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e007      	b.n	8002aa4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d1c4      	bne.n	8002a2c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3710      	adds	r7, #16
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ab8:	e02f      	b.n	8002b1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	68b9      	ldr	r1, [r7, #8]
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f8ba 	bl	8002c38 <I2C_IsErrorOccurred>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e02d      	b.n	8002b2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ace:	f7ff f96d 	bl	8001dac <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	68ba      	ldr	r2, [r7, #8]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d302      	bcc.n	8002ae4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d11a      	bne.n	8002b1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	f003 0320 	and.w	r3, r3, #32
 8002aee:	2b20      	cmp	r3, #32
 8002af0:	d013      	beq.n	8002b1a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af6:	f043 0220 	orr.w	r2, r3, #32
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2220      	movs	r2, #32
 8002b02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e007      	b.n	8002b2a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	f003 0320 	and.w	r3, r3, #32
 8002b24:	2b20      	cmp	r3, #32
 8002b26:	d1c8      	bne.n	8002aba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
	...

08002b34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	60b9      	str	r1, [r7, #8]
 8002b3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b40:	e06b      	b.n	8002c1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	68b9      	ldr	r1, [r7, #8]
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 f876 	bl	8002c38 <I2C_IsErrorOccurred>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e069      	b.n	8002c2a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	f003 0320 	and.w	r3, r3, #32
 8002b60:	2b20      	cmp	r3, #32
 8002b62:	d138      	bne.n	8002bd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	d105      	bne.n	8002b7e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e055      	b.n	8002c2a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	f003 0310 	and.w	r3, r3, #16
 8002b88:	2b10      	cmp	r3, #16
 8002b8a:	d107      	bne.n	8002b9c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2210      	movs	r2, #16
 8002b92:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2204      	movs	r2, #4
 8002b98:	645a      	str	r2, [r3, #68]	; 0x44
 8002b9a:	e002      	b.n	8002ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6859      	ldr	r1, [r3, #4]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	4b1f      	ldr	r3, [pc, #124]	; (8002c34 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8002bb6:	400b      	ands	r3, r1
 8002bb8:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e029      	b.n	8002c2a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bd6:	f7ff f8e9 	bl	8001dac <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d302      	bcc.n	8002bec <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d116      	bne.n	8002c1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	f003 0304 	and.w	r3, r3, #4
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	d00f      	beq.n	8002c1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfe:	f043 0220 	orr.w	r2, r3, #32
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2220      	movs	r2, #32
 8002c0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e007      	b.n	8002c2a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	f003 0304 	and.w	r3, r3, #4
 8002c24:	2b04      	cmp	r3, #4
 8002c26:	d18c      	bne.n	8002b42 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	fe00e800 	.word	0xfe00e800

08002c38 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08a      	sub	sp, #40	; 0x28
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c44:	2300      	movs	r3, #0
 8002c46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c52:	2300      	movs	r3, #0
 8002c54:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	f003 0310 	and.w	r3, r3, #16
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d068      	beq.n	8002d36 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2210      	movs	r2, #16
 8002c6a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c6c:	e049      	b.n	8002d02 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c74:	d045      	beq.n	8002d02 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c76:	f7ff f899 	bl	8001dac <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d302      	bcc.n	8002c8c <I2C_IsErrorOccurred+0x54>
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d13a      	bne.n	8002d02 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c96:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c9e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002caa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cae:	d121      	bne.n	8002cf4 <I2C_IsErrorOccurred+0xbc>
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002cb6:	d01d      	beq.n	8002cf4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002cb8:	7cfb      	ldrb	r3, [r7, #19]
 8002cba:	2b20      	cmp	r3, #32
 8002cbc:	d01a      	beq.n	8002cf4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ccc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002cce:	f7ff f86d 	bl	8001dac <HAL_GetTick>
 8002cd2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cd4:	e00e      	b.n	8002cf4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002cd6:	f7ff f869 	bl	8001dac <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	2b19      	cmp	r3, #25
 8002ce2:	d907      	bls.n	8002cf4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ce4:	6a3b      	ldr	r3, [r7, #32]
 8002ce6:	f043 0320 	orr.w	r3, r3, #32
 8002cea:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002cf2:	e006      	b.n	8002d02 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	f003 0320 	and.w	r3, r3, #32
 8002cfe:	2b20      	cmp	r3, #32
 8002d00:	d1e9      	bne.n	8002cd6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	f003 0320 	and.w	r3, r3, #32
 8002d0c:	2b20      	cmp	r3, #32
 8002d0e:	d003      	beq.n	8002d18 <I2C_IsErrorOccurred+0xe0>
 8002d10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0aa      	beq.n	8002c6e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d103      	bne.n	8002d28 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2220      	movs	r2, #32
 8002d26:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d28:	6a3b      	ldr	r3, [r7, #32]
 8002d2a:	f043 0304 	orr.w	r3, r3, #4
 8002d2e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d00b      	beq.n	8002d60 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d48:	6a3b      	ldr	r3, [r7, #32]
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00b      	beq.n	8002d82 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d6a:	6a3b      	ldr	r3, [r7, #32]
 8002d6c:	f043 0308 	orr.w	r3, r3, #8
 8002d70:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d7a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00b      	beq.n	8002da4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d8c:	6a3b      	ldr	r3, [r7, #32]
 8002d8e:	f043 0302 	orr.w	r3, r3, #2
 8002d92:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d9c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002da4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d01c      	beq.n	8002de6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002dac:	68f8      	ldr	r0, [r7, #12]
 8002dae:	f7ff fdc3 	bl	8002938 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6859      	ldr	r1, [r3, #4]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	4b0d      	ldr	r3, [pc, #52]	; (8002df4 <I2C_IsErrorOccurred+0x1bc>)
 8002dbe:	400b      	ands	r3, r1
 8002dc0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2220      	movs	r2, #32
 8002dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002de6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3728      	adds	r7, #40	; 0x28
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	fe00e800 	.word	0xfe00e800

08002df8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b087      	sub	sp, #28
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	607b      	str	r3, [r7, #4]
 8002e02:	460b      	mov	r3, r1
 8002e04:	817b      	strh	r3, [r7, #10]
 8002e06:	4613      	mov	r3, r2
 8002e08:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e0a:	897b      	ldrh	r3, [r7, #10]
 8002e0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e10:	7a7b      	ldrb	r3, [r7, #9]
 8002e12:	041b      	lsls	r3, r3, #16
 8002e14:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e18:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e26:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685a      	ldr	r2, [r3, #4]
 8002e2e:	6a3b      	ldr	r3, [r7, #32]
 8002e30:	0d5b      	lsrs	r3, r3, #21
 8002e32:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002e36:	4b08      	ldr	r3, [pc, #32]	; (8002e58 <I2C_TransferConfig+0x60>)
 8002e38:	430b      	orrs	r3, r1
 8002e3a:	43db      	mvns	r3, r3
 8002e3c:	ea02 0103 	and.w	r1, r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	697a      	ldr	r2, [r7, #20]
 8002e46:	430a      	orrs	r2, r1
 8002e48:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e4a:	bf00      	nop
 8002e4c:	371c      	adds	r7, #28
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	03ff63ff 	.word	0x03ff63ff

08002e5c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2b20      	cmp	r3, #32
 8002e70:	d138      	bne.n	8002ee4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e032      	b.n	8002ee6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2224      	movs	r2, #36	; 0x24
 8002e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0201 	bic.w	r2, r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002eae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6819      	ldr	r1, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f042 0201 	orr.w	r2, r2, #1
 8002ece:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	e000      	b.n	8002ee6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ee4:	2302      	movs	r3, #2
  }
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr

08002ef2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b085      	sub	sp, #20
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
 8002efa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	2b20      	cmp	r3, #32
 8002f06:	d139      	bne.n	8002f7c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d101      	bne.n	8002f16 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f12:	2302      	movs	r3, #2
 8002f14:	e033      	b.n	8002f7e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2224      	movs	r2, #36	; 0x24
 8002f22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0201 	bic.w	r2, r2, #1
 8002f34:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f44:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	021b      	lsls	r3, r3, #8
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68fa      	ldr	r2, [r7, #12]
 8002f56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 0201 	orr.w	r2, r2, #1
 8002f66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	e000      	b.n	8002f7e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f7c:	2302      	movs	r3, #2
  }
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
	...

08002f8c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002f90:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	40007000 	.word	0x40007000

08002fa8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fb6:	d130      	bne.n	800301a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fb8:	4b23      	ldr	r3, [pc, #140]	; (8003048 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fc4:	d038      	beq.n	8003038 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fc6:	4b20      	ldr	r3, [pc, #128]	; (8003048 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002fce:	4a1e      	ldr	r2, [pc, #120]	; (8003048 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fd0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fd4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fd6:	4b1d      	ldr	r3, [pc, #116]	; (800304c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2232      	movs	r2, #50	; 0x32
 8002fdc:	fb02 f303 	mul.w	r3, r2, r3
 8002fe0:	4a1b      	ldr	r2, [pc, #108]	; (8003050 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe6:	0c9b      	lsrs	r3, r3, #18
 8002fe8:	3301      	adds	r3, #1
 8002fea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fec:	e002      	b.n	8002ff4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ff4:	4b14      	ldr	r3, [pc, #80]	; (8003048 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ff6:	695b      	ldr	r3, [r3, #20]
 8002ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ffc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003000:	d102      	bne.n	8003008 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1f2      	bne.n	8002fee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003008:	4b0f      	ldr	r3, [pc, #60]	; (8003048 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003010:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003014:	d110      	bne.n	8003038 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e00f      	b.n	800303a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800301a:	4b0b      	ldr	r3, [pc, #44]	; (8003048 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003022:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003026:	d007      	beq.n	8003038 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003028:	4b07      	ldr	r3, [pc, #28]	; (8003048 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003030:	4a05      	ldr	r2, [pc, #20]	; (8003048 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003032:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003036:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3714      	adds	r7, #20
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	40007000 	.word	0x40007000
 800304c:	20000008 	.word	0x20000008
 8003050:	431bde83 	.word	0x431bde83

08003054 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b088      	sub	sp, #32
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e3ca      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003066:	4b97      	ldr	r3, [pc, #604]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f003 030c 	and.w	r3, r3, #12
 800306e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003070:	4b94      	ldr	r3, [pc, #592]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	f003 0303 	and.w	r3, r3, #3
 8003078:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0310 	and.w	r3, r3, #16
 8003082:	2b00      	cmp	r3, #0
 8003084:	f000 80e4 	beq.w	8003250 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d007      	beq.n	800309e <HAL_RCC_OscConfig+0x4a>
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	2b0c      	cmp	r3, #12
 8003092:	f040 808b 	bne.w	80031ac <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	2b01      	cmp	r3, #1
 800309a:	f040 8087 	bne.w	80031ac <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800309e:	4b89      	ldr	r3, [pc, #548]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d005      	beq.n	80030b6 <HAL_RCC_OscConfig+0x62>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d101      	bne.n	80030b6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e3a2      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a1a      	ldr	r2, [r3, #32]
 80030ba:	4b82      	ldr	r3, [pc, #520]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0308 	and.w	r3, r3, #8
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d004      	beq.n	80030d0 <HAL_RCC_OscConfig+0x7c>
 80030c6:	4b7f      	ldr	r3, [pc, #508]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030ce:	e005      	b.n	80030dc <HAL_RCC_OscConfig+0x88>
 80030d0:	4b7c      	ldr	r3, [pc, #496]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80030d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030d6:	091b      	lsrs	r3, r3, #4
 80030d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030dc:	4293      	cmp	r3, r2
 80030de:	d223      	bcs.n	8003128 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a1b      	ldr	r3, [r3, #32]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f000 fd55 	bl	8003b94 <RCC_SetFlashLatencyFromMSIRange>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e383      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030f4:	4b73      	ldr	r3, [pc, #460]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a72      	ldr	r2, [pc, #456]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80030fa:	f043 0308 	orr.w	r3, r3, #8
 80030fe:	6013      	str	r3, [r2, #0]
 8003100:	4b70      	ldr	r3, [pc, #448]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6a1b      	ldr	r3, [r3, #32]
 800310c:	496d      	ldr	r1, [pc, #436]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 800310e:	4313      	orrs	r3, r2
 8003110:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003112:	4b6c      	ldr	r3, [pc, #432]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	021b      	lsls	r3, r3, #8
 8003120:	4968      	ldr	r1, [pc, #416]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003122:	4313      	orrs	r3, r2
 8003124:	604b      	str	r3, [r1, #4]
 8003126:	e025      	b.n	8003174 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003128:	4b66      	ldr	r3, [pc, #408]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a65      	ldr	r2, [pc, #404]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 800312e:	f043 0308 	orr.w	r3, r3, #8
 8003132:	6013      	str	r3, [r2, #0]
 8003134:	4b63      	ldr	r3, [pc, #396]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	4960      	ldr	r1, [pc, #384]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003142:	4313      	orrs	r3, r2
 8003144:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003146:	4b5f      	ldr	r3, [pc, #380]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	021b      	lsls	r3, r3, #8
 8003154:	495b      	ldr	r1, [pc, #364]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003156:	4313      	orrs	r3, r2
 8003158:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d109      	bne.n	8003174 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	4618      	mov	r0, r3
 8003166:	f000 fd15 	bl	8003b94 <RCC_SetFlashLatencyFromMSIRange>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d001      	beq.n	8003174 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e343      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003174:	f000 fc4a 	bl	8003a0c <HAL_RCC_GetSysClockFreq>
 8003178:	4602      	mov	r2, r0
 800317a:	4b52      	ldr	r3, [pc, #328]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	091b      	lsrs	r3, r3, #4
 8003180:	f003 030f 	and.w	r3, r3, #15
 8003184:	4950      	ldr	r1, [pc, #320]	; (80032c8 <HAL_RCC_OscConfig+0x274>)
 8003186:	5ccb      	ldrb	r3, [r1, r3]
 8003188:	f003 031f 	and.w	r3, r3, #31
 800318c:	fa22 f303 	lsr.w	r3, r2, r3
 8003190:	4a4e      	ldr	r2, [pc, #312]	; (80032cc <HAL_RCC_OscConfig+0x278>)
 8003192:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003194:	4b4e      	ldr	r3, [pc, #312]	; (80032d0 <HAL_RCC_OscConfig+0x27c>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f7fe fdb7 	bl	8001d0c <HAL_InitTick>
 800319e:	4603      	mov	r3, r0
 80031a0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80031a2:	7bfb      	ldrb	r3, [r7, #15]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d052      	beq.n	800324e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80031a8:	7bfb      	ldrb	r3, [r7, #15]
 80031aa:	e327      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d032      	beq.n	800321a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80031b4:	4b43      	ldr	r3, [pc, #268]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a42      	ldr	r2, [pc, #264]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80031ba:	f043 0301 	orr.w	r3, r3, #1
 80031be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031c0:	f7fe fdf4 	bl	8001dac <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031c8:	f7fe fdf0 	bl	8001dac <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e310      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031da:	4b3a      	ldr	r3, [pc, #232]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0f0      	beq.n	80031c8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031e6:	4b37      	ldr	r3, [pc, #220]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a36      	ldr	r2, [pc, #216]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80031ec:	f043 0308 	orr.w	r3, r3, #8
 80031f0:	6013      	str	r3, [r2, #0]
 80031f2:	4b34      	ldr	r3, [pc, #208]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	4931      	ldr	r1, [pc, #196]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003200:	4313      	orrs	r3, r2
 8003202:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003204:	4b2f      	ldr	r3, [pc, #188]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	69db      	ldr	r3, [r3, #28]
 8003210:	021b      	lsls	r3, r3, #8
 8003212:	492c      	ldr	r1, [pc, #176]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003214:	4313      	orrs	r3, r2
 8003216:	604b      	str	r3, [r1, #4]
 8003218:	e01a      	b.n	8003250 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800321a:	4b2a      	ldr	r3, [pc, #168]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a29      	ldr	r2, [pc, #164]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003220:	f023 0301 	bic.w	r3, r3, #1
 8003224:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003226:	f7fe fdc1 	bl	8001dac <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800322e:	f7fe fdbd 	bl	8001dac <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e2dd      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003240:	4b20      	ldr	r3, [pc, #128]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1f0      	bne.n	800322e <HAL_RCC_OscConfig+0x1da>
 800324c:	e000      	b.n	8003250 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800324e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	d074      	beq.n	8003346 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	2b08      	cmp	r3, #8
 8003260:	d005      	beq.n	800326e <HAL_RCC_OscConfig+0x21a>
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	2b0c      	cmp	r3, #12
 8003266:	d10e      	bne.n	8003286 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	2b03      	cmp	r3, #3
 800326c:	d10b      	bne.n	8003286 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800326e:	4b15      	ldr	r3, [pc, #84]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d064      	beq.n	8003344 <HAL_RCC_OscConfig+0x2f0>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d160      	bne.n	8003344 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e2ba      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800328e:	d106      	bne.n	800329e <HAL_RCC_OscConfig+0x24a>
 8003290:	4b0c      	ldr	r3, [pc, #48]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a0b      	ldr	r2, [pc, #44]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 8003296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800329a:	6013      	str	r3, [r2, #0]
 800329c:	e026      	b.n	80032ec <HAL_RCC_OscConfig+0x298>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032a6:	d115      	bne.n	80032d4 <HAL_RCC_OscConfig+0x280>
 80032a8:	4b06      	ldr	r3, [pc, #24]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a05      	ldr	r2, [pc, #20]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80032ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032b2:	6013      	str	r3, [r2, #0]
 80032b4:	4b03      	ldr	r3, [pc, #12]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a02      	ldr	r2, [pc, #8]	; (80032c4 <HAL_RCC_OscConfig+0x270>)
 80032ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032be:	6013      	str	r3, [r2, #0]
 80032c0:	e014      	b.n	80032ec <HAL_RCC_OscConfig+0x298>
 80032c2:	bf00      	nop
 80032c4:	40021000 	.word	0x40021000
 80032c8:	0800bd50 	.word	0x0800bd50
 80032cc:	20000008 	.word	0x20000008
 80032d0:	2000000c 	.word	0x2000000c
 80032d4:	4ba0      	ldr	r3, [pc, #640]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a9f      	ldr	r2, [pc, #636]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80032da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032de:	6013      	str	r3, [r2, #0]
 80032e0:	4b9d      	ldr	r3, [pc, #628]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a9c      	ldr	r2, [pc, #624]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80032e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d013      	beq.n	800331c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f4:	f7fe fd5a 	bl	8001dac <HAL_GetTick>
 80032f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032fa:	e008      	b.n	800330e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032fc:	f7fe fd56 	bl	8001dac <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b64      	cmp	r3, #100	; 0x64
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e276      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800330e:	4b92      	ldr	r3, [pc, #584]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d0f0      	beq.n	80032fc <HAL_RCC_OscConfig+0x2a8>
 800331a:	e014      	b.n	8003346 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331c:	f7fe fd46 	bl	8001dac <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003324:	f7fe fd42 	bl	8001dac <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b64      	cmp	r3, #100	; 0x64
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e262      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003336:	4b88      	ldr	r3, [pc, #544]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f0      	bne.n	8003324 <HAL_RCC_OscConfig+0x2d0>
 8003342:	e000      	b.n	8003346 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003344:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d060      	beq.n	8003414 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	2b04      	cmp	r3, #4
 8003356:	d005      	beq.n	8003364 <HAL_RCC_OscConfig+0x310>
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	2b0c      	cmp	r3, #12
 800335c:	d119      	bne.n	8003392 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	2b02      	cmp	r3, #2
 8003362:	d116      	bne.n	8003392 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003364:	4b7c      	ldr	r3, [pc, #496]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800336c:	2b00      	cmp	r3, #0
 800336e:	d005      	beq.n	800337c <HAL_RCC_OscConfig+0x328>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d101      	bne.n	800337c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e23f      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800337c:	4b76      	ldr	r3, [pc, #472]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	061b      	lsls	r3, r3, #24
 800338a:	4973      	ldr	r1, [pc, #460]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 800338c:	4313      	orrs	r3, r2
 800338e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003390:	e040      	b.n	8003414 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d023      	beq.n	80033e2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800339a:	4b6f      	ldr	r3, [pc, #444]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a6e      	ldr	r2, [pc, #440]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80033a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a6:	f7fe fd01 	bl	8001dac <HAL_GetTick>
 80033aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033ac:	e008      	b.n	80033c0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033ae:	f7fe fcfd 	bl	8001dac <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e21d      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033c0:	4b65      	ldr	r3, [pc, #404]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d0f0      	beq.n	80033ae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033cc:	4b62      	ldr	r3, [pc, #392]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	061b      	lsls	r3, r3, #24
 80033da:	495f      	ldr	r1, [pc, #380]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80033dc:	4313      	orrs	r3, r2
 80033de:	604b      	str	r3, [r1, #4]
 80033e0:	e018      	b.n	8003414 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033e2:	4b5d      	ldr	r3, [pc, #372]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a5c      	ldr	r2, [pc, #368]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80033e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ee:	f7fe fcdd 	bl	8001dac <HAL_GetTick>
 80033f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033f4:	e008      	b.n	8003408 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033f6:	f7fe fcd9 	bl	8001dac <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d901      	bls.n	8003408 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e1f9      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003408:	4b53      	ldr	r3, [pc, #332]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1f0      	bne.n	80033f6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0308 	and.w	r3, r3, #8
 800341c:	2b00      	cmp	r3, #0
 800341e:	d03c      	beq.n	800349a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	695b      	ldr	r3, [r3, #20]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d01c      	beq.n	8003462 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003428:	4b4b      	ldr	r3, [pc, #300]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 800342a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800342e:	4a4a      	ldr	r2, [pc, #296]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 8003430:	f043 0301 	orr.w	r3, r3, #1
 8003434:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003438:	f7fe fcb8 	bl	8001dac <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003440:	f7fe fcb4 	bl	8001dac <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e1d4      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003452:	4b41      	ldr	r3, [pc, #260]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 8003454:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d0ef      	beq.n	8003440 <HAL_RCC_OscConfig+0x3ec>
 8003460:	e01b      	b.n	800349a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003462:	4b3d      	ldr	r3, [pc, #244]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 8003464:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003468:	4a3b      	ldr	r2, [pc, #236]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 800346a:	f023 0301 	bic.w	r3, r3, #1
 800346e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003472:	f7fe fc9b 	bl	8001dac <HAL_GetTick>
 8003476:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003478:	e008      	b.n	800348c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800347a:	f7fe fc97 	bl	8001dac <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e1b7      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800348c:	4b32      	ldr	r3, [pc, #200]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 800348e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1ef      	bne.n	800347a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0304 	and.w	r3, r3, #4
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 80a6 	beq.w	80035f4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034a8:	2300      	movs	r3, #0
 80034aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80034ac:	4b2a      	ldr	r3, [pc, #168]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80034ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d10d      	bne.n	80034d4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034b8:	4b27      	ldr	r3, [pc, #156]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80034ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034bc:	4a26      	ldr	r2, [pc, #152]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80034be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034c2:	6593      	str	r3, [r2, #88]	; 0x58
 80034c4:	4b24      	ldr	r3, [pc, #144]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 80034c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034cc:	60bb      	str	r3, [r7, #8]
 80034ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034d0:	2301      	movs	r3, #1
 80034d2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034d4:	4b21      	ldr	r3, [pc, #132]	; (800355c <HAL_RCC_OscConfig+0x508>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d118      	bne.n	8003512 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034e0:	4b1e      	ldr	r3, [pc, #120]	; (800355c <HAL_RCC_OscConfig+0x508>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a1d      	ldr	r2, [pc, #116]	; (800355c <HAL_RCC_OscConfig+0x508>)
 80034e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034ec:	f7fe fc5e 	bl	8001dac <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034f4:	f7fe fc5a 	bl	8001dac <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e17a      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003506:	4b15      	ldr	r3, [pc, #84]	; (800355c <HAL_RCC_OscConfig+0x508>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800350e:	2b00      	cmp	r3, #0
 8003510:	d0f0      	beq.n	80034f4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	2b01      	cmp	r3, #1
 8003518:	d108      	bne.n	800352c <HAL_RCC_OscConfig+0x4d8>
 800351a:	4b0f      	ldr	r3, [pc, #60]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 800351c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003520:	4a0d      	ldr	r2, [pc, #52]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 8003522:	f043 0301 	orr.w	r3, r3, #1
 8003526:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800352a:	e029      	b.n	8003580 <HAL_RCC_OscConfig+0x52c>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	2b05      	cmp	r3, #5
 8003532:	d115      	bne.n	8003560 <HAL_RCC_OscConfig+0x50c>
 8003534:	4b08      	ldr	r3, [pc, #32]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 8003536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800353a:	4a07      	ldr	r2, [pc, #28]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 800353c:	f043 0304 	orr.w	r3, r3, #4
 8003540:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003544:	4b04      	ldr	r3, [pc, #16]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 8003546:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800354a:	4a03      	ldr	r2, [pc, #12]	; (8003558 <HAL_RCC_OscConfig+0x504>)
 800354c:	f043 0301 	orr.w	r3, r3, #1
 8003550:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003554:	e014      	b.n	8003580 <HAL_RCC_OscConfig+0x52c>
 8003556:	bf00      	nop
 8003558:	40021000 	.word	0x40021000
 800355c:	40007000 	.word	0x40007000
 8003560:	4b9c      	ldr	r3, [pc, #624]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 8003562:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003566:	4a9b      	ldr	r2, [pc, #620]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 8003568:	f023 0301 	bic.w	r3, r3, #1
 800356c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003570:	4b98      	ldr	r3, [pc, #608]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 8003572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003576:	4a97      	ldr	r2, [pc, #604]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 8003578:	f023 0304 	bic.w	r3, r3, #4
 800357c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d016      	beq.n	80035b6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003588:	f7fe fc10 	bl	8001dac <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800358e:	e00a      	b.n	80035a6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003590:	f7fe fc0c 	bl	8001dac <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	f241 3288 	movw	r2, #5000	; 0x1388
 800359e:	4293      	cmp	r3, r2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e12a      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035a6:	4b8b      	ldr	r3, [pc, #556]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 80035a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ac:	f003 0302 	and.w	r3, r3, #2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d0ed      	beq.n	8003590 <HAL_RCC_OscConfig+0x53c>
 80035b4:	e015      	b.n	80035e2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b6:	f7fe fbf9 	bl	8001dac <HAL_GetTick>
 80035ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035bc:	e00a      	b.n	80035d4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035be:	f7fe fbf5 	bl	8001dac <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d901      	bls.n	80035d4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e113      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035d4:	4b7f      	ldr	r3, [pc, #508]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1ed      	bne.n	80035be <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035e2:	7ffb      	ldrb	r3, [r7, #31]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d105      	bne.n	80035f4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035e8:	4b7a      	ldr	r3, [pc, #488]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 80035ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ec:	4a79      	ldr	r2, [pc, #484]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 80035ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035f2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 80fe 	beq.w	80037fa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003602:	2b02      	cmp	r3, #2
 8003604:	f040 80d0 	bne.w	80037a8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003608:	4b72      	ldr	r3, [pc, #456]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f003 0203 	and.w	r2, r3, #3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003618:	429a      	cmp	r2, r3
 800361a:	d130      	bne.n	800367e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003626:	3b01      	subs	r3, #1
 8003628:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800362a:	429a      	cmp	r2, r3
 800362c:	d127      	bne.n	800367e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003638:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800363a:	429a      	cmp	r2, r3
 800363c:	d11f      	bne.n	800367e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003648:	2a07      	cmp	r2, #7
 800364a:	bf14      	ite	ne
 800364c:	2201      	movne	r2, #1
 800364e:	2200      	moveq	r2, #0
 8003650:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003652:	4293      	cmp	r3, r2
 8003654:	d113      	bne.n	800367e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003660:	085b      	lsrs	r3, r3, #1
 8003662:	3b01      	subs	r3, #1
 8003664:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003666:	429a      	cmp	r2, r3
 8003668:	d109      	bne.n	800367e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003674:	085b      	lsrs	r3, r3, #1
 8003676:	3b01      	subs	r3, #1
 8003678:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800367a:	429a      	cmp	r2, r3
 800367c:	d06e      	beq.n	800375c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800367e:	69bb      	ldr	r3, [r7, #24]
 8003680:	2b0c      	cmp	r3, #12
 8003682:	d069      	beq.n	8003758 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003684:	4b53      	ldr	r3, [pc, #332]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d105      	bne.n	800369c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003690:	4b50      	ldr	r3, [pc, #320]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e0ad      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80036a0:	4b4c      	ldr	r3, [pc, #304]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a4b      	ldr	r2, [pc, #300]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 80036a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036aa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036ac:	f7fe fb7e 	bl	8001dac <HAL_GetTick>
 80036b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036b2:	e008      	b.n	80036c6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036b4:	f7fe fb7a 	bl	8001dac <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d901      	bls.n	80036c6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e09a      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036c6:	4b43      	ldr	r3, [pc, #268]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1f0      	bne.n	80036b4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036d2:	4b40      	ldr	r3, [pc, #256]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	4b40      	ldr	r3, [pc, #256]	; (80037d8 <HAL_RCC_OscConfig+0x784>)
 80036d8:	4013      	ands	r3, r2
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80036e2:	3a01      	subs	r2, #1
 80036e4:	0112      	lsls	r2, r2, #4
 80036e6:	4311      	orrs	r1, r2
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80036ec:	0212      	lsls	r2, r2, #8
 80036ee:	4311      	orrs	r1, r2
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80036f4:	0852      	lsrs	r2, r2, #1
 80036f6:	3a01      	subs	r2, #1
 80036f8:	0552      	lsls	r2, r2, #21
 80036fa:	4311      	orrs	r1, r2
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003700:	0852      	lsrs	r2, r2, #1
 8003702:	3a01      	subs	r2, #1
 8003704:	0652      	lsls	r2, r2, #25
 8003706:	4311      	orrs	r1, r2
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800370c:	0912      	lsrs	r2, r2, #4
 800370e:	0452      	lsls	r2, r2, #17
 8003710:	430a      	orrs	r2, r1
 8003712:	4930      	ldr	r1, [pc, #192]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 8003714:	4313      	orrs	r3, r2
 8003716:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003718:	4b2e      	ldr	r3, [pc, #184]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a2d      	ldr	r2, [pc, #180]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 800371e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003722:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003724:	4b2b      	ldr	r3, [pc, #172]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	4a2a      	ldr	r2, [pc, #168]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 800372a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800372e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003730:	f7fe fb3c 	bl	8001dac <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003738:	f7fe fb38 	bl	8001dac <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e058      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800374a:	4b22      	ldr	r3, [pc, #136]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d0f0      	beq.n	8003738 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003756:	e050      	b.n	80037fa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e04f      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800375c:	4b1d      	ldr	r3, [pc, #116]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d148      	bne.n	80037fa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003768:	4b1a      	ldr	r3, [pc, #104]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a19      	ldr	r2, [pc, #100]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 800376e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003772:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003774:	4b17      	ldr	r3, [pc, #92]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	4a16      	ldr	r2, [pc, #88]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 800377a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800377e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003780:	f7fe fb14 	bl	8001dac <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003788:	f7fe fb10 	bl	8001dac <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e030      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800379a:	4b0e      	ldr	r3, [pc, #56]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0x734>
 80037a6:	e028      	b.n	80037fa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	2b0c      	cmp	r3, #12
 80037ac:	d023      	beq.n	80037f6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ae:	4b09      	ldr	r3, [pc, #36]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a08      	ldr	r2, [pc, #32]	; (80037d4 <HAL_RCC_OscConfig+0x780>)
 80037b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ba:	f7fe faf7 	bl	8001dac <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037c0:	e00c      	b.n	80037dc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c2:	f7fe faf3 	bl	8001dac <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d905      	bls.n	80037dc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e013      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
 80037d4:	40021000 	.word	0x40021000
 80037d8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037dc:	4b09      	ldr	r3, [pc, #36]	; (8003804 <HAL_RCC_OscConfig+0x7b0>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1ec      	bne.n	80037c2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80037e8:	4b06      	ldr	r3, [pc, #24]	; (8003804 <HAL_RCC_OscConfig+0x7b0>)
 80037ea:	68da      	ldr	r2, [r3, #12]
 80037ec:	4905      	ldr	r1, [pc, #20]	; (8003804 <HAL_RCC_OscConfig+0x7b0>)
 80037ee:	4b06      	ldr	r3, [pc, #24]	; (8003808 <HAL_RCC_OscConfig+0x7b4>)
 80037f0:	4013      	ands	r3, r2
 80037f2:	60cb      	str	r3, [r1, #12]
 80037f4:	e001      	b.n	80037fa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e000      	b.n	80037fc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3720      	adds	r7, #32
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	40021000 	.word	0x40021000
 8003808:	feeefffc 	.word	0xfeeefffc

0800380c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d101      	bne.n	8003820 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e0e7      	b.n	80039f0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003820:	4b75      	ldr	r3, [pc, #468]	; (80039f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0307 	and.w	r3, r3, #7
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	429a      	cmp	r2, r3
 800382c:	d910      	bls.n	8003850 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800382e:	4b72      	ldr	r3, [pc, #456]	; (80039f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f023 0207 	bic.w	r2, r3, #7
 8003836:	4970      	ldr	r1, [pc, #448]	; (80039f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	4313      	orrs	r3, r2
 800383c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800383e:	4b6e      	ldr	r3, [pc, #440]	; (80039f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0307 	and.w	r3, r3, #7
 8003846:	683a      	ldr	r2, [r7, #0]
 8003848:	429a      	cmp	r2, r3
 800384a:	d001      	beq.n	8003850 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e0cf      	b.n	80039f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d010      	beq.n	800387e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	4b66      	ldr	r3, [pc, #408]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003868:	429a      	cmp	r2, r3
 800386a:	d908      	bls.n	800387e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800386c:	4b63      	ldr	r3, [pc, #396]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	4960      	ldr	r1, [pc, #384]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 800387a:	4313      	orrs	r3, r2
 800387c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b00      	cmp	r3, #0
 8003888:	d04c      	beq.n	8003924 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	2b03      	cmp	r3, #3
 8003890:	d107      	bne.n	80038a2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003892:	4b5a      	ldr	r3, [pc, #360]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d121      	bne.n	80038e2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e0a6      	b.n	80039f0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d107      	bne.n	80038ba <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038aa:	4b54      	ldr	r3, [pc, #336]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d115      	bne.n	80038e2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e09a      	b.n	80039f0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d107      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038c2:	4b4e      	ldr	r3, [pc, #312]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d109      	bne.n	80038e2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e08e      	b.n	80039f0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038d2:	4b4a      	ldr	r3, [pc, #296]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e086      	b.n	80039f0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038e2:	4b46      	ldr	r3, [pc, #280]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f023 0203 	bic.w	r2, r3, #3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	4943      	ldr	r1, [pc, #268]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038f4:	f7fe fa5a 	bl	8001dac <HAL_GetTick>
 80038f8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038fa:	e00a      	b.n	8003912 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038fc:	f7fe fa56 	bl	8001dac <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	f241 3288 	movw	r2, #5000	; 0x1388
 800390a:	4293      	cmp	r3, r2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e06e      	b.n	80039f0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003912:	4b3a      	ldr	r3, [pc, #232]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 020c 	and.w	r2, r3, #12
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	429a      	cmp	r2, r3
 8003922:	d1eb      	bne.n	80038fc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d010      	beq.n	8003952 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689a      	ldr	r2, [r3, #8]
 8003934:	4b31      	ldr	r3, [pc, #196]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800393c:	429a      	cmp	r2, r3
 800393e:	d208      	bcs.n	8003952 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003940:	4b2e      	ldr	r3, [pc, #184]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	492b      	ldr	r1, [pc, #172]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 800394e:	4313      	orrs	r3, r2
 8003950:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003952:	4b29      	ldr	r3, [pc, #164]	; (80039f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	429a      	cmp	r2, r3
 800395e:	d210      	bcs.n	8003982 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003960:	4b25      	ldr	r3, [pc, #148]	; (80039f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f023 0207 	bic.w	r2, r3, #7
 8003968:	4923      	ldr	r1, [pc, #140]	; (80039f8 <HAL_RCC_ClockConfig+0x1ec>)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	4313      	orrs	r3, r2
 800396e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003970:	4b21      	ldr	r3, [pc, #132]	; (80039f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0307 	and.w	r3, r3, #7
 8003978:	683a      	ldr	r2, [r7, #0]
 800397a:	429a      	cmp	r2, r3
 800397c:	d001      	beq.n	8003982 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e036      	b.n	80039f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0304 	and.w	r3, r3, #4
 800398a:	2b00      	cmp	r3, #0
 800398c:	d008      	beq.n	80039a0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800398e:	4b1b      	ldr	r3, [pc, #108]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	4918      	ldr	r1, [pc, #96]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 800399c:	4313      	orrs	r3, r2
 800399e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0308 	and.w	r3, r3, #8
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d009      	beq.n	80039c0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039ac:	4b13      	ldr	r3, [pc, #76]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	691b      	ldr	r3, [r3, #16]
 80039b8:	00db      	lsls	r3, r3, #3
 80039ba:	4910      	ldr	r1, [pc, #64]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039c0:	f000 f824 	bl	8003a0c <HAL_RCC_GetSysClockFreq>
 80039c4:	4602      	mov	r2, r0
 80039c6:	4b0d      	ldr	r3, [pc, #52]	; (80039fc <HAL_RCC_ClockConfig+0x1f0>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	091b      	lsrs	r3, r3, #4
 80039cc:	f003 030f 	and.w	r3, r3, #15
 80039d0:	490b      	ldr	r1, [pc, #44]	; (8003a00 <HAL_RCC_ClockConfig+0x1f4>)
 80039d2:	5ccb      	ldrb	r3, [r1, r3]
 80039d4:	f003 031f 	and.w	r3, r3, #31
 80039d8:	fa22 f303 	lsr.w	r3, r2, r3
 80039dc:	4a09      	ldr	r2, [pc, #36]	; (8003a04 <HAL_RCC_ClockConfig+0x1f8>)
 80039de:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039e0:	4b09      	ldr	r3, [pc, #36]	; (8003a08 <HAL_RCC_ClockConfig+0x1fc>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7fe f991 	bl	8001d0c <HAL_InitTick>
 80039ea:	4603      	mov	r3, r0
 80039ec:	72fb      	strb	r3, [r7, #11]

  return status;
 80039ee:	7afb      	ldrb	r3, [r7, #11]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	40022000 	.word	0x40022000
 80039fc:	40021000 	.word	0x40021000
 8003a00:	0800bd50 	.word	0x0800bd50
 8003a04:	20000008 	.word	0x20000008
 8003a08:	2000000c 	.word	0x2000000c

08003a0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b089      	sub	sp, #36	; 0x24
 8003a10:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a12:	2300      	movs	r3, #0
 8003a14:	61fb      	str	r3, [r7, #28]
 8003a16:	2300      	movs	r3, #0
 8003a18:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a1a:	4b3e      	ldr	r3, [pc, #248]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 030c 	and.w	r3, r3, #12
 8003a22:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a24:	4b3b      	ldr	r3, [pc, #236]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	f003 0303 	and.w	r3, r3, #3
 8003a2c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d005      	beq.n	8003a40 <HAL_RCC_GetSysClockFreq+0x34>
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	2b0c      	cmp	r3, #12
 8003a38:	d121      	bne.n	8003a7e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d11e      	bne.n	8003a7e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a40:	4b34      	ldr	r3, [pc, #208]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0308 	and.w	r3, r3, #8
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d107      	bne.n	8003a5c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a4c:	4b31      	ldr	r3, [pc, #196]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a52:	0a1b      	lsrs	r3, r3, #8
 8003a54:	f003 030f 	and.w	r3, r3, #15
 8003a58:	61fb      	str	r3, [r7, #28]
 8003a5a:	e005      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a5c:	4b2d      	ldr	r3, [pc, #180]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	091b      	lsrs	r3, r3, #4
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a68:	4a2b      	ldr	r2, [pc, #172]	; (8003b18 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a70:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10d      	bne.n	8003a94 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a7c:	e00a      	b.n	8003a94 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	2b04      	cmp	r3, #4
 8003a82:	d102      	bne.n	8003a8a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a84:	4b25      	ldr	r3, [pc, #148]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x110>)
 8003a86:	61bb      	str	r3, [r7, #24]
 8003a88:	e004      	b.n	8003a94 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	2b08      	cmp	r3, #8
 8003a8e:	d101      	bne.n	8003a94 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a90:	4b23      	ldr	r3, [pc, #140]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a92:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	2b0c      	cmp	r3, #12
 8003a98:	d134      	bne.n	8003b04 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a9a:	4b1e      	ldr	r3, [pc, #120]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	f003 0303 	and.w	r3, r3, #3
 8003aa2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d003      	beq.n	8003ab2 <HAL_RCC_GetSysClockFreq+0xa6>
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d003      	beq.n	8003ab8 <HAL_RCC_GetSysClockFreq+0xac>
 8003ab0:	e005      	b.n	8003abe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003ab2:	4b1a      	ldr	r3, [pc, #104]	; (8003b1c <HAL_RCC_GetSysClockFreq+0x110>)
 8003ab4:	617b      	str	r3, [r7, #20]
      break;
 8003ab6:	e005      	b.n	8003ac4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ab8:	4b19      	ldr	r3, [pc, #100]	; (8003b20 <HAL_RCC_GetSysClockFreq+0x114>)
 8003aba:	617b      	str	r3, [r7, #20]
      break;
 8003abc:	e002      	b.n	8003ac4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	617b      	str	r3, [r7, #20]
      break;
 8003ac2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ac4:	4b13      	ldr	r3, [pc, #76]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	091b      	lsrs	r3, r3, #4
 8003aca:	f003 0307 	and.w	r3, r3, #7
 8003ace:	3301      	adds	r3, #1
 8003ad0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ad2:	4b10      	ldr	r3, [pc, #64]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	0a1b      	lsrs	r3, r3, #8
 8003ad8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	fb03 f202 	mul.w	r2, r3, r2
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003aea:	4b0a      	ldr	r3, [pc, #40]	; (8003b14 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	0e5b      	lsrs	r3, r3, #25
 8003af0:	f003 0303 	and.w	r3, r3, #3
 8003af4:	3301      	adds	r3, #1
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b02:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b04:	69bb      	ldr	r3, [r7, #24]
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3724      	adds	r7, #36	; 0x24
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	40021000 	.word	0x40021000
 8003b18:	0800bd68 	.word	0x0800bd68
 8003b1c:	00f42400 	.word	0x00f42400
 8003b20:	007a1200 	.word	0x007a1200

08003b24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b28:	4b03      	ldr	r3, [pc, #12]	; (8003b38 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	20000008 	.word	0x20000008

08003b3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b40:	f7ff fff0 	bl	8003b24 <HAL_RCC_GetHCLKFreq>
 8003b44:	4602      	mov	r2, r0
 8003b46:	4b06      	ldr	r3, [pc, #24]	; (8003b60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	0a1b      	lsrs	r3, r3, #8
 8003b4c:	f003 0307 	and.w	r3, r3, #7
 8003b50:	4904      	ldr	r1, [pc, #16]	; (8003b64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b52:	5ccb      	ldrb	r3, [r1, r3]
 8003b54:	f003 031f 	and.w	r3, r3, #31
 8003b58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	40021000 	.word	0x40021000
 8003b64:	0800bd60 	.word	0x0800bd60

08003b68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b6c:	f7ff ffda 	bl	8003b24 <HAL_RCC_GetHCLKFreq>
 8003b70:	4602      	mov	r2, r0
 8003b72:	4b06      	ldr	r3, [pc, #24]	; (8003b8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	0adb      	lsrs	r3, r3, #11
 8003b78:	f003 0307 	and.w	r3, r3, #7
 8003b7c:	4904      	ldr	r1, [pc, #16]	; (8003b90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b7e:	5ccb      	ldrb	r3, [r1, r3]
 8003b80:	f003 031f 	and.w	r3, r3, #31
 8003b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	0800bd60 	.word	0x0800bd60

08003b94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003ba0:	4b2a      	ldr	r3, [pc, #168]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003bac:	f7ff f9ee 	bl	8002f8c <HAL_PWREx_GetVoltageRange>
 8003bb0:	6178      	str	r0, [r7, #20]
 8003bb2:	e014      	b.n	8003bde <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bb4:	4b25      	ldr	r3, [pc, #148]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb8:	4a24      	ldr	r2, [pc, #144]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bbe:	6593      	str	r3, [r2, #88]	; 0x58
 8003bc0:	4b22      	ldr	r3, [pc, #136]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bc8:	60fb      	str	r3, [r7, #12]
 8003bca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003bcc:	f7ff f9de 	bl	8002f8c <HAL_PWREx_GetVoltageRange>
 8003bd0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003bd2:	4b1e      	ldr	r3, [pc, #120]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bd6:	4a1d      	ldr	r2, [pc, #116]	; (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bdc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003be4:	d10b      	bne.n	8003bfe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b80      	cmp	r3, #128	; 0x80
 8003bea:	d919      	bls.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2ba0      	cmp	r3, #160	; 0xa0
 8003bf0:	d902      	bls.n	8003bf8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	613b      	str	r3, [r7, #16]
 8003bf6:	e013      	b.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	613b      	str	r3, [r7, #16]
 8003bfc:	e010      	b.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b80      	cmp	r3, #128	; 0x80
 8003c02:	d902      	bls.n	8003c0a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003c04:	2303      	movs	r3, #3
 8003c06:	613b      	str	r3, [r7, #16]
 8003c08:	e00a      	b.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b80      	cmp	r3, #128	; 0x80
 8003c0e:	d102      	bne.n	8003c16 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c10:	2302      	movs	r3, #2
 8003c12:	613b      	str	r3, [r7, #16]
 8003c14:	e004      	b.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2b70      	cmp	r3, #112	; 0x70
 8003c1a:	d101      	bne.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003c20:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f023 0207 	bic.w	r2, r3, #7
 8003c28:	4909      	ldr	r1, [pc, #36]	; (8003c50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c30:	4b07      	ldr	r3, [pc, #28]	; (8003c50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d001      	beq.n	8003c42 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e000      	b.n	8003c44 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3718      	adds	r7, #24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	40022000 	.word	0x40022000

08003c54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c60:	2300      	movs	r3, #0
 8003c62:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d041      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c74:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003c78:	d02a      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003c7a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003c7e:	d824      	bhi.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003c84:	d008      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003c86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003c8a:	d81e      	bhi.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00a      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003c90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c94:	d010      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c96:	e018      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c98:	4b86      	ldr	r3, [pc, #536]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	4a85      	ldr	r2, [pc, #532]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ca2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ca4:	e015      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	3304      	adds	r3, #4
 8003caa:	2100      	movs	r1, #0
 8003cac:	4618      	mov	r0, r3
 8003cae:	f000 fabb 	bl	8004228 <RCCEx_PLLSAI1_Config>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003cb6:	e00c      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	3320      	adds	r3, #32
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f000 fba6 	bl	8004410 <RCCEx_PLLSAI2_Config>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003cc8:	e003      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	74fb      	strb	r3, [r7, #19]
      break;
 8003cce:	e000      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003cd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cd2:	7cfb      	ldrb	r3, [r7, #19]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10b      	bne.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003cd8:	4b76      	ldr	r3, [pc, #472]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cde:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ce6:	4973      	ldr	r1, [pc, #460]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003cee:	e001      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cf0:	7cfb      	ldrb	r3, [r7, #19]
 8003cf2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d041      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d04:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003d08:	d02a      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003d0a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003d0e:	d824      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d10:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d14:	d008      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d16:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d1a:	d81e      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00a      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003d20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d24:	d010      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003d26:	e018      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d28:	4b62      	ldr	r3, [pc, #392]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	4a61      	ldr	r2, [pc, #388]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d32:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d34:	e015      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	3304      	adds	r3, #4
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f000 fa73 	bl	8004228 <RCCEx_PLLSAI1_Config>
 8003d42:	4603      	mov	r3, r0
 8003d44:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d46:	e00c      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	3320      	adds	r3, #32
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fb5e 	bl	8004410 <RCCEx_PLLSAI2_Config>
 8003d54:	4603      	mov	r3, r0
 8003d56:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d58:	e003      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	74fb      	strb	r3, [r7, #19]
      break;
 8003d5e:	e000      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003d60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d62:	7cfb      	ldrb	r3, [r7, #19]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d10b      	bne.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d68:	4b52      	ldr	r3, [pc, #328]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d6e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d76:	494f      	ldr	r1, [pc, #316]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003d7e:	e001      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d80:	7cfb      	ldrb	r3, [r7, #19]
 8003d82:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 80a0 	beq.w	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d92:	2300      	movs	r3, #0
 8003d94:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d96:	4b47      	ldr	r3, [pc, #284]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d101      	bne.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003da2:	2301      	movs	r3, #1
 8003da4:	e000      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003da6:	2300      	movs	r3, #0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00d      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dac:	4b41      	ldr	r3, [pc, #260]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db0:	4a40      	ldr	r2, [pc, #256]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003db6:	6593      	str	r3, [r2, #88]	; 0x58
 8003db8:	4b3e      	ldr	r3, [pc, #248]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc0:	60bb      	str	r3, [r7, #8]
 8003dc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dc8:	4b3b      	ldr	r3, [pc, #236]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a3a      	ldr	r2, [pc, #232]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003dce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dd2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003dd4:	f7fd ffea 	bl	8001dac <HAL_GetTick>
 8003dd8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003dda:	e009      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ddc:	f7fd ffe6 	bl	8001dac <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d902      	bls.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	74fb      	strb	r3, [r7, #19]
        break;
 8003dee:	e005      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003df0:	4b31      	ldr	r3, [pc, #196]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d0ef      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003dfc:	7cfb      	ldrb	r3, [r7, #19]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d15c      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e02:	4b2c      	ldr	r3, [pc, #176]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e0c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d01f      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d019      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e20:	4b24      	ldr	r3, [pc, #144]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e2a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e2c:	4b21      	ldr	r3, [pc, #132]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e32:	4a20      	ldr	r2, [pc, #128]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e3c:	4b1d      	ldr	r3, [pc, #116]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e42:	4a1c      	ldr	r2, [pc, #112]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e4c:	4a19      	ldr	r2, [pc, #100]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d016      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5e:	f7fd ffa5 	bl	8001dac <HAL_GetTick>
 8003e62:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e64:	e00b      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e66:	f7fd ffa1 	bl	8001dac <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d902      	bls.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	74fb      	strb	r3, [r7, #19]
            break;
 8003e7c:	e006      	b.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e7e:	4b0d      	ldr	r3, [pc, #52]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e84:	f003 0302 	and.w	r3, r3, #2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0ec      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003e8c:	7cfb      	ldrb	r3, [r7, #19]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10c      	bne.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e92:	4b08      	ldr	r3, [pc, #32]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ea2:	4904      	ldr	r1, [pc, #16]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003eaa:	e009      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003eac:	7cfb      	ldrb	r3, [r7, #19]
 8003eae:	74bb      	strb	r3, [r7, #18]
 8003eb0:	e006      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003eb2:	bf00      	nop
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ebc:	7cfb      	ldrb	r3, [r7, #19]
 8003ebe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ec0:	7c7b      	ldrb	r3, [r7, #17]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d105      	bne.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec6:	4b9e      	ldr	r3, [pc, #632]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eca:	4a9d      	ldr	r2, [pc, #628]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ecc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ed0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00a      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ede:	4b98      	ldr	r3, [pc, #608]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ee4:	f023 0203 	bic.w	r2, r3, #3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eec:	4994      	ldr	r1, [pc, #592]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00a      	beq.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f00:	4b8f      	ldr	r3, [pc, #572]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f06:	f023 020c 	bic.w	r2, r3, #12
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f0e:	498c      	ldr	r1, [pc, #560]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0304 	and.w	r3, r3, #4
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d00a      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f22:	4b87      	ldr	r3, [pc, #540]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f28:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f30:	4983      	ldr	r1, [pc, #524]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0308 	and.w	r3, r3, #8
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d00a      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f44:	4b7e      	ldr	r3, [pc, #504]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f4a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f52:	497b      	ldr	r1, [pc, #492]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0310 	and.w	r3, r3, #16
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00a      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f66:	4b76      	ldr	r3, [pc, #472]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f74:	4972      	ldr	r1, [pc, #456]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0320 	and.w	r3, r3, #32
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00a      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f88:	4b6d      	ldr	r3, [pc, #436]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f8e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f96:	496a      	ldr	r1, [pc, #424]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00a      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003faa:	4b65      	ldr	r3, [pc, #404]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb8:	4961      	ldr	r1, [pc, #388]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d00a      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003fcc:	4b5c      	ldr	r3, [pc, #368]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fda:	4959      	ldr	r1, [pc, #356]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00a      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fee:	4b54      	ldr	r3, [pc, #336]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ffc:	4950      	ldr	r1, [pc, #320]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800400c:	2b00      	cmp	r3, #0
 800400e:	d00a      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004010:	4b4b      	ldr	r3, [pc, #300]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004016:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800401e:	4948      	ldr	r1, [pc, #288]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004020:	4313      	orrs	r3, r2
 8004022:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00a      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004032:	4b43      	ldr	r3, [pc, #268]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004034:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004038:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004040:	493f      	ldr	r1, [pc, #252]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004042:	4313      	orrs	r3, r2
 8004044:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d028      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004054:	4b3a      	ldr	r3, [pc, #232]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800405a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004062:	4937      	ldr	r1, [pc, #220]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004064:	4313      	orrs	r3, r2
 8004066:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800406e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004072:	d106      	bne.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004074:	4b32      	ldr	r3, [pc, #200]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	4a31      	ldr	r2, [pc, #196]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800407a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800407e:	60d3      	str	r3, [r2, #12]
 8004080:	e011      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004086:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800408a:	d10c      	bne.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	3304      	adds	r3, #4
 8004090:	2101      	movs	r1, #1
 8004092:	4618      	mov	r0, r3
 8004094:	f000 f8c8 	bl	8004228 <RCCEx_PLLSAI1_Config>
 8004098:	4603      	mov	r3, r0
 800409a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800409c:	7cfb      	ldrb	r3, [r7, #19]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80040a2:	7cfb      	ldrb	r3, [r7, #19]
 80040a4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d028      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80040b2:	4b23      	ldr	r3, [pc, #140]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c0:	491f      	ldr	r1, [pc, #124]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040d0:	d106      	bne.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040d2:	4b1b      	ldr	r3, [pc, #108]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	4a1a      	ldr	r2, [pc, #104]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040dc:	60d3      	str	r3, [r2, #12]
 80040de:	e011      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80040e8:	d10c      	bne.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	3304      	adds	r3, #4
 80040ee:	2101      	movs	r1, #1
 80040f0:	4618      	mov	r0, r3
 80040f2:	f000 f899 	bl	8004228 <RCCEx_PLLSAI1_Config>
 80040f6:	4603      	mov	r3, r0
 80040f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040fa:	7cfb      	ldrb	r3, [r7, #19]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d001      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004100:	7cfb      	ldrb	r3, [r7, #19]
 8004102:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d02b      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004110:	4b0b      	ldr	r3, [pc, #44]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004116:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800411e:	4908      	ldr	r1, [pc, #32]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004120:	4313      	orrs	r3, r2
 8004122:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800412a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800412e:	d109      	bne.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004130:	4b03      	ldr	r3, [pc, #12]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	4a02      	ldr	r2, [pc, #8]	; (8004140 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004136:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800413a:	60d3      	str	r3, [r2, #12]
 800413c:	e014      	b.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800413e:	bf00      	nop
 8004140:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004148:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800414c:	d10c      	bne.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	3304      	adds	r3, #4
 8004152:	2101      	movs	r1, #1
 8004154:	4618      	mov	r0, r3
 8004156:	f000 f867 	bl	8004228 <RCCEx_PLLSAI1_Config>
 800415a:	4603      	mov	r3, r0
 800415c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800415e:	7cfb      	ldrb	r3, [r7, #19]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d001      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004164:	7cfb      	ldrb	r3, [r7, #19]
 8004166:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d02f      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004174:	4b2b      	ldr	r3, [pc, #172]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800417a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004182:	4928      	ldr	r1, [pc, #160]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004184:	4313      	orrs	r3, r2
 8004186:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800418e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004192:	d10d      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3304      	adds	r3, #4
 8004198:	2102      	movs	r1, #2
 800419a:	4618      	mov	r0, r3
 800419c:	f000 f844 	bl	8004228 <RCCEx_PLLSAI1_Config>
 80041a0:	4603      	mov	r3, r0
 80041a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041a4:	7cfb      	ldrb	r3, [r7, #19]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d014      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80041aa:	7cfb      	ldrb	r3, [r7, #19]
 80041ac:	74bb      	strb	r3, [r7, #18]
 80041ae:	e011      	b.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041b8:	d10c      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	3320      	adds	r3, #32
 80041be:	2102      	movs	r1, #2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f000 f925 	bl	8004410 <RCCEx_PLLSAI2_Config>
 80041c6:	4603      	mov	r3, r0
 80041c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041ca:	7cfb      	ldrb	r3, [r7, #19]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d001      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80041d0:	7cfb      	ldrb	r3, [r7, #19]
 80041d2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00a      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80041e0:	4b10      	ldr	r3, [pc, #64]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041e6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041ee:	490d      	ldr	r1, [pc, #52]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00b      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004202:	4b08      	ldr	r3, [pc, #32]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004208:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004212:	4904      	ldr	r1, [pc, #16]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004214:	4313      	orrs	r3, r2
 8004216:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800421a:	7cbb      	ldrb	r3, [r7, #18]
}
 800421c:	4618      	mov	r0, r3
 800421e:	3718      	adds	r7, #24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}
 8004224:	40021000 	.word	0x40021000

08004228 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004232:	2300      	movs	r3, #0
 8004234:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004236:	4b75      	ldr	r3, [pc, #468]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f003 0303 	and.w	r3, r3, #3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d018      	beq.n	8004274 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004242:	4b72      	ldr	r3, [pc, #456]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	f003 0203 	and.w	r2, r3, #3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d10d      	bne.n	800426e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
       ||
 8004256:	2b00      	cmp	r3, #0
 8004258:	d009      	beq.n	800426e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800425a:	4b6c      	ldr	r3, [pc, #432]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	091b      	lsrs	r3, r3, #4
 8004260:	f003 0307 	and.w	r3, r3, #7
 8004264:	1c5a      	adds	r2, r3, #1
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
       ||
 800426a:	429a      	cmp	r2, r3
 800426c:	d047      	beq.n	80042fe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	73fb      	strb	r3, [r7, #15]
 8004272:	e044      	b.n	80042fe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b03      	cmp	r3, #3
 800427a:	d018      	beq.n	80042ae <RCCEx_PLLSAI1_Config+0x86>
 800427c:	2b03      	cmp	r3, #3
 800427e:	d825      	bhi.n	80042cc <RCCEx_PLLSAI1_Config+0xa4>
 8004280:	2b01      	cmp	r3, #1
 8004282:	d002      	beq.n	800428a <RCCEx_PLLSAI1_Config+0x62>
 8004284:	2b02      	cmp	r3, #2
 8004286:	d009      	beq.n	800429c <RCCEx_PLLSAI1_Config+0x74>
 8004288:	e020      	b.n	80042cc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800428a:	4b60      	ldr	r3, [pc, #384]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b00      	cmp	r3, #0
 8004294:	d11d      	bne.n	80042d2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800429a:	e01a      	b.n	80042d2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800429c:	4b5b      	ldr	r3, [pc, #364]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d116      	bne.n	80042d6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042ac:	e013      	b.n	80042d6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80042ae:	4b57      	ldr	r3, [pc, #348]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d10f      	bne.n	80042da <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80042ba:	4b54      	ldr	r3, [pc, #336]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d109      	bne.n	80042da <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80042ca:	e006      	b.n	80042da <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	73fb      	strb	r3, [r7, #15]
      break;
 80042d0:	e004      	b.n	80042dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042d2:	bf00      	nop
 80042d4:	e002      	b.n	80042dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042d6:	bf00      	nop
 80042d8:	e000      	b.n	80042dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042da:	bf00      	nop
    }

    if(status == HAL_OK)
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10d      	bne.n	80042fe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80042e2:	4b4a      	ldr	r3, [pc, #296]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6819      	ldr	r1, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	3b01      	subs	r3, #1
 80042f4:	011b      	lsls	r3, r3, #4
 80042f6:	430b      	orrs	r3, r1
 80042f8:	4944      	ldr	r1, [pc, #272]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80042fe:	7bfb      	ldrb	r3, [r7, #15]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d17d      	bne.n	8004400 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004304:	4b41      	ldr	r3, [pc, #260]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a40      	ldr	r2, [pc, #256]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 800430a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800430e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004310:	f7fd fd4c 	bl	8001dac <HAL_GetTick>
 8004314:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004316:	e009      	b.n	800432c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004318:	f7fd fd48 	bl	8001dac <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b02      	cmp	r3, #2
 8004324:	d902      	bls.n	800432c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	73fb      	strb	r3, [r7, #15]
        break;
 800432a:	e005      	b.n	8004338 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800432c:	4b37      	ldr	r3, [pc, #220]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1ef      	bne.n	8004318 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004338:	7bfb      	ldrb	r3, [r7, #15]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d160      	bne.n	8004400 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d111      	bne.n	8004368 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004344:	4b31      	ldr	r3, [pc, #196]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800434c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	6892      	ldr	r2, [r2, #8]
 8004354:	0211      	lsls	r1, r2, #8
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	68d2      	ldr	r2, [r2, #12]
 800435a:	0912      	lsrs	r2, r2, #4
 800435c:	0452      	lsls	r2, r2, #17
 800435e:	430a      	orrs	r2, r1
 8004360:	492a      	ldr	r1, [pc, #168]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004362:	4313      	orrs	r3, r2
 8004364:	610b      	str	r3, [r1, #16]
 8004366:	e027      	b.n	80043b8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	2b01      	cmp	r3, #1
 800436c:	d112      	bne.n	8004394 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800436e:	4b27      	ldr	r3, [pc, #156]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004376:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	6892      	ldr	r2, [r2, #8]
 800437e:	0211      	lsls	r1, r2, #8
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	6912      	ldr	r2, [r2, #16]
 8004384:	0852      	lsrs	r2, r2, #1
 8004386:	3a01      	subs	r2, #1
 8004388:	0552      	lsls	r2, r2, #21
 800438a:	430a      	orrs	r2, r1
 800438c:	491f      	ldr	r1, [pc, #124]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 800438e:	4313      	orrs	r3, r2
 8004390:	610b      	str	r3, [r1, #16]
 8004392:	e011      	b.n	80043b8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004394:	4b1d      	ldr	r3, [pc, #116]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800439c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	6892      	ldr	r2, [r2, #8]
 80043a4:	0211      	lsls	r1, r2, #8
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	6952      	ldr	r2, [r2, #20]
 80043aa:	0852      	lsrs	r2, r2, #1
 80043ac:	3a01      	subs	r2, #1
 80043ae:	0652      	lsls	r2, r2, #25
 80043b0:	430a      	orrs	r2, r1
 80043b2:	4916      	ldr	r1, [pc, #88]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80043b8:	4b14      	ldr	r3, [pc, #80]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a13      	ldr	r2, [pc, #76]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80043c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043c4:	f7fd fcf2 	bl	8001dac <HAL_GetTick>
 80043c8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043ca:	e009      	b.n	80043e0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043cc:	f7fd fcee 	bl	8001dac <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d902      	bls.n	80043e0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	73fb      	strb	r3, [r7, #15]
          break;
 80043de:	e005      	b.n	80043ec <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043e0:	4b0a      	ldr	r3, [pc, #40]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d0ef      	beq.n	80043cc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d106      	bne.n	8004400 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80043f2:	4b06      	ldr	r3, [pc, #24]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043f4:	691a      	ldr	r2, [r3, #16]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	4904      	ldr	r1, [pc, #16]	; (800440c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004400:	7bfb      	ldrb	r3, [r7, #15]
}
 8004402:	4618      	mov	r0, r3
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	40021000 	.word	0x40021000

08004410 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800441a:	2300      	movs	r3, #0
 800441c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800441e:	4b6a      	ldr	r3, [pc, #424]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f003 0303 	and.w	r3, r3, #3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d018      	beq.n	800445c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800442a:	4b67      	ldr	r3, [pc, #412]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	f003 0203 	and.w	r2, r3, #3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	429a      	cmp	r2, r3
 8004438:	d10d      	bne.n	8004456 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
       ||
 800443e:	2b00      	cmp	r3, #0
 8004440:	d009      	beq.n	8004456 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004442:	4b61      	ldr	r3, [pc, #388]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	091b      	lsrs	r3, r3, #4
 8004448:	f003 0307 	and.w	r3, r3, #7
 800444c:	1c5a      	adds	r2, r3, #1
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
       ||
 8004452:	429a      	cmp	r2, r3
 8004454:	d047      	beq.n	80044e6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	73fb      	strb	r3, [r7, #15]
 800445a:	e044      	b.n	80044e6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2b03      	cmp	r3, #3
 8004462:	d018      	beq.n	8004496 <RCCEx_PLLSAI2_Config+0x86>
 8004464:	2b03      	cmp	r3, #3
 8004466:	d825      	bhi.n	80044b4 <RCCEx_PLLSAI2_Config+0xa4>
 8004468:	2b01      	cmp	r3, #1
 800446a:	d002      	beq.n	8004472 <RCCEx_PLLSAI2_Config+0x62>
 800446c:	2b02      	cmp	r3, #2
 800446e:	d009      	beq.n	8004484 <RCCEx_PLLSAI2_Config+0x74>
 8004470:	e020      	b.n	80044b4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004472:	4b55      	ldr	r3, [pc, #340]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d11d      	bne.n	80044ba <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004482:	e01a      	b.n	80044ba <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004484:	4b50      	ldr	r3, [pc, #320]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800448c:	2b00      	cmp	r3, #0
 800448e:	d116      	bne.n	80044be <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004494:	e013      	b.n	80044be <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004496:	4b4c      	ldr	r3, [pc, #304]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d10f      	bne.n	80044c2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80044a2:	4b49      	ldr	r3, [pc, #292]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d109      	bne.n	80044c2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80044b2:	e006      	b.n	80044c2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	73fb      	strb	r3, [r7, #15]
      break;
 80044b8:	e004      	b.n	80044c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80044ba:	bf00      	nop
 80044bc:	e002      	b.n	80044c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80044be:	bf00      	nop
 80044c0:	e000      	b.n	80044c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80044c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80044c4:	7bfb      	ldrb	r3, [r7, #15]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10d      	bne.n	80044e6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80044ca:	4b3f      	ldr	r3, [pc, #252]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6819      	ldr	r1, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	3b01      	subs	r3, #1
 80044dc:	011b      	lsls	r3, r3, #4
 80044de:	430b      	orrs	r3, r1
 80044e0:	4939      	ldr	r1, [pc, #228]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80044e6:	7bfb      	ldrb	r3, [r7, #15]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d167      	bne.n	80045bc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80044ec:	4b36      	ldr	r3, [pc, #216]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a35      	ldr	r2, [pc, #212]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044f8:	f7fd fc58 	bl	8001dac <HAL_GetTick>
 80044fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80044fe:	e009      	b.n	8004514 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004500:	f7fd fc54 	bl	8001dac <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d902      	bls.n	8004514 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	73fb      	strb	r3, [r7, #15]
        break;
 8004512:	e005      	b.n	8004520 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004514:	4b2c      	ldr	r3, [pc, #176]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1ef      	bne.n	8004500 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004520:	7bfb      	ldrb	r3, [r7, #15]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d14a      	bne.n	80045bc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d111      	bne.n	8004550 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800452c:	4b26      	ldr	r3, [pc, #152]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	6892      	ldr	r2, [r2, #8]
 800453c:	0211      	lsls	r1, r2, #8
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	68d2      	ldr	r2, [r2, #12]
 8004542:	0912      	lsrs	r2, r2, #4
 8004544:	0452      	lsls	r2, r2, #17
 8004546:	430a      	orrs	r2, r1
 8004548:	491f      	ldr	r1, [pc, #124]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800454a:	4313      	orrs	r3, r2
 800454c:	614b      	str	r3, [r1, #20]
 800454e:	e011      	b.n	8004574 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004550:	4b1d      	ldr	r3, [pc, #116]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004558:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	6892      	ldr	r2, [r2, #8]
 8004560:	0211      	lsls	r1, r2, #8
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6912      	ldr	r2, [r2, #16]
 8004566:	0852      	lsrs	r2, r2, #1
 8004568:	3a01      	subs	r2, #1
 800456a:	0652      	lsls	r2, r2, #25
 800456c:	430a      	orrs	r2, r1
 800456e:	4916      	ldr	r1, [pc, #88]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004570:	4313      	orrs	r3, r2
 8004572:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004574:	4b14      	ldr	r3, [pc, #80]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a13      	ldr	r2, [pc, #76]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800457a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800457e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004580:	f7fd fc14 	bl	8001dac <HAL_GetTick>
 8004584:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004586:	e009      	b.n	800459c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004588:	f7fd fc10 	bl	8001dac <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d902      	bls.n	800459c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	73fb      	strb	r3, [r7, #15]
          break;
 800459a:	e005      	b.n	80045a8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800459c:	4b0a      	ldr	r3, [pc, #40]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d0ef      	beq.n	8004588 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80045a8:	7bfb      	ldrb	r3, [r7, #15]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d106      	bne.n	80045bc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80045ae:	4b06      	ldr	r3, [pc, #24]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045b0:	695a      	ldr	r2, [r3, #20]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	4904      	ldr	r1, [pc, #16]	; (80045c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	40021000 	.word	0x40021000

080045cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e095      	b.n	800470a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d108      	bne.n	80045f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045ee:	d009      	beq.n	8004604 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	61da      	str	r2, [r3, #28]
 80045f6:	e005      	b.n	8004604 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d106      	bne.n	8004624 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f7fd f950 	bl	80018c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2202      	movs	r2, #2
 8004628:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800463a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004644:	d902      	bls.n	800464c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004646:	2300      	movs	r3, #0
 8004648:	60fb      	str	r3, [r7, #12]
 800464a:	e002      	b.n	8004652 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800464c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004650:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800465a:	d007      	beq.n	800466c <HAL_SPI_Init+0xa0>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004664:	d002      	beq.n	800466c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800467c:	431a      	orrs	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	431a      	orrs	r2, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	695b      	ldr	r3, [r3, #20]
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	431a      	orrs	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	699b      	ldr	r3, [r3, #24]
 8004696:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800469a:	431a      	orrs	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	69db      	ldr	r3, [r3, #28]
 80046a0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80046a4:	431a      	orrs	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ae:	ea42 0103 	orr.w	r1, r2, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	0c1b      	lsrs	r3, r3, #16
 80046c8:	f003 0204 	and.w	r2, r3, #4
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d0:	f003 0310 	and.w	r3, r3, #16
 80046d4:	431a      	orrs	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046da:	f003 0308 	and.w	r3, r3, #8
 80046de:	431a      	orrs	r2, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80046e8:	ea42 0103 	orr.w	r1, r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	430a      	orrs	r2, r1
 80046f8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b088      	sub	sp, #32
 8004716:	af00      	add	r7, sp, #0
 8004718:	60f8      	str	r0, [r7, #12]
 800471a:	60b9      	str	r1, [r7, #8]
 800471c:	603b      	str	r3, [r7, #0]
 800471e:	4613      	mov	r3, r2
 8004720:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004722:	2300      	movs	r3, #0
 8004724:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800472c:	2b01      	cmp	r3, #1
 800472e:	d101      	bne.n	8004734 <HAL_SPI_Transmit+0x22>
 8004730:	2302      	movs	r3, #2
 8004732:	e15f      	b.n	80049f4 <HAL_SPI_Transmit+0x2e2>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800473c:	f7fd fb36 	bl	8001dac <HAL_GetTick>
 8004740:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004742:	88fb      	ldrh	r3, [r7, #6]
 8004744:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b01      	cmp	r3, #1
 8004750:	d002      	beq.n	8004758 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004752:	2302      	movs	r3, #2
 8004754:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004756:	e148      	b.n	80049ea <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d002      	beq.n	8004764 <HAL_SPI_Transmit+0x52>
 800475e:	88fb      	ldrh	r3, [r7, #6]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d102      	bne.n	800476a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004768:	e13f      	b.n	80049ea <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2203      	movs	r2, #3
 800476e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	88fa      	ldrh	r2, [r7, #6]
 8004782:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	88fa      	ldrh	r2, [r7, #6]
 8004788:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2200      	movs	r2, #0
 8004794:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047b4:	d10f      	bne.n	80047d6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047e0:	2b40      	cmp	r3, #64	; 0x40
 80047e2:	d007      	beq.n	80047f4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80047fc:	d94f      	bls.n	800489e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d002      	beq.n	800480c <HAL_SPI_Transmit+0xfa>
 8004806:	8afb      	ldrh	r3, [r7, #22]
 8004808:	2b01      	cmp	r3, #1
 800480a:	d142      	bne.n	8004892 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004810:	881a      	ldrh	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481c:	1c9a      	adds	r2, r3, #2
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004826:	b29b      	uxth	r3, r3
 8004828:	3b01      	subs	r3, #1
 800482a:	b29a      	uxth	r2, r3
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004830:	e02f      	b.n	8004892 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b02      	cmp	r3, #2
 800483e:	d112      	bne.n	8004866 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004844:	881a      	ldrh	r2, [r3, #0]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004850:	1c9a      	adds	r2, r3, #2
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800485a:	b29b      	uxth	r3, r3
 800485c:	3b01      	subs	r3, #1
 800485e:	b29a      	uxth	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004864:	e015      	b.n	8004892 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004866:	f7fd faa1 	bl	8001dac <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	683a      	ldr	r2, [r7, #0]
 8004872:	429a      	cmp	r2, r3
 8004874:	d803      	bhi.n	800487e <HAL_SPI_Transmit+0x16c>
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800487c:	d102      	bne.n	8004884 <HAL_SPI_Transmit+0x172>
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d106      	bne.n	8004892 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8004890:	e0ab      	b.n	80049ea <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004896:	b29b      	uxth	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1ca      	bne.n	8004832 <HAL_SPI_Transmit+0x120>
 800489c:	e080      	b.n	80049a0 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d002      	beq.n	80048ac <HAL_SPI_Transmit+0x19a>
 80048a6:	8afb      	ldrh	r3, [r7, #22]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d174      	bne.n	8004996 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d912      	bls.n	80048dc <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ba:	881a      	ldrh	r2, [r3, #0]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c6:	1c9a      	adds	r2, r3, #2
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	3b02      	subs	r3, #2
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80048da:	e05c      	b.n	8004996 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	330c      	adds	r3, #12
 80048e6:	7812      	ldrb	r2, [r2, #0]
 80048e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	3b01      	subs	r3, #1
 80048fc:	b29a      	uxth	r2, r3
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004902:	e048      	b.n	8004996 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	2b02      	cmp	r3, #2
 8004910:	d12b      	bne.n	800496a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004916:	b29b      	uxth	r3, r3
 8004918:	2b01      	cmp	r3, #1
 800491a:	d912      	bls.n	8004942 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004920:	881a      	ldrh	r2, [r3, #0]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800492c:	1c9a      	adds	r2, r3, #2
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004936:	b29b      	uxth	r3, r3
 8004938:	3b02      	subs	r3, #2
 800493a:	b29a      	uxth	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004940:	e029      	b.n	8004996 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	330c      	adds	r3, #12
 800494c:	7812      	ldrb	r2, [r2, #0]
 800494e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004954:	1c5a      	adds	r2, r3, #1
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800495e:	b29b      	uxth	r3, r3
 8004960:	3b01      	subs	r3, #1
 8004962:	b29a      	uxth	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004968:	e015      	b.n	8004996 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800496a:	f7fd fa1f 	bl	8001dac <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	683a      	ldr	r2, [r7, #0]
 8004976:	429a      	cmp	r2, r3
 8004978:	d803      	bhi.n	8004982 <HAL_SPI_Transmit+0x270>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004980:	d102      	bne.n	8004988 <HAL_SPI_Transmit+0x276>
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d106      	bne.n	8004996 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8004994:	e029      	b.n	80049ea <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800499a:	b29b      	uxth	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1b1      	bne.n	8004904 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049a0:	69ba      	ldr	r2, [r7, #24]
 80049a2:	6839      	ldr	r1, [r7, #0]
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f000 fcf9 	bl	800539c <SPI_EndRxTxTransaction>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d002      	beq.n	80049b6 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2220      	movs	r2, #32
 80049b4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10a      	bne.n	80049d4 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049be:	2300      	movs	r3, #0
 80049c0:	613b      	str	r3, [r7, #16]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	613b      	str	r3, [r7, #16]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	613b      	str	r3, [r7, #16]
 80049d2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d002      	beq.n	80049e2 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	77fb      	strb	r3, [r7, #31]
 80049e0:	e003      	b.n	80049ea <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80049f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3720      	adds	r7, #32
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b088      	sub	sp, #32
 8004a00:	af02      	add	r7, sp, #8
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	4613      	mov	r3, r2
 8004a0a:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d002      	beq.n	8004a22 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a20:	e11a      	b.n	8004c58 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a2a:	d112      	bne.n	8004a52 <HAL_SPI_Receive+0x56>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d10e      	bne.n	8004a52 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2204      	movs	r2, #4
 8004a38:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004a3c:	88fa      	ldrh	r2, [r7, #6]
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	9300      	str	r3, [sp, #0]
 8004a42:	4613      	mov	r3, r2
 8004a44:	68ba      	ldr	r2, [r7, #8]
 8004a46:	68b9      	ldr	r1, [r7, #8]
 8004a48:	68f8      	ldr	r0, [r7, #12]
 8004a4a:	f000 f90e 	bl	8004c6a <HAL_SPI_TransmitReceive>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	e107      	b.n	8004c62 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d101      	bne.n	8004a60 <HAL_SPI_Receive+0x64>
 8004a5c:	2302      	movs	r3, #2
 8004a5e:	e100      	b.n	8004c62 <HAL_SPI_Receive+0x266>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a68:	f7fd f9a0 	bl	8001dac <HAL_GetTick>
 8004a6c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d002      	beq.n	8004a7a <HAL_SPI_Receive+0x7e>
 8004a74:	88fb      	ldrh	r3, [r7, #6]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d102      	bne.n	8004a80 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a7e:	e0eb      	b.n	8004c58 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2204      	movs	r2, #4
 8004a84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	88fa      	ldrh	r2, [r7, #6]
 8004a98:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	88fa      	ldrh	r2, [r7, #6]
 8004aa0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004aca:	d908      	bls.n	8004ade <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685a      	ldr	r2, [r3, #4]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004ada:	605a      	str	r2, [r3, #4]
 8004adc:	e007      	b.n	8004aee <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	685a      	ldr	r2, [r3, #4]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004aec:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004af6:	d10f      	bne.n	8004b18 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b06:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004b16:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b22:	2b40      	cmp	r3, #64	; 0x40
 8004b24:	d007      	beq.n	8004b36 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b34:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b3e:	d86f      	bhi.n	8004c20 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004b40:	e034      	b.n	8004bac <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d117      	bne.n	8004b80 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f103 020c 	add.w	r2, r3, #12
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5c:	7812      	ldrb	r2, [r2, #0]
 8004b5e:	b2d2      	uxtb	r2, r2
 8004b60:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b66:	1c5a      	adds	r2, r3, #1
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	3b01      	subs	r3, #1
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004b7e:	e015      	b.n	8004bac <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b80:	f7fd f914 	bl	8001dac <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	683a      	ldr	r2, [r7, #0]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d803      	bhi.n	8004b98 <HAL_SPI_Receive+0x19c>
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b96:	d102      	bne.n	8004b9e <HAL_SPI_Receive+0x1a2>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d106      	bne.n	8004bac <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8004baa:	e055      	b.n	8004c58 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1c4      	bne.n	8004b42 <HAL_SPI_Receive+0x146>
 8004bb8:	e038      	b.n	8004c2c <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d115      	bne.n	8004bf4 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd2:	b292      	uxth	r2, r2
 8004bd4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bda:	1c9a      	adds	r2, r3, #2
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	3b01      	subs	r3, #1
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004bf2:	e015      	b.n	8004c20 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bf4:	f7fd f8da 	bl	8001dac <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	683a      	ldr	r2, [r7, #0]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d803      	bhi.n	8004c0c <HAL_SPI_Receive+0x210>
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0a:	d102      	bne.n	8004c12 <HAL_SPI_Receive+0x216>
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d106      	bne.n	8004c20 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8004c1e:	e01b      	b.n	8004c58 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1c6      	bne.n	8004bba <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	6839      	ldr	r1, [r7, #0]
 8004c30:	68f8      	ldr	r0, [r7, #12]
 8004c32:	f000 fb5b 	bl	80052ec <SPI_EndRxTransaction>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d002      	beq.n	8004c42 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2220      	movs	r2, #32
 8004c40:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	75fb      	strb	r3, [r7, #23]
 8004c4e:	e003      	b.n	8004c58 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3718      	adds	r7, #24
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}

08004c6a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004c6a:	b580      	push	{r7, lr}
 8004c6c:	b08a      	sub	sp, #40	; 0x28
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	60f8      	str	r0, [r7, #12]
 8004c72:	60b9      	str	r1, [r7, #8]
 8004c74:	607a      	str	r2, [r7, #4]
 8004c76:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d101      	bne.n	8004c90 <HAL_SPI_TransmitReceive+0x26>
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	e20a      	b.n	80050a6 <HAL_SPI_TransmitReceive+0x43c>
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c98:	f7fd f888 	bl	8001dac <HAL_GetTick>
 8004c9c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ca4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004cac:	887b      	ldrh	r3, [r7, #2]
 8004cae:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004cb0:	887b      	ldrh	r3, [r7, #2]
 8004cb2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004cb4:	7efb      	ldrb	r3, [r7, #27]
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d00e      	beq.n	8004cd8 <HAL_SPI_TransmitReceive+0x6e>
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cc0:	d106      	bne.n	8004cd0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d102      	bne.n	8004cd0 <HAL_SPI_TransmitReceive+0x66>
 8004cca:	7efb      	ldrb	r3, [r7, #27]
 8004ccc:	2b04      	cmp	r3, #4
 8004cce:	d003      	beq.n	8004cd8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004cd6:	e1e0      	b.n	800509a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d005      	beq.n	8004cea <HAL_SPI_TransmitReceive+0x80>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d002      	beq.n	8004cea <HAL_SPI_TransmitReceive+0x80>
 8004ce4:	887b      	ldrh	r3, [r7, #2]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d103      	bne.n	8004cf2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004cf0:	e1d3      	b.n	800509a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	2b04      	cmp	r3, #4
 8004cfc:	d003      	beq.n	8004d06 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2205      	movs	r2, #5
 8004d02:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	887a      	ldrh	r2, [r7, #2]
 8004d16:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	887a      	ldrh	r2, [r7, #2]
 8004d1e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	887a      	ldrh	r2, [r7, #2]
 8004d2c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	887a      	ldrh	r2, [r7, #2]
 8004d32:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d48:	d802      	bhi.n	8004d50 <HAL_SPI_TransmitReceive+0xe6>
 8004d4a:	8a3b      	ldrh	r3, [r7, #16]
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d908      	bls.n	8004d62 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004d5e:	605a      	str	r2, [r3, #4]
 8004d60:	e007      	b.n	8004d72 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	685a      	ldr	r2, [r3, #4]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004d70:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d7c:	2b40      	cmp	r3, #64	; 0x40
 8004d7e:	d007      	beq.n	8004d90 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d8e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d98:	f240 8081 	bls.w	8004e9e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d002      	beq.n	8004daa <HAL_SPI_TransmitReceive+0x140>
 8004da4:	8a7b      	ldrh	r3, [r7, #18]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d16d      	bne.n	8004e86 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dae:	881a      	ldrh	r2, [r3, #0]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dba:	1c9a      	adds	r2, r3, #2
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	b29a      	uxth	r2, r3
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dce:	e05a      	b.n	8004e86 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d11b      	bne.n	8004e16 <HAL_SPI_TransmitReceive+0x1ac>
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d016      	beq.n	8004e16 <HAL_SPI_TransmitReceive+0x1ac>
 8004de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d113      	bne.n	8004e16 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df2:	881a      	ldrh	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dfe:	1c9a      	adds	r2, r3, #2
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	3b01      	subs	r3, #1
 8004e0c:	b29a      	uxth	r2, r3
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e12:	2300      	movs	r3, #0
 8004e14:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f003 0301 	and.w	r3, r3, #1
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d11c      	bne.n	8004e5e <HAL_SPI_TransmitReceive+0x1f4>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d016      	beq.n	8004e5e <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	b292      	uxth	r2, r2
 8004e3c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e42:	1c9a      	adds	r2, r3, #2
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	3b01      	subs	r3, #1
 8004e52:	b29a      	uxth	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e5e:	f7fc ffa5 	bl	8001dac <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d80b      	bhi.n	8004e86 <HAL_SPI_TransmitReceive+0x21c>
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e74:	d007      	beq.n	8004e86 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8004e84:	e109      	b.n	800509a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d19f      	bne.n	8004dd0 <HAL_SPI_TransmitReceive+0x166>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d199      	bne.n	8004dd0 <HAL_SPI_TransmitReceive+0x166>
 8004e9c:	e0e3      	b.n	8005066 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <HAL_SPI_TransmitReceive+0x244>
 8004ea6:	8a7b      	ldrh	r3, [r7, #18]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	f040 80cf 	bne.w	800504c <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d912      	bls.n	8004ede <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ebc:	881a      	ldrh	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec8:	1c9a      	adds	r2, r3, #2
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	3b02      	subs	r3, #2
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004edc:	e0b6      	b.n	800504c <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	330c      	adds	r3, #12
 8004ee8:	7812      	ldrb	r2, [r2, #0]
 8004eea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef0:	1c5a      	adds	r2, r3, #1
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	3b01      	subs	r3, #1
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f04:	e0a2      	b.n	800504c <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f003 0302 	and.w	r3, r3, #2
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d134      	bne.n	8004f7e <HAL_SPI_TransmitReceive+0x314>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d02f      	beq.n	8004f7e <HAL_SPI_TransmitReceive+0x314>
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d12c      	bne.n	8004f7e <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d912      	bls.n	8004f54 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f32:	881a      	ldrh	r2, [r3, #0]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f3e:	1c9a      	adds	r2, r3, #2
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	3b02      	subs	r3, #2
 8004f4c:	b29a      	uxth	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f52:	e012      	b.n	8004f7a <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	330c      	adds	r3, #12
 8004f5e:	7812      	ldrb	r2, [r2, #0]
 8004f60:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f66:	1c5a      	adds	r2, r3, #1
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	3b01      	subs	r3, #1
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f003 0301 	and.w	r3, r3, #1
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d148      	bne.n	800501e <HAL_SPI_TransmitReceive+0x3b4>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d042      	beq.n	800501e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d923      	bls.n	8004fec <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	68da      	ldr	r2, [r3, #12]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fae:	b292      	uxth	r2, r2
 8004fb0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb6:	1c9a      	adds	r2, r3, #2
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	3b02      	subs	r3, #2
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d81f      	bhi.n	800501a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004fe8:	605a      	str	r2, [r3, #4]
 8004fea:	e016      	b.n	800501a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f103 020c 	add.w	r2, r3, #12
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff8:	7812      	ldrb	r2, [r2, #0]
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800500e:	b29b      	uxth	r3, r3
 8005010:	3b01      	subs	r3, #1
 8005012:	b29a      	uxth	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800501a:	2301      	movs	r3, #1
 800501c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800501e:	f7fc fec5 	bl	8001dac <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800502a:	429a      	cmp	r2, r3
 800502c:	d803      	bhi.n	8005036 <HAL_SPI_TransmitReceive+0x3cc>
 800502e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005034:	d102      	bne.n	800503c <HAL_SPI_TransmitReceive+0x3d2>
 8005036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005038:	2b00      	cmp	r3, #0
 800503a:	d107      	bne.n	800504c <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2201      	movs	r2, #1
 8005046:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800504a:	e026      	b.n	800509a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005050:	b29b      	uxth	r3, r3
 8005052:	2b00      	cmp	r3, #0
 8005054:	f47f af57 	bne.w	8004f06 <HAL_SPI_TransmitReceive+0x29c>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800505e:	b29b      	uxth	r3, r3
 8005060:	2b00      	cmp	r3, #0
 8005062:	f47f af50 	bne.w	8004f06 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005066:	69fa      	ldr	r2, [r7, #28]
 8005068:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800506a:	68f8      	ldr	r0, [r7, #12]
 800506c:	f000 f996 	bl	800539c <SPI_EndRxTxTransaction>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d005      	beq.n	8005082 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2220      	movs	r2, #32
 8005080:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005086:	2b00      	cmp	r3, #0
 8005088:	d003      	beq.n	8005092 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005090:	e003      	b.n	800509a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80050a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3728      	adds	r7, #40	; 0x28
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
	...

080050b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b088      	sub	sp, #32
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	603b      	str	r3, [r7, #0]
 80050bc:	4613      	mov	r3, r2
 80050be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80050c0:	f7fc fe74 	bl	8001dac <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050c8:	1a9b      	subs	r3, r3, r2
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	4413      	add	r3, r2
 80050ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80050d0:	f7fc fe6c 	bl	8001dac <HAL_GetTick>
 80050d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050d6:	4b39      	ldr	r3, [pc, #228]	; (80051bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	015b      	lsls	r3, r3, #5
 80050dc:	0d1b      	lsrs	r3, r3, #20
 80050de:	69fa      	ldr	r2, [r7, #28]
 80050e0:	fb02 f303 	mul.w	r3, r2, r3
 80050e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050e6:	e054      	b.n	8005192 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ee:	d050      	beq.n	8005192 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050f0:	f7fc fe5c 	bl	8001dac <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	69fa      	ldr	r2, [r7, #28]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d902      	bls.n	8005106 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d13d      	bne.n	8005182 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005114:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800511e:	d111      	bne.n	8005144 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005128:	d004      	beq.n	8005134 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005132:	d107      	bne.n	8005144 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005142:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005148:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800514c:	d10f      	bne.n	800516e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800516c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e017      	b.n	80051b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d101      	bne.n	800518c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005188:	2300      	movs	r3, #0
 800518a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	3b01      	subs	r3, #1
 8005190:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	689a      	ldr	r2, [r3, #8]
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	4013      	ands	r3, r2
 800519c:	68ba      	ldr	r2, [r7, #8]
 800519e:	429a      	cmp	r2, r3
 80051a0:	bf0c      	ite	eq
 80051a2:	2301      	moveq	r3, #1
 80051a4:	2300      	movne	r3, #0
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	461a      	mov	r2, r3
 80051aa:	79fb      	ldrb	r3, [r7, #7]
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d19b      	bne.n	80050e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3720      	adds	r7, #32
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	20000008 	.word	0x20000008

080051c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b08a      	sub	sp, #40	; 0x28
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
 80051cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80051ce:	2300      	movs	r3, #0
 80051d0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80051d2:	f7fc fdeb 	bl	8001dac <HAL_GetTick>
 80051d6:	4602      	mov	r2, r0
 80051d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051da:	1a9b      	subs	r3, r3, r2
 80051dc:	683a      	ldr	r2, [r7, #0]
 80051de:	4413      	add	r3, r2
 80051e0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80051e2:	f7fc fde3 	bl	8001dac <HAL_GetTick>
 80051e6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	330c      	adds	r3, #12
 80051ee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80051f0:	4b3d      	ldr	r3, [pc, #244]	; (80052e8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	4613      	mov	r3, r2
 80051f6:	009b      	lsls	r3, r3, #2
 80051f8:	4413      	add	r3, r2
 80051fa:	00da      	lsls	r2, r3, #3
 80051fc:	1ad3      	subs	r3, r2, r3
 80051fe:	0d1b      	lsrs	r3, r3, #20
 8005200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005202:	fb02 f303 	mul.w	r3, r2, r3
 8005206:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005208:	e060      	b.n	80052cc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005210:	d107      	bne.n	8005222 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d104      	bne.n	8005222 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	b2db      	uxtb	r3, r3
 800521e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005220:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005228:	d050      	beq.n	80052cc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800522a:	f7fc fdbf 	bl	8001dac <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	6a3b      	ldr	r3, [r7, #32]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005236:	429a      	cmp	r2, r3
 8005238:	d902      	bls.n	8005240 <SPI_WaitFifoStateUntilTimeout+0x80>
 800523a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523c:	2b00      	cmp	r3, #0
 800523e:	d13d      	bne.n	80052bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	685a      	ldr	r2, [r3, #4]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800524e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005258:	d111      	bne.n	800527e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005262:	d004      	beq.n	800526e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800526c:	d107      	bne.n	800527e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800527c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005282:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005286:	d10f      	bne.n	80052a8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005296:	601a      	str	r2, [r3, #0]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e010      	b.n	80052de <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80052c2:	2300      	movs	r3, #0
 80052c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	3b01      	subs	r3, #1
 80052ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689a      	ldr	r2, [r3, #8]
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	4013      	ands	r3, r2
 80052d6:	687a      	ldr	r2, [r7, #4]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d196      	bne.n	800520a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3728      	adds	r7, #40	; 0x28
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	20000008 	.word	0x20000008

080052ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b086      	sub	sp, #24
 80052f0:	af02      	add	r7, sp, #8
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005300:	d111      	bne.n	8005326 <SPI_EndRxTransaction+0x3a>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800530a:	d004      	beq.n	8005316 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005314:	d107      	bne.n	8005326 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005324:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	9300      	str	r3, [sp, #0]
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	2200      	movs	r2, #0
 800532e:	2180      	movs	r1, #128	; 0x80
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f7ff febd 	bl	80050b0 <SPI_WaitFlagStateUntilTimeout>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d007      	beq.n	800534c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005340:	f043 0220 	orr.w	r2, r3, #32
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e023      	b.n	8005394 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005354:	d11d      	bne.n	8005392 <SPI_EndRxTransaction+0xa6>
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800535e:	d004      	beq.n	800536a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005368:	d113      	bne.n	8005392 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	9300      	str	r3, [sp, #0]
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	2200      	movs	r2, #0
 8005372:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005376:	68f8      	ldr	r0, [r7, #12]
 8005378:	f7ff ff22 	bl	80051c0 <SPI_WaitFifoStateUntilTimeout>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d007      	beq.n	8005392 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005386:	f043 0220 	orr.w	r2, r3, #32
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e000      	b.n	8005394 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af02      	add	r7, sp, #8
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f7ff ff03 	bl	80051c0 <SPI_WaitFifoStateUntilTimeout>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d007      	beq.n	80053d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053c4:	f043 0220 	orr.w	r2, r3, #32
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e027      	b.n	8005420 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	9300      	str	r3, [sp, #0]
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	2200      	movs	r2, #0
 80053d8:	2180      	movs	r1, #128	; 0x80
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f7ff fe68 	bl	80050b0 <SPI_WaitFlagStateUntilTimeout>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d007      	beq.n	80053f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053ea:	f043 0220 	orr.w	r2, r3, #32
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e014      	b.n	8005420 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	9300      	str	r3, [sp, #0]
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005402:	68f8      	ldr	r0, [r7, #12]
 8005404:	f7ff fedc 	bl	80051c0 <SPI_WaitFifoStateUntilTimeout>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d007      	beq.n	800541e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005412:	f043 0220 	orr.w	r2, r3, #32
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e000      	b.n	8005420 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3710      	adds	r7, #16
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e040      	b.n	80054bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800543e:	2b00      	cmp	r3, #0
 8005440:	d106      	bne.n	8005450 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7fc faae 	bl	80019ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2224      	movs	r2, #36	; 0x24
 8005454:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f022 0201 	bic.w	r2, r2, #1
 8005464:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546a:	2b00      	cmp	r3, #0
 800546c:	d002      	beq.n	8005474 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 fb6a 	bl	8005b48 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 f8af 	bl	80055d8 <UART_SetConfig>
 800547a:	4603      	mov	r3, r0
 800547c:	2b01      	cmp	r3, #1
 800547e:	d101      	bne.n	8005484 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e01b      	b.n	80054bc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005492:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	689a      	ldr	r2, [r3, #8]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80054a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f042 0201 	orr.w	r2, r2, #1
 80054b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 fbe9 	bl	8005c8c <UART_CheckIdleState>
 80054ba:	4603      	mov	r3, r0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3708      	adds	r7, #8
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b08a      	sub	sp, #40	; 0x28
 80054c8:	af02      	add	r7, sp, #8
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	603b      	str	r3, [r7, #0]
 80054d0:	4613      	mov	r3, r2
 80054d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80054d8:	2b20      	cmp	r3, #32
 80054da:	d178      	bne.n	80055ce <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d002      	beq.n	80054e8 <HAL_UART_Transmit+0x24>
 80054e2:	88fb      	ldrh	r3, [r7, #6]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d101      	bne.n	80054ec <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e071      	b.n	80055d0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2221      	movs	r2, #33	; 0x21
 80054f8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054fa:	f7fc fc57 	bl	8001dac <HAL_GetTick>
 80054fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	88fa      	ldrh	r2, [r7, #6]
 8005504:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	88fa      	ldrh	r2, [r7, #6]
 800550c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005518:	d108      	bne.n	800552c <HAL_UART_Transmit+0x68>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d104      	bne.n	800552c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005522:	2300      	movs	r3, #0
 8005524:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	61bb      	str	r3, [r7, #24]
 800552a:	e003      	b.n	8005534 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005530:	2300      	movs	r3, #0
 8005532:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005534:	e030      	b.n	8005598 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2200      	movs	r2, #0
 800553e:	2180      	movs	r1, #128	; 0x80
 8005540:	68f8      	ldr	r0, [r7, #12]
 8005542:	f000 fc4b 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d004      	beq.n	8005556 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2220      	movs	r2, #32
 8005550:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	e03c      	b.n	80055d0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d10b      	bne.n	8005574 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	881a      	ldrh	r2, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005568:	b292      	uxth	r2, r2
 800556a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	3302      	adds	r3, #2
 8005570:	61bb      	str	r3, [r7, #24]
 8005572:	e008      	b.n	8005586 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	781a      	ldrb	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	b292      	uxth	r2, r2
 800557e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	3301      	adds	r3, #1
 8005584:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800558c:	b29b      	uxth	r3, r3
 800558e:	3b01      	subs	r3, #1
 8005590:	b29a      	uxth	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800559e:	b29b      	uxth	r3, r3
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d1c8      	bne.n	8005536 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	9300      	str	r3, [sp, #0]
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	2200      	movs	r2, #0
 80055ac:	2140      	movs	r1, #64	; 0x40
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f000 fc14 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d004      	beq.n	80055c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2220      	movs	r2, #32
 80055be:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e005      	b.n	80055d0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2220      	movs	r2, #32
 80055c8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80055ca:	2300      	movs	r3, #0
 80055cc:	e000      	b.n	80055d0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80055ce:	2302      	movs	r3, #2
  }
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3720      	adds	r7, #32
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055dc:	b08a      	sub	sp, #40	; 0x28
 80055de:	af00      	add	r7, sp, #0
 80055e0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055e2:	2300      	movs	r3, #0
 80055e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	689a      	ldr	r2, [r3, #8]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	431a      	orrs	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	431a      	orrs	r2, r3
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	69db      	ldr	r3, [r3, #28]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	4ba4      	ldr	r3, [pc, #656]	; (8005898 <UART_SetConfig+0x2c0>)
 8005608:	4013      	ands	r3, r2
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	6812      	ldr	r2, [r2, #0]
 800560e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005610:	430b      	orrs	r3, r1
 8005612:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	68da      	ldr	r2, [r3, #12]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	430a      	orrs	r2, r1
 8005628:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a99      	ldr	r2, [pc, #612]	; (800589c <UART_SetConfig+0x2c4>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d004      	beq.n	8005644 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005640:	4313      	orrs	r3, r2
 8005642:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005654:	430a      	orrs	r2, r1
 8005656:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a90      	ldr	r2, [pc, #576]	; (80058a0 <UART_SetConfig+0x2c8>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d126      	bne.n	80056b0 <UART_SetConfig+0xd8>
 8005662:	4b90      	ldr	r3, [pc, #576]	; (80058a4 <UART_SetConfig+0x2cc>)
 8005664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005668:	f003 0303 	and.w	r3, r3, #3
 800566c:	2b03      	cmp	r3, #3
 800566e:	d81b      	bhi.n	80056a8 <UART_SetConfig+0xd0>
 8005670:	a201      	add	r2, pc, #4	; (adr r2, 8005678 <UART_SetConfig+0xa0>)
 8005672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005676:	bf00      	nop
 8005678:	08005689 	.word	0x08005689
 800567c:	08005699 	.word	0x08005699
 8005680:	08005691 	.word	0x08005691
 8005684:	080056a1 	.word	0x080056a1
 8005688:	2301      	movs	r3, #1
 800568a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800568e:	e116      	b.n	80058be <UART_SetConfig+0x2e6>
 8005690:	2302      	movs	r3, #2
 8005692:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005696:	e112      	b.n	80058be <UART_SetConfig+0x2e6>
 8005698:	2304      	movs	r3, #4
 800569a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800569e:	e10e      	b.n	80058be <UART_SetConfig+0x2e6>
 80056a0:	2308      	movs	r3, #8
 80056a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056a6:	e10a      	b.n	80058be <UART_SetConfig+0x2e6>
 80056a8:	2310      	movs	r3, #16
 80056aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056ae:	e106      	b.n	80058be <UART_SetConfig+0x2e6>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a7c      	ldr	r2, [pc, #496]	; (80058a8 <UART_SetConfig+0x2d0>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d138      	bne.n	800572c <UART_SetConfig+0x154>
 80056ba:	4b7a      	ldr	r3, [pc, #488]	; (80058a4 <UART_SetConfig+0x2cc>)
 80056bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056c0:	f003 030c 	and.w	r3, r3, #12
 80056c4:	2b0c      	cmp	r3, #12
 80056c6:	d82d      	bhi.n	8005724 <UART_SetConfig+0x14c>
 80056c8:	a201      	add	r2, pc, #4	; (adr r2, 80056d0 <UART_SetConfig+0xf8>)
 80056ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ce:	bf00      	nop
 80056d0:	08005705 	.word	0x08005705
 80056d4:	08005725 	.word	0x08005725
 80056d8:	08005725 	.word	0x08005725
 80056dc:	08005725 	.word	0x08005725
 80056e0:	08005715 	.word	0x08005715
 80056e4:	08005725 	.word	0x08005725
 80056e8:	08005725 	.word	0x08005725
 80056ec:	08005725 	.word	0x08005725
 80056f0:	0800570d 	.word	0x0800570d
 80056f4:	08005725 	.word	0x08005725
 80056f8:	08005725 	.word	0x08005725
 80056fc:	08005725 	.word	0x08005725
 8005700:	0800571d 	.word	0x0800571d
 8005704:	2300      	movs	r3, #0
 8005706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800570a:	e0d8      	b.n	80058be <UART_SetConfig+0x2e6>
 800570c:	2302      	movs	r3, #2
 800570e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005712:	e0d4      	b.n	80058be <UART_SetConfig+0x2e6>
 8005714:	2304      	movs	r3, #4
 8005716:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800571a:	e0d0      	b.n	80058be <UART_SetConfig+0x2e6>
 800571c:	2308      	movs	r3, #8
 800571e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005722:	e0cc      	b.n	80058be <UART_SetConfig+0x2e6>
 8005724:	2310      	movs	r3, #16
 8005726:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800572a:	e0c8      	b.n	80058be <UART_SetConfig+0x2e6>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a5e      	ldr	r2, [pc, #376]	; (80058ac <UART_SetConfig+0x2d4>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d125      	bne.n	8005782 <UART_SetConfig+0x1aa>
 8005736:	4b5b      	ldr	r3, [pc, #364]	; (80058a4 <UART_SetConfig+0x2cc>)
 8005738:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800573c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005740:	2b30      	cmp	r3, #48	; 0x30
 8005742:	d016      	beq.n	8005772 <UART_SetConfig+0x19a>
 8005744:	2b30      	cmp	r3, #48	; 0x30
 8005746:	d818      	bhi.n	800577a <UART_SetConfig+0x1a2>
 8005748:	2b20      	cmp	r3, #32
 800574a:	d00a      	beq.n	8005762 <UART_SetConfig+0x18a>
 800574c:	2b20      	cmp	r3, #32
 800574e:	d814      	bhi.n	800577a <UART_SetConfig+0x1a2>
 8005750:	2b00      	cmp	r3, #0
 8005752:	d002      	beq.n	800575a <UART_SetConfig+0x182>
 8005754:	2b10      	cmp	r3, #16
 8005756:	d008      	beq.n	800576a <UART_SetConfig+0x192>
 8005758:	e00f      	b.n	800577a <UART_SetConfig+0x1a2>
 800575a:	2300      	movs	r3, #0
 800575c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005760:	e0ad      	b.n	80058be <UART_SetConfig+0x2e6>
 8005762:	2302      	movs	r3, #2
 8005764:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005768:	e0a9      	b.n	80058be <UART_SetConfig+0x2e6>
 800576a:	2304      	movs	r3, #4
 800576c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005770:	e0a5      	b.n	80058be <UART_SetConfig+0x2e6>
 8005772:	2308      	movs	r3, #8
 8005774:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005778:	e0a1      	b.n	80058be <UART_SetConfig+0x2e6>
 800577a:	2310      	movs	r3, #16
 800577c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005780:	e09d      	b.n	80058be <UART_SetConfig+0x2e6>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a4a      	ldr	r2, [pc, #296]	; (80058b0 <UART_SetConfig+0x2d8>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d125      	bne.n	80057d8 <UART_SetConfig+0x200>
 800578c:	4b45      	ldr	r3, [pc, #276]	; (80058a4 <UART_SetConfig+0x2cc>)
 800578e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005792:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005796:	2bc0      	cmp	r3, #192	; 0xc0
 8005798:	d016      	beq.n	80057c8 <UART_SetConfig+0x1f0>
 800579a:	2bc0      	cmp	r3, #192	; 0xc0
 800579c:	d818      	bhi.n	80057d0 <UART_SetConfig+0x1f8>
 800579e:	2b80      	cmp	r3, #128	; 0x80
 80057a0:	d00a      	beq.n	80057b8 <UART_SetConfig+0x1e0>
 80057a2:	2b80      	cmp	r3, #128	; 0x80
 80057a4:	d814      	bhi.n	80057d0 <UART_SetConfig+0x1f8>
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d002      	beq.n	80057b0 <UART_SetConfig+0x1d8>
 80057aa:	2b40      	cmp	r3, #64	; 0x40
 80057ac:	d008      	beq.n	80057c0 <UART_SetConfig+0x1e8>
 80057ae:	e00f      	b.n	80057d0 <UART_SetConfig+0x1f8>
 80057b0:	2300      	movs	r3, #0
 80057b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057b6:	e082      	b.n	80058be <UART_SetConfig+0x2e6>
 80057b8:	2302      	movs	r3, #2
 80057ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057be:	e07e      	b.n	80058be <UART_SetConfig+0x2e6>
 80057c0:	2304      	movs	r3, #4
 80057c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057c6:	e07a      	b.n	80058be <UART_SetConfig+0x2e6>
 80057c8:	2308      	movs	r3, #8
 80057ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057ce:	e076      	b.n	80058be <UART_SetConfig+0x2e6>
 80057d0:	2310      	movs	r3, #16
 80057d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057d6:	e072      	b.n	80058be <UART_SetConfig+0x2e6>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a35      	ldr	r2, [pc, #212]	; (80058b4 <UART_SetConfig+0x2dc>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d12a      	bne.n	8005838 <UART_SetConfig+0x260>
 80057e2:	4b30      	ldr	r3, [pc, #192]	; (80058a4 <UART_SetConfig+0x2cc>)
 80057e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80057f0:	d01a      	beq.n	8005828 <UART_SetConfig+0x250>
 80057f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80057f6:	d81b      	bhi.n	8005830 <UART_SetConfig+0x258>
 80057f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057fc:	d00c      	beq.n	8005818 <UART_SetConfig+0x240>
 80057fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005802:	d815      	bhi.n	8005830 <UART_SetConfig+0x258>
 8005804:	2b00      	cmp	r3, #0
 8005806:	d003      	beq.n	8005810 <UART_SetConfig+0x238>
 8005808:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800580c:	d008      	beq.n	8005820 <UART_SetConfig+0x248>
 800580e:	e00f      	b.n	8005830 <UART_SetConfig+0x258>
 8005810:	2300      	movs	r3, #0
 8005812:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005816:	e052      	b.n	80058be <UART_SetConfig+0x2e6>
 8005818:	2302      	movs	r3, #2
 800581a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800581e:	e04e      	b.n	80058be <UART_SetConfig+0x2e6>
 8005820:	2304      	movs	r3, #4
 8005822:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005826:	e04a      	b.n	80058be <UART_SetConfig+0x2e6>
 8005828:	2308      	movs	r3, #8
 800582a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800582e:	e046      	b.n	80058be <UART_SetConfig+0x2e6>
 8005830:	2310      	movs	r3, #16
 8005832:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005836:	e042      	b.n	80058be <UART_SetConfig+0x2e6>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a17      	ldr	r2, [pc, #92]	; (800589c <UART_SetConfig+0x2c4>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d13a      	bne.n	80058b8 <UART_SetConfig+0x2e0>
 8005842:	4b18      	ldr	r3, [pc, #96]	; (80058a4 <UART_SetConfig+0x2cc>)
 8005844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005848:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800584c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005850:	d01a      	beq.n	8005888 <UART_SetConfig+0x2b0>
 8005852:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005856:	d81b      	bhi.n	8005890 <UART_SetConfig+0x2b8>
 8005858:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800585c:	d00c      	beq.n	8005878 <UART_SetConfig+0x2a0>
 800585e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005862:	d815      	bhi.n	8005890 <UART_SetConfig+0x2b8>
 8005864:	2b00      	cmp	r3, #0
 8005866:	d003      	beq.n	8005870 <UART_SetConfig+0x298>
 8005868:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800586c:	d008      	beq.n	8005880 <UART_SetConfig+0x2a8>
 800586e:	e00f      	b.n	8005890 <UART_SetConfig+0x2b8>
 8005870:	2300      	movs	r3, #0
 8005872:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005876:	e022      	b.n	80058be <UART_SetConfig+0x2e6>
 8005878:	2302      	movs	r3, #2
 800587a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800587e:	e01e      	b.n	80058be <UART_SetConfig+0x2e6>
 8005880:	2304      	movs	r3, #4
 8005882:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005886:	e01a      	b.n	80058be <UART_SetConfig+0x2e6>
 8005888:	2308      	movs	r3, #8
 800588a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800588e:	e016      	b.n	80058be <UART_SetConfig+0x2e6>
 8005890:	2310      	movs	r3, #16
 8005892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005896:	e012      	b.n	80058be <UART_SetConfig+0x2e6>
 8005898:	efff69f3 	.word	0xefff69f3
 800589c:	40008000 	.word	0x40008000
 80058a0:	40013800 	.word	0x40013800
 80058a4:	40021000 	.word	0x40021000
 80058a8:	40004400 	.word	0x40004400
 80058ac:	40004800 	.word	0x40004800
 80058b0:	40004c00 	.word	0x40004c00
 80058b4:	40005000 	.word	0x40005000
 80058b8:	2310      	movs	r3, #16
 80058ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a9f      	ldr	r2, [pc, #636]	; (8005b40 <UART_SetConfig+0x568>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d17a      	bne.n	80059be <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80058c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80058cc:	2b08      	cmp	r3, #8
 80058ce:	d824      	bhi.n	800591a <UART_SetConfig+0x342>
 80058d0:	a201      	add	r2, pc, #4	; (adr r2, 80058d8 <UART_SetConfig+0x300>)
 80058d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d6:	bf00      	nop
 80058d8:	080058fd 	.word	0x080058fd
 80058dc:	0800591b 	.word	0x0800591b
 80058e0:	08005905 	.word	0x08005905
 80058e4:	0800591b 	.word	0x0800591b
 80058e8:	0800590b 	.word	0x0800590b
 80058ec:	0800591b 	.word	0x0800591b
 80058f0:	0800591b 	.word	0x0800591b
 80058f4:	0800591b 	.word	0x0800591b
 80058f8:	08005913 	.word	0x08005913
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058fc:	f7fe f91e 	bl	8003b3c <HAL_RCC_GetPCLK1Freq>
 8005900:	61f8      	str	r0, [r7, #28]
        break;
 8005902:	e010      	b.n	8005926 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005904:	4b8f      	ldr	r3, [pc, #572]	; (8005b44 <UART_SetConfig+0x56c>)
 8005906:	61fb      	str	r3, [r7, #28]
        break;
 8005908:	e00d      	b.n	8005926 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800590a:	f7fe f87f 	bl	8003a0c <HAL_RCC_GetSysClockFreq>
 800590e:	61f8      	str	r0, [r7, #28]
        break;
 8005910:	e009      	b.n	8005926 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005912:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005916:	61fb      	str	r3, [r7, #28]
        break;
 8005918:	e005      	b.n	8005926 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800591a:	2300      	movs	r3, #0
 800591c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005924:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	2b00      	cmp	r3, #0
 800592a:	f000 80fb 	beq.w	8005b24 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	4613      	mov	r3, r2
 8005934:	005b      	lsls	r3, r3, #1
 8005936:	4413      	add	r3, r2
 8005938:	69fa      	ldr	r2, [r7, #28]
 800593a:	429a      	cmp	r2, r3
 800593c:	d305      	bcc.n	800594a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005944:	69fa      	ldr	r2, [r7, #28]
 8005946:	429a      	cmp	r2, r3
 8005948:	d903      	bls.n	8005952 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005950:	e0e8      	b.n	8005b24 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	2200      	movs	r2, #0
 8005956:	461c      	mov	r4, r3
 8005958:	4615      	mov	r5, r2
 800595a:	f04f 0200 	mov.w	r2, #0
 800595e:	f04f 0300 	mov.w	r3, #0
 8005962:	022b      	lsls	r3, r5, #8
 8005964:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005968:	0222      	lsls	r2, r4, #8
 800596a:	68f9      	ldr	r1, [r7, #12]
 800596c:	6849      	ldr	r1, [r1, #4]
 800596e:	0849      	lsrs	r1, r1, #1
 8005970:	2000      	movs	r0, #0
 8005972:	4688      	mov	r8, r1
 8005974:	4681      	mov	r9, r0
 8005976:	eb12 0a08 	adds.w	sl, r2, r8
 800597a:	eb43 0b09 	adc.w	fp, r3, r9
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	603b      	str	r3, [r7, #0]
 8005986:	607a      	str	r2, [r7, #4]
 8005988:	e9d7 2300 	ldrd	r2, r3, [r7]
 800598c:	4650      	mov	r0, sl
 800598e:	4659      	mov	r1, fp
 8005990:	f7fb f95a 	bl	8000c48 <__aeabi_uldivmod>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	4613      	mov	r3, r2
 800599a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059a2:	d308      	bcc.n	80059b6 <UART_SetConfig+0x3de>
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059aa:	d204      	bcs.n	80059b6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	60da      	str	r2, [r3, #12]
 80059b4:	e0b6      	b.n	8005b24 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80059bc:	e0b2      	b.n	8005b24 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	69db      	ldr	r3, [r3, #28]
 80059c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059c6:	d15e      	bne.n	8005a86 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80059c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80059cc:	2b08      	cmp	r3, #8
 80059ce:	d828      	bhi.n	8005a22 <UART_SetConfig+0x44a>
 80059d0:	a201      	add	r2, pc, #4	; (adr r2, 80059d8 <UART_SetConfig+0x400>)
 80059d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d6:	bf00      	nop
 80059d8:	080059fd 	.word	0x080059fd
 80059dc:	08005a05 	.word	0x08005a05
 80059e0:	08005a0d 	.word	0x08005a0d
 80059e4:	08005a23 	.word	0x08005a23
 80059e8:	08005a13 	.word	0x08005a13
 80059ec:	08005a23 	.word	0x08005a23
 80059f0:	08005a23 	.word	0x08005a23
 80059f4:	08005a23 	.word	0x08005a23
 80059f8:	08005a1b 	.word	0x08005a1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059fc:	f7fe f89e 	bl	8003b3c <HAL_RCC_GetPCLK1Freq>
 8005a00:	61f8      	str	r0, [r7, #28]
        break;
 8005a02:	e014      	b.n	8005a2e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a04:	f7fe f8b0 	bl	8003b68 <HAL_RCC_GetPCLK2Freq>
 8005a08:	61f8      	str	r0, [r7, #28]
        break;
 8005a0a:	e010      	b.n	8005a2e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a0c:	4b4d      	ldr	r3, [pc, #308]	; (8005b44 <UART_SetConfig+0x56c>)
 8005a0e:	61fb      	str	r3, [r7, #28]
        break;
 8005a10:	e00d      	b.n	8005a2e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a12:	f7fd fffb 	bl	8003a0c <HAL_RCC_GetSysClockFreq>
 8005a16:	61f8      	str	r0, [r7, #28]
        break;
 8005a18:	e009      	b.n	8005a2e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a1e:	61fb      	str	r3, [r7, #28]
        break;
 8005a20:	e005      	b.n	8005a2e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005a22:	2300      	movs	r3, #0
 8005a24:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005a2c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d077      	beq.n	8005b24 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	005a      	lsls	r2, r3, #1
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	085b      	lsrs	r3, r3, #1
 8005a3e:	441a      	add	r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a48:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	2b0f      	cmp	r3, #15
 8005a4e:	d916      	bls.n	8005a7e <UART_SetConfig+0x4a6>
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a56:	d212      	bcs.n	8005a7e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a58:	69bb      	ldr	r3, [r7, #24]
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	f023 030f 	bic.w	r3, r3, #15
 8005a60:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a62:	69bb      	ldr	r3, [r7, #24]
 8005a64:	085b      	lsrs	r3, r3, #1
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	f003 0307 	and.w	r3, r3, #7
 8005a6c:	b29a      	uxth	r2, r3
 8005a6e:	8afb      	ldrh	r3, [r7, #22]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	8afa      	ldrh	r2, [r7, #22]
 8005a7a:	60da      	str	r2, [r3, #12]
 8005a7c:	e052      	b.n	8005b24 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005a84:	e04e      	b.n	8005b24 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005a8a:	2b08      	cmp	r3, #8
 8005a8c:	d827      	bhi.n	8005ade <UART_SetConfig+0x506>
 8005a8e:	a201      	add	r2, pc, #4	; (adr r2, 8005a94 <UART_SetConfig+0x4bc>)
 8005a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a94:	08005ab9 	.word	0x08005ab9
 8005a98:	08005ac1 	.word	0x08005ac1
 8005a9c:	08005ac9 	.word	0x08005ac9
 8005aa0:	08005adf 	.word	0x08005adf
 8005aa4:	08005acf 	.word	0x08005acf
 8005aa8:	08005adf 	.word	0x08005adf
 8005aac:	08005adf 	.word	0x08005adf
 8005ab0:	08005adf 	.word	0x08005adf
 8005ab4:	08005ad7 	.word	0x08005ad7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ab8:	f7fe f840 	bl	8003b3c <HAL_RCC_GetPCLK1Freq>
 8005abc:	61f8      	str	r0, [r7, #28]
        break;
 8005abe:	e014      	b.n	8005aea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ac0:	f7fe f852 	bl	8003b68 <HAL_RCC_GetPCLK2Freq>
 8005ac4:	61f8      	str	r0, [r7, #28]
        break;
 8005ac6:	e010      	b.n	8005aea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ac8:	4b1e      	ldr	r3, [pc, #120]	; (8005b44 <UART_SetConfig+0x56c>)
 8005aca:	61fb      	str	r3, [r7, #28]
        break;
 8005acc:	e00d      	b.n	8005aea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ace:	f7fd ff9d 	bl	8003a0c <HAL_RCC_GetSysClockFreq>
 8005ad2:	61f8      	str	r0, [r7, #28]
        break;
 8005ad4:	e009      	b.n	8005aea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ad6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ada:	61fb      	str	r3, [r7, #28]
        break;
 8005adc:	e005      	b.n	8005aea <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005ae8:	bf00      	nop
    }

    if (pclk != 0U)
 8005aea:	69fb      	ldr	r3, [r7, #28]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d019      	beq.n	8005b24 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	085a      	lsrs	r2, r3, #1
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	441a      	add	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b02:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	2b0f      	cmp	r3, #15
 8005b08:	d909      	bls.n	8005b1e <UART_SetConfig+0x546>
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b10:	d205      	bcs.n	8005b1e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	b29a      	uxth	r2, r3
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	60da      	str	r2, [r3, #12]
 8005b1c:	e002      	b.n	8005b24 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005b30:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3728      	adds	r7, #40	; 0x28
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b3e:	bf00      	nop
 8005b40:	40008000 	.word	0x40008000
 8005b44:	00f42400 	.word	0x00f42400

08005b48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b54:	f003 0308 	and.w	r3, r3, #8
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00a      	beq.n	8005b72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b76:	f003 0301 	and.w	r3, r3, #1
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00a      	beq.n	8005b94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	430a      	orrs	r2, r1
 8005b92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b98:	f003 0302 	and.w	r3, r3, #2
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00a      	beq.n	8005bb6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	430a      	orrs	r2, r1
 8005bb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bba:	f003 0304 	and.w	r3, r3, #4
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00a      	beq.n	8005bd8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	430a      	orrs	r2, r1
 8005bd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bdc:	f003 0310 	and.w	r3, r3, #16
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00a      	beq.n	8005bfa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfe:	f003 0320 	and.w	r3, r3, #32
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00a      	beq.n	8005c1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d01a      	beq.n	8005c5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c46:	d10a      	bne.n	8005c5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00a      	beq.n	8005c80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	605a      	str	r2, [r3, #4]
  }
}
 8005c80:	bf00      	nop
 8005c82:	370c      	adds	r7, #12
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b098      	sub	sp, #96	; 0x60
 8005c90:	af02      	add	r7, sp, #8
 8005c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c9c:	f7fc f886 	bl	8001dac <HAL_GetTick>
 8005ca0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0308 	and.w	r3, r3, #8
 8005cac:	2b08      	cmp	r3, #8
 8005cae:	d12e      	bne.n	8005d0e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 f88c 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d021      	beq.n	8005d0e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cd2:	e853 3f00 	ldrex	r3, [r3]
 8005cd6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cde:	653b      	str	r3, [r7, #80]	; 0x50
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ce8:	647b      	str	r3, [r7, #68]	; 0x44
 8005cea:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005cee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005cf0:	e841 2300 	strex	r3, r2, [r1]
 8005cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d1e6      	bne.n	8005cca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2220      	movs	r2, #32
 8005d00:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e062      	b.n	8005dd4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0304 	and.w	r3, r3, #4
 8005d18:	2b04      	cmp	r3, #4
 8005d1a:	d149      	bne.n	8005db0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d20:	9300      	str	r3, [sp, #0]
 8005d22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d24:	2200      	movs	r2, #0
 8005d26:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 f856 	bl	8005ddc <UART_WaitOnFlagUntilTimeout>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d03c      	beq.n	8005db0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d3e:	e853 3f00 	ldrex	r3, [r3]
 8005d42:	623b      	str	r3, [r7, #32]
   return(result);
 8005d44:	6a3b      	ldr	r3, [r7, #32]
 8005d46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	461a      	mov	r2, r3
 8005d52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d54:	633b      	str	r3, [r7, #48]	; 0x30
 8005d56:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d5c:	e841 2300 	strex	r3, r2, [r1]
 8005d60:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d1e6      	bne.n	8005d36 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	3308      	adds	r3, #8
 8005d6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	e853 3f00 	ldrex	r3, [r3]
 8005d76:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f023 0301 	bic.w	r3, r3, #1
 8005d7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	3308      	adds	r3, #8
 8005d86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d88:	61fa      	str	r2, [r7, #28]
 8005d8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8c:	69b9      	ldr	r1, [r7, #24]
 8005d8e:	69fa      	ldr	r2, [r7, #28]
 8005d90:	e841 2300 	strex	r3, r2, [r1]
 8005d94:	617b      	str	r3, [r7, #20]
   return(result);
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e5      	bne.n	8005d68 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2220      	movs	r2, #32
 8005da0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dac:	2303      	movs	r3, #3
 8005dae:	e011      	b.n	8005dd4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2220      	movs	r2, #32
 8005db4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2220      	movs	r2, #32
 8005dba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3758      	adds	r7, #88	; 0x58
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	603b      	str	r3, [r7, #0]
 8005de8:	4613      	mov	r3, r2
 8005dea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dec:	e049      	b.n	8005e82 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df4:	d045      	beq.n	8005e82 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005df6:	f7fb ffd9 	bl	8001dac <HAL_GetTick>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	69ba      	ldr	r2, [r7, #24]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d302      	bcc.n	8005e0c <UART_WaitOnFlagUntilTimeout+0x30>
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d101      	bne.n	8005e10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e048      	b.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0304 	and.w	r3, r3, #4
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d031      	beq.n	8005e82 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	69db      	ldr	r3, [r3, #28]
 8005e24:	f003 0308 	and.w	r3, r3, #8
 8005e28:	2b08      	cmp	r3, #8
 8005e2a:	d110      	bne.n	8005e4e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2208      	movs	r2, #8
 8005e32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e34:	68f8      	ldr	r0, [r7, #12]
 8005e36:	f000 f838 	bl	8005eaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2208      	movs	r2, #8
 8005e3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e029      	b.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	69db      	ldr	r3, [r3, #28]
 8005e54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e5c:	d111      	bne.n	8005e82 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f000 f81e 	bl	8005eaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2220      	movs	r2, #32
 8005e72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e00f      	b.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	69da      	ldr	r2, [r3, #28]
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	bf0c      	ite	eq
 8005e92:	2301      	moveq	r3, #1
 8005e94:	2300      	movne	r3, #0
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	461a      	mov	r2, r3
 8005e9a:	79fb      	ldrb	r3, [r7, #7]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d0a6      	beq.n	8005dee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b095      	sub	sp, #84	; 0x54
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eba:	e853 3f00 	ldrex	r3, [r3]
 8005ebe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ec2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	461a      	mov	r2, r3
 8005ece:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ed0:	643b      	str	r3, [r7, #64]	; 0x40
 8005ed2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ed6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ed8:	e841 2300 	strex	r3, r2, [r1]
 8005edc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1e6      	bne.n	8005eb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	3308      	adds	r3, #8
 8005eea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eec:	6a3b      	ldr	r3, [r7, #32]
 8005eee:	e853 3f00 	ldrex	r3, [r3]
 8005ef2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	f023 0301 	bic.w	r3, r3, #1
 8005efa:	64bb      	str	r3, [r7, #72]	; 0x48
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	3308      	adds	r3, #8
 8005f02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f04:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f0c:	e841 2300 	strex	r3, r2, [r1]
 8005f10:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1e5      	bne.n	8005ee4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d118      	bne.n	8005f52 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	e853 3f00 	ldrex	r3, [r3]
 8005f2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	f023 0310 	bic.w	r3, r3, #16
 8005f34:	647b      	str	r3, [r7, #68]	; 0x44
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f3e:	61bb      	str	r3, [r7, #24]
 8005f40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f42:	6979      	ldr	r1, [r7, #20]
 8005f44:	69ba      	ldr	r2, [r7, #24]
 8005f46:	e841 2300 	strex	r3, r2, [r1]
 8005f4a:	613b      	str	r3, [r7, #16]
   return(result);
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1e6      	bne.n	8005f20 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2220      	movs	r2, #32
 8005f56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005f66:	bf00      	nop
 8005f68:	3754      	adds	r7, #84	; 0x54
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
	...

08005f74 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005f78:	4904      	ldr	r1, [pc, #16]	; (8005f8c <MX_FATFS_Init+0x18>)
 8005f7a:	4805      	ldr	r0, [pc, #20]	; (8005f90 <MX_FATFS_Init+0x1c>)
 8005f7c:	f002 ffa8 	bl	8008ed0 <FATFS_LinkDriver>
 8005f80:	4603      	mov	r3, r0
 8005f82:	461a      	mov	r2, r3
 8005f84:	4b03      	ldr	r3, [pc, #12]	; (8005f94 <MX_FATFS_Init+0x20>)
 8005f86:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005f88:	bf00      	nop
 8005f8a:	bd80      	pop	{r7, pc}
 8005f8c:	200005c4 	.word	0x200005c4
 8005f90:	20000014 	.word	0x20000014
 8005f94:	200005c0 	.word	0x200005c0

08005f98 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005f9c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	4603      	mov	r3, r0
 8005fb0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8005fb2:	79fb      	ldrb	r3, [r7, #7]
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f000 f9d9 	bl	800636c <USER_SPI_initialize>
 8005fba:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3708      	adds	r7, #8
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	4603      	mov	r3, r0
 8005fcc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8005fce:	79fb      	ldrb	r3, [r7, #7]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f000 fab7 	bl	8006544 <USER_SPI_status>
 8005fd6:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3708      	adds	r7, #8
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60b9      	str	r1, [r7, #8]
 8005fe8:	607a      	str	r2, [r7, #4]
 8005fea:	603b      	str	r3, [r7, #0]
 8005fec:	4603      	mov	r3, r0
 8005fee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8005ff0:	7bf8      	ldrb	r0, [r7, #15]
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	68b9      	ldr	r1, [r7, #8]
 8005ff8:	f000 faba 	bl	8006570 <USER_SPI_read>
 8005ffc:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3710      	adds	r7, #16
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}

08006006 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b084      	sub	sp, #16
 800600a:	af00      	add	r7, sp, #0
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]
 8006010:	603b      	str	r3, [r7, #0]
 8006012:	4603      	mov	r3, r0
 8006014:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8006016:	7bf8      	ldrb	r0, [r7, #15]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	68b9      	ldr	r1, [r7, #8]
 800601e:	f000 fb0d 	bl	800663c <USER_SPI_write>
 8006022:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006024:	4618      	mov	r0, r3
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	4603      	mov	r3, r0
 8006034:	603a      	str	r2, [r7, #0]
 8006036:	71fb      	strb	r3, [r7, #7]
 8006038:	460b      	mov	r3, r1
 800603a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	73fb      	strb	r3, [r7, #15]
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8006040:	79b9      	ldrb	r1, [r7, #6]
 8006042:	79fb      	ldrb	r3, [r7, #7]
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	4618      	mov	r0, r3
 8006048:	f000 fb74 	bl	8006734 <USER_SPI_ioctl>
 800604c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800604e:	4618      	mov	r0, r3
 8006050:	3710      	adds	r7, #16
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
	...

08006058 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8006058:	b580      	push	{r7, lr}
 800605a:	b082      	sub	sp, #8
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006060:	f7fb fea4 	bl	8001dac <HAL_GetTick>
 8006064:	4603      	mov	r3, r0
 8006066:	4a04      	ldr	r2, [pc, #16]	; (8006078 <SPI_Timer_On+0x20>)
 8006068:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800606a:	4a04      	ldr	r2, [pc, #16]	; (800607c <SPI_Timer_On+0x24>)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6013      	str	r3, [r2, #0]
}
 8006070:	bf00      	nop
 8006072:	3708      	adds	r7, #8
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	200005cc 	.word	0x200005cc
 800607c:	200005d0 	.word	0x200005d0

08006080 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006080:	b580      	push	{r7, lr}
 8006082:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006084:	f7fb fe92 	bl	8001dac <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	4b06      	ldr	r3, [pc, #24]	; (80060a4 <SPI_Timer_Status+0x24>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	1ad2      	subs	r2, r2, r3
 8006090:	4b05      	ldr	r3, [pc, #20]	; (80060a8 <SPI_Timer_Status+0x28>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	429a      	cmp	r2, r3
 8006096:	bf34      	ite	cc
 8006098:	2301      	movcc	r3, #1
 800609a:	2300      	movcs	r3, #0
 800609c:	b2db      	uxtb	r3, r3
}
 800609e:	4618      	mov	r0, r3
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	200005cc 	.word	0x200005cc
 80060a8:	200005d0 	.word	0x200005d0

080060ac <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b086      	sub	sp, #24
 80060b0:	af02      	add	r7, sp, #8
 80060b2:	4603      	mov	r3, r0
 80060b4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80060b6:	f107 020f 	add.w	r2, r7, #15
 80060ba:	1df9      	adds	r1, r7, #7
 80060bc:	2332      	movs	r3, #50	; 0x32
 80060be:	9300      	str	r3, [sp, #0]
 80060c0:	2301      	movs	r3, #1
 80060c2:	4804      	ldr	r0, [pc, #16]	; (80060d4 <xchg_spi+0x28>)
 80060c4:	f7fe fdd1 	bl	8004c6a <HAL_SPI_TransmitReceive>
    return rxDat;
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	20000264 	.word	0x20000264

080060d8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80060d8:	b590      	push	{r4, r7, lr}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80060e2:	2300      	movs	r3, #0
 80060e4:	60fb      	str	r3, [r7, #12]
 80060e6:	e00a      	b.n	80060fe <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	18d4      	adds	r4, r2, r3
 80060ee:	20ff      	movs	r0, #255	; 0xff
 80060f0:	f7ff ffdc 	bl	80060ac <xchg_spi>
 80060f4:	4603      	mov	r3, r0
 80060f6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	3301      	adds	r3, #1
 80060fc:	60fb      	str	r3, [r7, #12]
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	429a      	cmp	r2, r3
 8006104:	d3f0      	bcc.n	80060e8 <rcvr_spi_multi+0x10>
	}
}
 8006106:	bf00      	nop
 8006108:	bf00      	nop
 800610a:	3714      	adds	r7, #20
 800610c:	46bd      	mov	sp, r7
 800610e:	bd90      	pop	{r4, r7, pc}

08006110 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	b29a      	uxth	r2, r3
 800611e:	f04f 33ff 	mov.w	r3, #4294967295
 8006122:	6879      	ldr	r1, [r7, #4]
 8006124:	4803      	ldr	r0, [pc, #12]	; (8006134 <xmit_spi_multi+0x24>)
 8006126:	f7fe faf4 	bl	8004712 <HAL_SPI_Transmit>
}
 800612a:	bf00      	nop
 800612c:	3708      	adds	r7, #8
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	20000264 	.word	0x20000264

08006138 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b086      	sub	sp, #24
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006140:	f7fb fe34 	bl	8001dac <HAL_GetTick>
 8006144:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800614a:	20ff      	movs	r0, #255	; 0xff
 800614c:	f7ff ffae 	bl	80060ac <xchg_spi>
 8006150:	4603      	mov	r3, r0
 8006152:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006154:	7bfb      	ldrb	r3, [r7, #15]
 8006156:	2bff      	cmp	r3, #255	; 0xff
 8006158:	d007      	beq.n	800616a <wait_ready+0x32>
 800615a:	f7fb fe27 	bl	8001dac <HAL_GetTick>
 800615e:	4602      	mov	r2, r0
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	1ad3      	subs	r3, r2, r3
 8006164:	693a      	ldr	r2, [r7, #16]
 8006166:	429a      	cmp	r2, r3
 8006168:	d8ef      	bhi.n	800614a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800616a:	7bfb      	ldrb	r3, [r7, #15]
 800616c:	2bff      	cmp	r3, #255	; 0xff
 800616e:	bf0c      	ite	eq
 8006170:	2301      	moveq	r3, #1
 8006172:	2300      	movne	r3, #0
 8006174:	b2db      	uxtb	r3, r3
}
 8006176:	4618      	mov	r0, r3
 8006178:	3718      	adds	r7, #24
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
	...

08006180 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006184:	2201      	movs	r2, #1
 8006186:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800618a:	4804      	ldr	r0, [pc, #16]	; (800619c <despiselect+0x1c>)
 800618c:	f7fc f8fa 	bl	8002384 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006190:	20ff      	movs	r0, #255	; 0xff
 8006192:	f7ff ff8b 	bl	80060ac <xchg_spi>

}
 8006196:	bf00      	nop
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	48000400 	.word	0x48000400

080061a0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80061a4:	2200      	movs	r2, #0
 80061a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80061aa:	480a      	ldr	r0, [pc, #40]	; (80061d4 <spiselect+0x34>)
 80061ac:	f7fc f8ea 	bl	8002384 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80061b0:	20ff      	movs	r0, #255	; 0xff
 80061b2:	f7ff ff7b 	bl	80060ac <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80061b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80061ba:	f7ff ffbd 	bl	8006138 <wait_ready>
 80061be:	4603      	mov	r3, r0
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d001      	beq.n	80061c8 <spiselect+0x28>
 80061c4:	2301      	movs	r3, #1
 80061c6:	e002      	b.n	80061ce <spiselect+0x2e>

	despiselect();
 80061c8:	f7ff ffda 	bl	8006180 <despiselect>
	return 0;	/* Timeout */
 80061cc:	2300      	movs	r3, #0
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	48000400 	.word	0x48000400

080061d8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b084      	sub	sp, #16
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80061e2:	20c8      	movs	r0, #200	; 0xc8
 80061e4:	f7ff ff38 	bl	8006058 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80061e8:	20ff      	movs	r0, #255	; 0xff
 80061ea:	f7ff ff5f 	bl	80060ac <xchg_spi>
 80061ee:	4603      	mov	r3, r0
 80061f0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80061f2:	7bfb      	ldrb	r3, [r7, #15]
 80061f4:	2bff      	cmp	r3, #255	; 0xff
 80061f6:	d104      	bne.n	8006202 <rcvr_datablock+0x2a>
 80061f8:	f7ff ff42 	bl	8006080 <SPI_Timer_Status>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d1f2      	bne.n	80061e8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006202:	7bfb      	ldrb	r3, [r7, #15]
 8006204:	2bfe      	cmp	r3, #254	; 0xfe
 8006206:	d001      	beq.n	800620c <rcvr_datablock+0x34>
 8006208:	2300      	movs	r3, #0
 800620a:	e00a      	b.n	8006222 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800620c:	6839      	ldr	r1, [r7, #0]
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f7ff ff62 	bl	80060d8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006214:	20ff      	movs	r0, #255	; 0xff
 8006216:	f7ff ff49 	bl	80060ac <xchg_spi>
 800621a:	20ff      	movs	r0, #255	; 0xff
 800621c:	f7ff ff46 	bl	80060ac <xchg_spi>

	return 1;						/* Function succeeded */
 8006220:	2301      	movs	r3, #1
}
 8006222:	4618      	mov	r0, r3
 8006224:	3710      	adds	r7, #16
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800622a:	b580      	push	{r7, lr}
 800622c:	b084      	sub	sp, #16
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
 8006232:	460b      	mov	r3, r1
 8006234:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8006236:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800623a:	f7ff ff7d 	bl	8006138 <wait_ready>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d101      	bne.n	8006248 <xmit_datablock+0x1e>
 8006244:	2300      	movs	r3, #0
 8006246:	e01e      	b.n	8006286 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006248:	78fb      	ldrb	r3, [r7, #3]
 800624a:	4618      	mov	r0, r3
 800624c:	f7ff ff2e 	bl	80060ac <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006250:	78fb      	ldrb	r3, [r7, #3]
 8006252:	2bfd      	cmp	r3, #253	; 0xfd
 8006254:	d016      	beq.n	8006284 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006256:	f44f 7100 	mov.w	r1, #512	; 0x200
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f7ff ff58 	bl	8006110 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006260:	20ff      	movs	r0, #255	; 0xff
 8006262:	f7ff ff23 	bl	80060ac <xchg_spi>
 8006266:	20ff      	movs	r0, #255	; 0xff
 8006268:	f7ff ff20 	bl	80060ac <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800626c:	20ff      	movs	r0, #255	; 0xff
 800626e:	f7ff ff1d 	bl	80060ac <xchg_spi>
 8006272:	4603      	mov	r3, r0
 8006274:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006276:	7bfb      	ldrb	r3, [r7, #15]
 8006278:	f003 031f 	and.w	r3, r3, #31
 800627c:	2b05      	cmp	r3, #5
 800627e:	d001      	beq.n	8006284 <xmit_datablock+0x5a>
 8006280:	2300      	movs	r3, #0
 8006282:	e000      	b.n	8006286 <xmit_datablock+0x5c>
	}
	return 1;
 8006284:	2301      	movs	r3, #1
}
 8006286:	4618      	mov	r0, r3
 8006288:	3710      	adds	r7, #16
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}

0800628e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800628e:	b580      	push	{r7, lr}
 8006290:	b084      	sub	sp, #16
 8006292:	af00      	add	r7, sp, #0
 8006294:	4603      	mov	r3, r0
 8006296:	6039      	str	r1, [r7, #0]
 8006298:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800629a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	da0e      	bge.n	80062c0 <send_cmd+0x32>
		cmd &= 0x7F;
 80062a2:	79fb      	ldrb	r3, [r7, #7]
 80062a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062a8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80062aa:	2100      	movs	r1, #0
 80062ac:	2037      	movs	r0, #55	; 0x37
 80062ae:	f7ff ffee 	bl	800628e <send_cmd>
 80062b2:	4603      	mov	r3, r0
 80062b4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80062b6:	7bbb      	ldrb	r3, [r7, #14]
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d901      	bls.n	80062c0 <send_cmd+0x32>
 80062bc:	7bbb      	ldrb	r3, [r7, #14]
 80062be:	e051      	b.n	8006364 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80062c0:	79fb      	ldrb	r3, [r7, #7]
 80062c2:	2b0c      	cmp	r3, #12
 80062c4:	d008      	beq.n	80062d8 <send_cmd+0x4a>
		despiselect();
 80062c6:	f7ff ff5b 	bl	8006180 <despiselect>
		if (!spiselect()) return 0xFF;
 80062ca:	f7ff ff69 	bl	80061a0 <spiselect>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <send_cmd+0x4a>
 80062d4:	23ff      	movs	r3, #255	; 0xff
 80062d6:	e045      	b.n	8006364 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80062d8:	79fb      	ldrb	r3, [r7, #7]
 80062da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	4618      	mov	r0, r3
 80062e2:	f7ff fee3 	bl	80060ac <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	0e1b      	lsrs	r3, r3, #24
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	4618      	mov	r0, r3
 80062ee:	f7ff fedd 	bl	80060ac <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	0c1b      	lsrs	r3, r3, #16
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	4618      	mov	r0, r3
 80062fa:	f7ff fed7 	bl	80060ac <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	0a1b      	lsrs	r3, r3, #8
 8006302:	b2db      	uxtb	r3, r3
 8006304:	4618      	mov	r0, r3
 8006306:	f7ff fed1 	bl	80060ac <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	b2db      	uxtb	r3, r3
 800630e:	4618      	mov	r0, r3
 8006310:	f7ff fecc 	bl	80060ac <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006314:	2301      	movs	r3, #1
 8006316:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006318:	79fb      	ldrb	r3, [r7, #7]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d101      	bne.n	8006322 <send_cmd+0x94>
 800631e:	2395      	movs	r3, #149	; 0x95
 8006320:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006322:	79fb      	ldrb	r3, [r7, #7]
 8006324:	2b08      	cmp	r3, #8
 8006326:	d101      	bne.n	800632c <send_cmd+0x9e>
 8006328:	2387      	movs	r3, #135	; 0x87
 800632a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800632c:	7bfb      	ldrb	r3, [r7, #15]
 800632e:	4618      	mov	r0, r3
 8006330:	f7ff febc 	bl	80060ac <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006334:	79fb      	ldrb	r3, [r7, #7]
 8006336:	2b0c      	cmp	r3, #12
 8006338:	d102      	bne.n	8006340 <send_cmd+0xb2>
 800633a:	20ff      	movs	r0, #255	; 0xff
 800633c:	f7ff feb6 	bl	80060ac <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006340:	230a      	movs	r3, #10
 8006342:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006344:	20ff      	movs	r0, #255	; 0xff
 8006346:	f7ff feb1 	bl	80060ac <xchg_spi>
 800634a:	4603      	mov	r3, r0
 800634c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800634e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006352:	2b00      	cmp	r3, #0
 8006354:	da05      	bge.n	8006362 <send_cmd+0xd4>
 8006356:	7bfb      	ldrb	r3, [r7, #15]
 8006358:	3b01      	subs	r3, #1
 800635a:	73fb      	strb	r3, [r7, #15]
 800635c:	7bfb      	ldrb	r3, [r7, #15]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d1f0      	bne.n	8006344 <send_cmd+0xb6>

	return res;							/* Return received response */
 8006362:	7bbb      	ldrb	r3, [r7, #14]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800636c:	b590      	push	{r4, r7, lr}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	4603      	mov	r3, r0
 8006374:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8006376:	79fb      	ldrb	r3, [r7, #7]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d001      	beq.n	8006380 <USER_SPI_initialize+0x14>
 800637c:	2301      	movs	r3, #1
 800637e:	e0d6      	b.n	800652e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006380:	4b6d      	ldr	r3, [pc, #436]	; (8006538 <USER_SPI_initialize+0x1cc>)
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	b2db      	uxtb	r3, r3
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b00      	cmp	r3, #0
 800638c:	d003      	beq.n	8006396 <USER_SPI_initialize+0x2a>
 800638e:	4b6a      	ldr	r3, [pc, #424]	; (8006538 <USER_SPI_initialize+0x1cc>)
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	b2db      	uxtb	r3, r3
 8006394:	e0cb      	b.n	800652e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8006396:	4b69      	ldr	r3, [pc, #420]	; (800653c <USER_SPI_initialize+0x1d0>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80063a0:	4b66      	ldr	r3, [pc, #408]	; (800653c <USER_SPI_initialize+0x1d0>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 80063a8:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80063aa:	230a      	movs	r3, #10
 80063ac:	73fb      	strb	r3, [r7, #15]
 80063ae:	e005      	b.n	80063bc <USER_SPI_initialize+0x50>
 80063b0:	20ff      	movs	r0, #255	; 0xff
 80063b2:	f7ff fe7b 	bl	80060ac <xchg_spi>
 80063b6:	7bfb      	ldrb	r3, [r7, #15]
 80063b8:	3b01      	subs	r3, #1
 80063ba:	73fb      	strb	r3, [r7, #15]
 80063bc:	7bfb      	ldrb	r3, [r7, #15]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d1f6      	bne.n	80063b0 <USER_SPI_initialize+0x44>

	ty = 0;
 80063c2:	2300      	movs	r3, #0
 80063c4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80063c6:	2100      	movs	r1, #0
 80063c8:	2000      	movs	r0, #0
 80063ca:	f7ff ff60 	bl	800628e <send_cmd>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	f040 808b 	bne.w	80064ec <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80063d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80063da:	f7ff fe3d 	bl	8006058 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80063de:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80063e2:	2008      	movs	r0, #8
 80063e4:	f7ff ff53 	bl	800628e <send_cmd>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d151      	bne.n	8006492 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80063ee:	2300      	movs	r3, #0
 80063f0:	73fb      	strb	r3, [r7, #15]
 80063f2:	e00d      	b.n	8006410 <USER_SPI_initialize+0xa4>
 80063f4:	7bfc      	ldrb	r4, [r7, #15]
 80063f6:	20ff      	movs	r0, #255	; 0xff
 80063f8:	f7ff fe58 	bl	80060ac <xchg_spi>
 80063fc:	4603      	mov	r3, r0
 80063fe:	461a      	mov	r2, r3
 8006400:	f104 0310 	add.w	r3, r4, #16
 8006404:	443b      	add	r3, r7
 8006406:	f803 2c08 	strb.w	r2, [r3, #-8]
 800640a:	7bfb      	ldrb	r3, [r7, #15]
 800640c:	3301      	adds	r3, #1
 800640e:	73fb      	strb	r3, [r7, #15]
 8006410:	7bfb      	ldrb	r3, [r7, #15]
 8006412:	2b03      	cmp	r3, #3
 8006414:	d9ee      	bls.n	80063f4 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8006416:	7abb      	ldrb	r3, [r7, #10]
 8006418:	2b01      	cmp	r3, #1
 800641a:	d167      	bne.n	80064ec <USER_SPI_initialize+0x180>
 800641c:	7afb      	ldrb	r3, [r7, #11]
 800641e:	2baa      	cmp	r3, #170	; 0xaa
 8006420:	d164      	bne.n	80064ec <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006422:	bf00      	nop
 8006424:	f7ff fe2c 	bl	8006080 <SPI_Timer_Status>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d007      	beq.n	800643e <USER_SPI_initialize+0xd2>
 800642e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006432:	20a9      	movs	r0, #169	; 0xa9
 8006434:	f7ff ff2b 	bl	800628e <send_cmd>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d1f2      	bne.n	8006424 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800643e:	f7ff fe1f 	bl	8006080 <SPI_Timer_Status>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d051      	beq.n	80064ec <USER_SPI_initialize+0x180>
 8006448:	2100      	movs	r1, #0
 800644a:	203a      	movs	r0, #58	; 0x3a
 800644c:	f7ff ff1f 	bl	800628e <send_cmd>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d14a      	bne.n	80064ec <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8006456:	2300      	movs	r3, #0
 8006458:	73fb      	strb	r3, [r7, #15]
 800645a:	e00d      	b.n	8006478 <USER_SPI_initialize+0x10c>
 800645c:	7bfc      	ldrb	r4, [r7, #15]
 800645e:	20ff      	movs	r0, #255	; 0xff
 8006460:	f7ff fe24 	bl	80060ac <xchg_spi>
 8006464:	4603      	mov	r3, r0
 8006466:	461a      	mov	r2, r3
 8006468:	f104 0310 	add.w	r3, r4, #16
 800646c:	443b      	add	r3, r7
 800646e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006472:	7bfb      	ldrb	r3, [r7, #15]
 8006474:	3301      	adds	r3, #1
 8006476:	73fb      	strb	r3, [r7, #15]
 8006478:	7bfb      	ldrb	r3, [r7, #15]
 800647a:	2b03      	cmp	r3, #3
 800647c:	d9ee      	bls.n	800645c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800647e:	7a3b      	ldrb	r3, [r7, #8]
 8006480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006484:	2b00      	cmp	r3, #0
 8006486:	d001      	beq.n	800648c <USER_SPI_initialize+0x120>
 8006488:	230c      	movs	r3, #12
 800648a:	e000      	b.n	800648e <USER_SPI_initialize+0x122>
 800648c:	2304      	movs	r3, #4
 800648e:	737b      	strb	r3, [r7, #13]
 8006490:	e02c      	b.n	80064ec <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006492:	2100      	movs	r1, #0
 8006494:	20a9      	movs	r0, #169	; 0xa9
 8006496:	f7ff fefa 	bl	800628e <send_cmd>
 800649a:	4603      	mov	r3, r0
 800649c:	2b01      	cmp	r3, #1
 800649e:	d804      	bhi.n	80064aa <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80064a0:	2302      	movs	r3, #2
 80064a2:	737b      	strb	r3, [r7, #13]
 80064a4:	23a9      	movs	r3, #169	; 0xa9
 80064a6:	73bb      	strb	r3, [r7, #14]
 80064a8:	e003      	b.n	80064b2 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80064aa:	2301      	movs	r3, #1
 80064ac:	737b      	strb	r3, [r7, #13]
 80064ae:	2301      	movs	r3, #1
 80064b0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80064b2:	bf00      	nop
 80064b4:	f7ff fde4 	bl	8006080 <SPI_Timer_Status>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d007      	beq.n	80064ce <USER_SPI_initialize+0x162>
 80064be:	7bbb      	ldrb	r3, [r7, #14]
 80064c0:	2100      	movs	r1, #0
 80064c2:	4618      	mov	r0, r3
 80064c4:	f7ff fee3 	bl	800628e <send_cmd>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1f2      	bne.n	80064b4 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80064ce:	f7ff fdd7 	bl	8006080 <SPI_Timer_Status>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d007      	beq.n	80064e8 <USER_SPI_initialize+0x17c>
 80064d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80064dc:	2010      	movs	r0, #16
 80064de:	f7ff fed6 	bl	800628e <send_cmd>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d001      	beq.n	80064ec <USER_SPI_initialize+0x180>
				ty = 0;
 80064e8:	2300      	movs	r3, #0
 80064ea:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80064ec:	4a14      	ldr	r2, [pc, #80]	; (8006540 <USER_SPI_initialize+0x1d4>)
 80064ee:	7b7b      	ldrb	r3, [r7, #13]
 80064f0:	7013      	strb	r3, [r2, #0]
	despiselect();
 80064f2:	f7ff fe45 	bl	8006180 <despiselect>

	if (ty) {			/* OK */
 80064f6:	7b7b      	ldrb	r3, [r7, #13]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d012      	beq.n	8006522 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80064fc:	4b0f      	ldr	r3, [pc, #60]	; (800653c <USER_SPI_initialize+0x1d0>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006506:	4b0d      	ldr	r3, [pc, #52]	; (800653c <USER_SPI_initialize+0x1d0>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f042 0210 	orr.w	r2, r2, #16
 800650e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006510:	4b09      	ldr	r3, [pc, #36]	; (8006538 <USER_SPI_initialize+0x1cc>)
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	b2db      	uxtb	r3, r3
 8006516:	f023 0301 	bic.w	r3, r3, #1
 800651a:	b2da      	uxtb	r2, r3
 800651c:	4b06      	ldr	r3, [pc, #24]	; (8006538 <USER_SPI_initialize+0x1cc>)
 800651e:	701a      	strb	r2, [r3, #0]
 8006520:	e002      	b.n	8006528 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006522:	4b05      	ldr	r3, [pc, #20]	; (8006538 <USER_SPI_initialize+0x1cc>)
 8006524:	2201      	movs	r2, #1
 8006526:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006528:	4b03      	ldr	r3, [pc, #12]	; (8006538 <USER_SPI_initialize+0x1cc>)
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	b2db      	uxtb	r3, r3
}
 800652e:	4618      	mov	r0, r3
 8006530:	3714      	adds	r7, #20
 8006532:	46bd      	mov	sp, r7
 8006534:	bd90      	pop	{r4, r7, pc}
 8006536:	bf00      	nop
 8006538:	20000028 	.word	0x20000028
 800653c:	20000264 	.word	0x20000264
 8006540:	200005c8 	.word	0x200005c8

08006544 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	4603      	mov	r3, r0
 800654c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800654e:	79fb      	ldrb	r3, [r7, #7]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d001      	beq.n	8006558 <USER_SPI_status+0x14>
 8006554:	2301      	movs	r3, #1
 8006556:	e002      	b.n	800655e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006558:	4b04      	ldr	r3, [pc, #16]	; (800656c <USER_SPI_status+0x28>)
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	b2db      	uxtb	r3, r3
}
 800655e:	4618      	mov	r0, r3
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	20000028 	.word	0x20000028

08006570 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af00      	add	r7, sp, #0
 8006576:	60b9      	str	r1, [r7, #8]
 8006578:	607a      	str	r2, [r7, #4]
 800657a:	603b      	str	r3, [r7, #0]
 800657c:	4603      	mov	r3, r0
 800657e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006580:	7bfb      	ldrb	r3, [r7, #15]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d102      	bne.n	800658c <USER_SPI_read+0x1c>
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d101      	bne.n	8006590 <USER_SPI_read+0x20>
 800658c:	2304      	movs	r3, #4
 800658e:	e04d      	b.n	800662c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006590:	4b28      	ldr	r3, [pc, #160]	; (8006634 <USER_SPI_read+0xc4>)
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	b2db      	uxtb	r3, r3
 8006596:	f003 0301 	and.w	r3, r3, #1
 800659a:	2b00      	cmp	r3, #0
 800659c:	d001      	beq.n	80065a2 <USER_SPI_read+0x32>
 800659e:	2303      	movs	r3, #3
 80065a0:	e044      	b.n	800662c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80065a2:	4b25      	ldr	r3, [pc, #148]	; (8006638 <USER_SPI_read+0xc8>)
 80065a4:	781b      	ldrb	r3, [r3, #0]
 80065a6:	f003 0308 	and.w	r3, r3, #8
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d102      	bne.n	80065b4 <USER_SPI_read+0x44>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	025b      	lsls	r3, r3, #9
 80065b2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d111      	bne.n	80065de <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80065ba:	6879      	ldr	r1, [r7, #4]
 80065bc:	2011      	movs	r0, #17
 80065be:	f7ff fe66 	bl	800628e <send_cmd>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d129      	bne.n	800661c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80065c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80065cc:	68b8      	ldr	r0, [r7, #8]
 80065ce:	f7ff fe03 	bl	80061d8 <rcvr_datablock>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d021      	beq.n	800661c <USER_SPI_read+0xac>
			count = 0;
 80065d8:	2300      	movs	r3, #0
 80065da:	603b      	str	r3, [r7, #0]
 80065dc:	e01e      	b.n	800661c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80065de:	6879      	ldr	r1, [r7, #4]
 80065e0:	2012      	movs	r0, #18
 80065e2:	f7ff fe54 	bl	800628e <send_cmd>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d117      	bne.n	800661c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80065ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80065f0:	68b8      	ldr	r0, [r7, #8]
 80065f2:	f7ff fdf1 	bl	80061d8 <rcvr_datablock>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00a      	beq.n	8006612 <USER_SPI_read+0xa2>
				buff += 512;
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006602:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	3b01      	subs	r3, #1
 8006608:	603b      	str	r3, [r7, #0]
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1ed      	bne.n	80065ec <USER_SPI_read+0x7c>
 8006610:	e000      	b.n	8006614 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006612:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006614:	2100      	movs	r1, #0
 8006616:	200c      	movs	r0, #12
 8006618:	f7ff fe39 	bl	800628e <send_cmd>
		}
	}
	despiselect();
 800661c:	f7ff fdb0 	bl	8006180 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	bf14      	ite	ne
 8006626:	2301      	movne	r3, #1
 8006628:	2300      	moveq	r3, #0
 800662a:	b2db      	uxtb	r3, r3
}
 800662c:	4618      	mov	r0, r3
 800662e:	3710      	adds	r7, #16
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}
 8006634:	20000028 	.word	0x20000028
 8006638:	200005c8 	.word	0x200005c8

0800663c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	60b9      	str	r1, [r7, #8]
 8006644:	607a      	str	r2, [r7, #4]
 8006646:	603b      	str	r3, [r7, #0]
 8006648:	4603      	mov	r3, r0
 800664a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800664c:	7bfb      	ldrb	r3, [r7, #15]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d102      	bne.n	8006658 <USER_SPI_write+0x1c>
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d101      	bne.n	800665c <USER_SPI_write+0x20>
 8006658:	2304      	movs	r3, #4
 800665a:	e063      	b.n	8006724 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800665c:	4b33      	ldr	r3, [pc, #204]	; (800672c <USER_SPI_write+0xf0>)
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	b2db      	uxtb	r3, r3
 8006662:	f003 0301 	and.w	r3, r3, #1
 8006666:	2b00      	cmp	r3, #0
 8006668:	d001      	beq.n	800666e <USER_SPI_write+0x32>
 800666a:	2303      	movs	r3, #3
 800666c:	e05a      	b.n	8006724 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800666e:	4b2f      	ldr	r3, [pc, #188]	; (800672c <USER_SPI_write+0xf0>)
 8006670:	781b      	ldrb	r3, [r3, #0]
 8006672:	b2db      	uxtb	r3, r3
 8006674:	f003 0304 	and.w	r3, r3, #4
 8006678:	2b00      	cmp	r3, #0
 800667a:	d001      	beq.n	8006680 <USER_SPI_write+0x44>
 800667c:	2302      	movs	r3, #2
 800667e:	e051      	b.n	8006724 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8006680:	4b2b      	ldr	r3, [pc, #172]	; (8006730 <USER_SPI_write+0xf4>)
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	f003 0308 	and.w	r3, r3, #8
 8006688:	2b00      	cmp	r3, #0
 800668a:	d102      	bne.n	8006692 <USER_SPI_write+0x56>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	025b      	lsls	r3, r3, #9
 8006690:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	2b01      	cmp	r3, #1
 8006696:	d110      	bne.n	80066ba <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8006698:	6879      	ldr	r1, [r7, #4]
 800669a:	2018      	movs	r0, #24
 800669c:	f7ff fdf7 	bl	800628e <send_cmd>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d136      	bne.n	8006714 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80066a6:	21fe      	movs	r1, #254	; 0xfe
 80066a8:	68b8      	ldr	r0, [r7, #8]
 80066aa:	f7ff fdbe 	bl	800622a <xmit_datablock>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d02f      	beq.n	8006714 <USER_SPI_write+0xd8>
			count = 0;
 80066b4:	2300      	movs	r3, #0
 80066b6:	603b      	str	r3, [r7, #0]
 80066b8:	e02c      	b.n	8006714 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80066ba:	4b1d      	ldr	r3, [pc, #116]	; (8006730 <USER_SPI_write+0xf4>)
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	f003 0306 	and.w	r3, r3, #6
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d003      	beq.n	80066ce <USER_SPI_write+0x92>
 80066c6:	6839      	ldr	r1, [r7, #0]
 80066c8:	2097      	movs	r0, #151	; 0x97
 80066ca:	f7ff fde0 	bl	800628e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80066ce:	6879      	ldr	r1, [r7, #4]
 80066d0:	2019      	movs	r0, #25
 80066d2:	f7ff fddc 	bl	800628e <send_cmd>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d11b      	bne.n	8006714 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80066dc:	21fc      	movs	r1, #252	; 0xfc
 80066de:	68b8      	ldr	r0, [r7, #8]
 80066e0:	f7ff fda3 	bl	800622a <xmit_datablock>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00a      	beq.n	8006700 <USER_SPI_write+0xc4>
				buff += 512;
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80066f0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	3b01      	subs	r3, #1
 80066f6:	603b      	str	r3, [r7, #0]
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1ee      	bne.n	80066dc <USER_SPI_write+0xa0>
 80066fe:	e000      	b.n	8006702 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006700:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006702:	21fd      	movs	r1, #253	; 0xfd
 8006704:	2000      	movs	r0, #0
 8006706:	f7ff fd90 	bl	800622a <xmit_datablock>
 800670a:	4603      	mov	r3, r0
 800670c:	2b00      	cmp	r3, #0
 800670e:	d101      	bne.n	8006714 <USER_SPI_write+0xd8>
 8006710:	2301      	movs	r3, #1
 8006712:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006714:	f7ff fd34 	bl	8006180 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	2b00      	cmp	r3, #0
 800671c:	bf14      	ite	ne
 800671e:	2301      	movne	r3, #1
 8006720:	2300      	moveq	r3, #0
 8006722:	b2db      	uxtb	r3, r3
}
 8006724:	4618      	mov	r0, r3
 8006726:	3710      	adds	r7, #16
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}
 800672c:	20000028 	.word	0x20000028
 8006730:	200005c8 	.word	0x200005c8

08006734 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b08c      	sub	sp, #48	; 0x30
 8006738:	af00      	add	r7, sp, #0
 800673a:	4603      	mov	r3, r0
 800673c:	603a      	str	r2, [r7, #0]
 800673e:	71fb      	strb	r3, [r7, #7]
 8006740:	460b      	mov	r3, r1
 8006742:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8006744:	79fb      	ldrb	r3, [r7, #7]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d001      	beq.n	800674e <USER_SPI_ioctl+0x1a>
 800674a:	2304      	movs	r3, #4
 800674c:	e15a      	b.n	8006a04 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800674e:	4baf      	ldr	r3, [pc, #700]	; (8006a0c <USER_SPI_ioctl+0x2d8>)
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	b2db      	uxtb	r3, r3
 8006754:	f003 0301 	and.w	r3, r3, #1
 8006758:	2b00      	cmp	r3, #0
 800675a:	d001      	beq.n	8006760 <USER_SPI_ioctl+0x2c>
 800675c:	2303      	movs	r3, #3
 800675e:	e151      	b.n	8006a04 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8006766:	79bb      	ldrb	r3, [r7, #6]
 8006768:	2b04      	cmp	r3, #4
 800676a:	f200 8136 	bhi.w	80069da <USER_SPI_ioctl+0x2a6>
 800676e:	a201      	add	r2, pc, #4	; (adr r2, 8006774 <USER_SPI_ioctl+0x40>)
 8006770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006774:	08006789 	.word	0x08006789
 8006778:	0800679d 	.word	0x0800679d
 800677c:	080069db 	.word	0x080069db
 8006780:	08006849 	.word	0x08006849
 8006784:	0800693f 	.word	0x0800693f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8006788:	f7ff fd0a 	bl	80061a0 <spiselect>
 800678c:	4603      	mov	r3, r0
 800678e:	2b00      	cmp	r3, #0
 8006790:	f000 8127 	beq.w	80069e2 <USER_SPI_ioctl+0x2ae>
 8006794:	2300      	movs	r3, #0
 8006796:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800679a:	e122      	b.n	80069e2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800679c:	2100      	movs	r1, #0
 800679e:	2009      	movs	r0, #9
 80067a0:	f7ff fd75 	bl	800628e <send_cmd>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	f040 811d 	bne.w	80069e6 <USER_SPI_ioctl+0x2b2>
 80067ac:	f107 030c 	add.w	r3, r7, #12
 80067b0:	2110      	movs	r1, #16
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7ff fd10 	bl	80061d8 <rcvr_datablock>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f000 8113 	beq.w	80069e6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80067c0:	7b3b      	ldrb	r3, [r7, #12]
 80067c2:	099b      	lsrs	r3, r3, #6
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d111      	bne.n	80067ee <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80067ca:	7d7b      	ldrb	r3, [r7, #21]
 80067cc:	461a      	mov	r2, r3
 80067ce:	7d3b      	ldrb	r3, [r7, #20]
 80067d0:	021b      	lsls	r3, r3, #8
 80067d2:	4413      	add	r3, r2
 80067d4:	461a      	mov	r2, r3
 80067d6:	7cfb      	ldrb	r3, [r7, #19]
 80067d8:	041b      	lsls	r3, r3, #16
 80067da:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80067de:	4413      	add	r3, r2
 80067e0:	3301      	adds	r3, #1
 80067e2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	029a      	lsls	r2, r3, #10
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	601a      	str	r2, [r3, #0]
 80067ec:	e028      	b.n	8006840 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80067ee:	7c7b      	ldrb	r3, [r7, #17]
 80067f0:	f003 030f 	and.w	r3, r3, #15
 80067f4:	b2da      	uxtb	r2, r3
 80067f6:	7dbb      	ldrb	r3, [r7, #22]
 80067f8:	09db      	lsrs	r3, r3, #7
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	4413      	add	r3, r2
 80067fe:	b2da      	uxtb	r2, r3
 8006800:	7d7b      	ldrb	r3, [r7, #21]
 8006802:	005b      	lsls	r3, r3, #1
 8006804:	b2db      	uxtb	r3, r3
 8006806:	f003 0306 	and.w	r3, r3, #6
 800680a:	b2db      	uxtb	r3, r3
 800680c:	4413      	add	r3, r2
 800680e:	b2db      	uxtb	r3, r3
 8006810:	3302      	adds	r3, #2
 8006812:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8006816:	7d3b      	ldrb	r3, [r7, #20]
 8006818:	099b      	lsrs	r3, r3, #6
 800681a:	b2db      	uxtb	r3, r3
 800681c:	461a      	mov	r2, r3
 800681e:	7cfb      	ldrb	r3, [r7, #19]
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	441a      	add	r2, r3
 8006824:	7cbb      	ldrb	r3, [r7, #18]
 8006826:	029b      	lsls	r3, r3, #10
 8006828:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800682c:	4413      	add	r3, r2
 800682e:	3301      	adds	r3, #1
 8006830:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8006832:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006836:	3b09      	subs	r3, #9
 8006838:	69fa      	ldr	r2, [r7, #28]
 800683a:	409a      	lsls	r2, r3
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8006840:	2300      	movs	r3, #0
 8006842:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8006846:	e0ce      	b.n	80069e6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8006848:	4b71      	ldr	r3, [pc, #452]	; (8006a10 <USER_SPI_ioctl+0x2dc>)
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	f003 0304 	and.w	r3, r3, #4
 8006850:	2b00      	cmp	r3, #0
 8006852:	d031      	beq.n	80068b8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8006854:	2100      	movs	r1, #0
 8006856:	208d      	movs	r0, #141	; 0x8d
 8006858:	f7ff fd19 	bl	800628e <send_cmd>
 800685c:	4603      	mov	r3, r0
 800685e:	2b00      	cmp	r3, #0
 8006860:	f040 80c3 	bne.w	80069ea <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8006864:	20ff      	movs	r0, #255	; 0xff
 8006866:	f7ff fc21 	bl	80060ac <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800686a:	f107 030c 	add.w	r3, r7, #12
 800686e:	2110      	movs	r1, #16
 8006870:	4618      	mov	r0, r3
 8006872:	f7ff fcb1 	bl	80061d8 <rcvr_datablock>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 80b6 	beq.w	80069ea <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800687e:	2330      	movs	r3, #48	; 0x30
 8006880:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8006884:	e007      	b.n	8006896 <USER_SPI_ioctl+0x162>
 8006886:	20ff      	movs	r0, #255	; 0xff
 8006888:	f7ff fc10 	bl	80060ac <xchg_spi>
 800688c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006890:	3b01      	subs	r3, #1
 8006892:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8006896:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800689a:	2b00      	cmp	r3, #0
 800689c:	d1f3      	bne.n	8006886 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800689e:	7dbb      	ldrb	r3, [r7, #22]
 80068a0:	091b      	lsrs	r3, r3, #4
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	461a      	mov	r2, r3
 80068a6:	2310      	movs	r3, #16
 80068a8:	fa03 f202 	lsl.w	r2, r3, r2
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80068b0:	2300      	movs	r3, #0
 80068b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80068b6:	e098      	b.n	80069ea <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80068b8:	2100      	movs	r1, #0
 80068ba:	2009      	movs	r0, #9
 80068bc:	f7ff fce7 	bl	800628e <send_cmd>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f040 8091 	bne.w	80069ea <USER_SPI_ioctl+0x2b6>
 80068c8:	f107 030c 	add.w	r3, r7, #12
 80068cc:	2110      	movs	r1, #16
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7ff fc82 	bl	80061d8 <rcvr_datablock>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	f000 8087 	beq.w	80069ea <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80068dc:	4b4c      	ldr	r3, [pc, #304]	; (8006a10 <USER_SPI_ioctl+0x2dc>)
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	f003 0302 	and.w	r3, r3, #2
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d012      	beq.n	800690e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80068e8:	7dbb      	ldrb	r3, [r7, #22]
 80068ea:	005b      	lsls	r3, r3, #1
 80068ec:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80068f0:	7dfa      	ldrb	r2, [r7, #23]
 80068f2:	09d2      	lsrs	r2, r2, #7
 80068f4:	b2d2      	uxtb	r2, r2
 80068f6:	4413      	add	r3, r2
 80068f8:	1c5a      	adds	r2, r3, #1
 80068fa:	7e7b      	ldrb	r3, [r7, #25]
 80068fc:	099b      	lsrs	r3, r3, #6
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	3b01      	subs	r3, #1
 8006902:	fa02 f303 	lsl.w	r3, r2, r3
 8006906:	461a      	mov	r2, r3
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	601a      	str	r2, [r3, #0]
 800690c:	e013      	b.n	8006936 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800690e:	7dbb      	ldrb	r3, [r7, #22]
 8006910:	109b      	asrs	r3, r3, #2
 8006912:	b29b      	uxth	r3, r3
 8006914:	f003 031f 	and.w	r3, r3, #31
 8006918:	3301      	adds	r3, #1
 800691a:	7dfa      	ldrb	r2, [r7, #23]
 800691c:	00d2      	lsls	r2, r2, #3
 800691e:	f002 0218 	and.w	r2, r2, #24
 8006922:	7df9      	ldrb	r1, [r7, #23]
 8006924:	0949      	lsrs	r1, r1, #5
 8006926:	b2c9      	uxtb	r1, r1
 8006928:	440a      	add	r2, r1
 800692a:	3201      	adds	r2, #1
 800692c:	fb02 f303 	mul.w	r3, r2, r3
 8006930:	461a      	mov	r2, r3
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8006936:	2300      	movs	r3, #0
 8006938:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800693c:	e055      	b.n	80069ea <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800693e:	4b34      	ldr	r3, [pc, #208]	; (8006a10 <USER_SPI_ioctl+0x2dc>)
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	f003 0306 	and.w	r3, r3, #6
 8006946:	2b00      	cmp	r3, #0
 8006948:	d051      	beq.n	80069ee <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800694a:	f107 020c 	add.w	r2, r7, #12
 800694e:	79fb      	ldrb	r3, [r7, #7]
 8006950:	210b      	movs	r1, #11
 8006952:	4618      	mov	r0, r3
 8006954:	f7ff feee 	bl	8006734 <USER_SPI_ioctl>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d149      	bne.n	80069f2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800695e:	7b3b      	ldrb	r3, [r7, #12]
 8006960:	099b      	lsrs	r3, r3, #6
 8006962:	b2db      	uxtb	r3, r3
 8006964:	2b00      	cmp	r3, #0
 8006966:	d104      	bne.n	8006972 <USER_SPI_ioctl+0x23e>
 8006968:	7dbb      	ldrb	r3, [r7, #22]
 800696a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	d041      	beq.n	80069f6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	623b      	str	r3, [r7, #32]
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	62bb      	str	r3, [r7, #40]	; 0x28
 800697c:	6a3b      	ldr	r3, [r7, #32]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8006982:	4b23      	ldr	r3, [pc, #140]	; (8006a10 <USER_SPI_ioctl+0x2dc>)
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	f003 0308 	and.w	r3, r3, #8
 800698a:	2b00      	cmp	r3, #0
 800698c:	d105      	bne.n	800699a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800698e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006990:	025b      	lsls	r3, r3, #9
 8006992:	62bb      	str	r3, [r7, #40]	; 0x28
 8006994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006996:	025b      	lsls	r3, r3, #9
 8006998:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800699a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800699c:	2020      	movs	r0, #32
 800699e:	f7ff fc76 	bl	800628e <send_cmd>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d128      	bne.n	80069fa <USER_SPI_ioctl+0x2c6>
 80069a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069aa:	2021      	movs	r0, #33	; 0x21
 80069ac:	f7ff fc6f 	bl	800628e <send_cmd>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d121      	bne.n	80069fa <USER_SPI_ioctl+0x2c6>
 80069b6:	2100      	movs	r1, #0
 80069b8:	2026      	movs	r0, #38	; 0x26
 80069ba:	f7ff fc68 	bl	800628e <send_cmd>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d11a      	bne.n	80069fa <USER_SPI_ioctl+0x2c6>
 80069c4:	f247 5030 	movw	r0, #30000	; 0x7530
 80069c8:	f7ff fbb6 	bl	8006138 <wait_ready>
 80069cc:	4603      	mov	r3, r0
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d013      	beq.n	80069fa <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80069d2:	2300      	movs	r3, #0
 80069d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80069d8:	e00f      	b.n	80069fa <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80069da:	2304      	movs	r3, #4
 80069dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80069e0:	e00c      	b.n	80069fc <USER_SPI_ioctl+0x2c8>
		break;
 80069e2:	bf00      	nop
 80069e4:	e00a      	b.n	80069fc <USER_SPI_ioctl+0x2c8>
		break;
 80069e6:	bf00      	nop
 80069e8:	e008      	b.n	80069fc <USER_SPI_ioctl+0x2c8>
		break;
 80069ea:	bf00      	nop
 80069ec:	e006      	b.n	80069fc <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80069ee:	bf00      	nop
 80069f0:	e004      	b.n	80069fc <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80069f2:	bf00      	nop
 80069f4:	e002      	b.n	80069fc <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80069f6:	bf00      	nop
 80069f8:	e000      	b.n	80069fc <USER_SPI_ioctl+0x2c8>
		break;
 80069fa:	bf00      	nop
	}

	despiselect();
 80069fc:	f7ff fbc0 	bl	8006180 <despiselect>

	return res;
 8006a00:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3730      	adds	r7, #48	; 0x30
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	20000028 	.word	0x20000028
 8006a10:	200005c8 	.word	0x200005c8

08006a14 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006a1e:	79fb      	ldrb	r3, [r7, #7]
 8006a20:	4a08      	ldr	r2, [pc, #32]	; (8006a44 <disk_status+0x30>)
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	4413      	add	r3, r2
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	79fa      	ldrb	r2, [r7, #7]
 8006a2c:	4905      	ldr	r1, [pc, #20]	; (8006a44 <disk_status+0x30>)
 8006a2e:	440a      	add	r2, r1
 8006a30:	7a12      	ldrb	r2, [r2, #8]
 8006a32:	4610      	mov	r0, r2
 8006a34:	4798      	blx	r3
 8006a36:	4603      	mov	r3, r0
 8006a38:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	200005fc 	.word	0x200005fc

08006a48 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	4603      	mov	r3, r0
 8006a50:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006a52:	2300      	movs	r3, #0
 8006a54:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006a56:	79fb      	ldrb	r3, [r7, #7]
 8006a58:	4a0d      	ldr	r2, [pc, #52]	; (8006a90 <disk_initialize+0x48>)
 8006a5a:	5cd3      	ldrb	r3, [r2, r3]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d111      	bne.n	8006a84 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006a60:	79fb      	ldrb	r3, [r7, #7]
 8006a62:	4a0b      	ldr	r2, [pc, #44]	; (8006a90 <disk_initialize+0x48>)
 8006a64:	2101      	movs	r1, #1
 8006a66:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006a68:	79fb      	ldrb	r3, [r7, #7]
 8006a6a:	4a09      	ldr	r2, [pc, #36]	; (8006a90 <disk_initialize+0x48>)
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	4413      	add	r3, r2
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	79fa      	ldrb	r2, [r7, #7]
 8006a76:	4906      	ldr	r1, [pc, #24]	; (8006a90 <disk_initialize+0x48>)
 8006a78:	440a      	add	r2, r1
 8006a7a:	7a12      	ldrb	r2, [r2, #8]
 8006a7c:	4610      	mov	r0, r2
 8006a7e:	4798      	blx	r3
 8006a80:	4603      	mov	r3, r0
 8006a82:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3710      	adds	r7, #16
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
 8006a8e:	bf00      	nop
 8006a90:	200005fc 	.word	0x200005fc

08006a94 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006a94:	b590      	push	{r4, r7, lr}
 8006a96:	b087      	sub	sp, #28
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60b9      	str	r1, [r7, #8]
 8006a9c:	607a      	str	r2, [r7, #4]
 8006a9e:	603b      	str	r3, [r7, #0]
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006aa4:	7bfb      	ldrb	r3, [r7, #15]
 8006aa6:	4a0a      	ldr	r2, [pc, #40]	; (8006ad0 <disk_read+0x3c>)
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	4413      	add	r3, r2
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	689c      	ldr	r4, [r3, #8]
 8006ab0:	7bfb      	ldrb	r3, [r7, #15]
 8006ab2:	4a07      	ldr	r2, [pc, #28]	; (8006ad0 <disk_read+0x3c>)
 8006ab4:	4413      	add	r3, r2
 8006ab6:	7a18      	ldrb	r0, [r3, #8]
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	68b9      	ldr	r1, [r7, #8]
 8006abe:	47a0      	blx	r4
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	75fb      	strb	r3, [r7, #23]
  return res;
 8006ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	371c      	adds	r7, #28
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd90      	pop	{r4, r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	200005fc 	.word	0x200005fc

08006ad4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006ad4:	b590      	push	{r4, r7, lr}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60b9      	str	r1, [r7, #8]
 8006adc:	607a      	str	r2, [r7, #4]
 8006ade:	603b      	str	r3, [r7, #0]
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006ae4:	7bfb      	ldrb	r3, [r7, #15]
 8006ae6:	4a0a      	ldr	r2, [pc, #40]	; (8006b10 <disk_write+0x3c>)
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	4413      	add	r3, r2
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	68dc      	ldr	r4, [r3, #12]
 8006af0:	7bfb      	ldrb	r3, [r7, #15]
 8006af2:	4a07      	ldr	r2, [pc, #28]	; (8006b10 <disk_write+0x3c>)
 8006af4:	4413      	add	r3, r2
 8006af6:	7a18      	ldrb	r0, [r3, #8]
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	68b9      	ldr	r1, [r7, #8]
 8006afe:	47a0      	blx	r4
 8006b00:	4603      	mov	r3, r0
 8006b02:	75fb      	strb	r3, [r7, #23]
  return res;
 8006b04:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	371c      	adds	r7, #28
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd90      	pop	{r4, r7, pc}
 8006b0e:	bf00      	nop
 8006b10:	200005fc 	.word	0x200005fc

08006b14 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	603a      	str	r2, [r7, #0]
 8006b1e:	71fb      	strb	r3, [r7, #7]
 8006b20:	460b      	mov	r3, r1
 8006b22:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006b24:	79fb      	ldrb	r3, [r7, #7]
 8006b26:	4a09      	ldr	r2, [pc, #36]	; (8006b4c <disk_ioctl+0x38>)
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	4413      	add	r3, r2
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	691b      	ldr	r3, [r3, #16]
 8006b30:	79fa      	ldrb	r2, [r7, #7]
 8006b32:	4906      	ldr	r1, [pc, #24]	; (8006b4c <disk_ioctl+0x38>)
 8006b34:	440a      	add	r2, r1
 8006b36:	7a10      	ldrb	r0, [r2, #8]
 8006b38:	79b9      	ldrb	r1, [r7, #6]
 8006b3a:	683a      	ldr	r2, [r7, #0]
 8006b3c:	4798      	blx	r3
 8006b3e:	4603      	mov	r3, r0
 8006b40:	73fb      	strb	r3, [r7, #15]
  return res;
 8006b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3710      	adds	r7, #16
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}
 8006b4c:	200005fc 	.word	0x200005fc

08006b50 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	3301      	adds	r3, #1
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006b60:	89fb      	ldrh	r3, [r7, #14]
 8006b62:	021b      	lsls	r3, r3, #8
 8006b64:	b21a      	sxth	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	b21b      	sxth	r3, r3
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	b21b      	sxth	r3, r3
 8006b70:	81fb      	strh	r3, [r7, #14]
	return rv;
 8006b72:	89fb      	ldrh	r3, [r7, #14]
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3714      	adds	r7, #20
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	3303      	adds	r3, #3
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	021b      	lsls	r3, r3, #8
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	3202      	adds	r2, #2
 8006b98:	7812      	ldrb	r2, [r2, #0]
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	021b      	lsls	r3, r3, #8
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	3201      	adds	r2, #1
 8006ba6:	7812      	ldrb	r2, [r2, #0]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	021b      	lsls	r3, r3, #8
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	7812      	ldrb	r2, [r2, #0]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	60fb      	str	r3, [r7, #12]
	return rv;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3714      	adds	r7, #20
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr

08006bc6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006bc6:	b480      	push	{r7}
 8006bc8:	b083      	sub	sp, #12
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	6078      	str	r0, [r7, #4]
 8006bce:	460b      	mov	r3, r1
 8006bd0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	1c5a      	adds	r2, r3, #1
 8006bd6:	607a      	str	r2, [r7, #4]
 8006bd8:	887a      	ldrh	r2, [r7, #2]
 8006bda:	b2d2      	uxtb	r2, r2
 8006bdc:	701a      	strb	r2, [r3, #0]
 8006bde:	887b      	ldrh	r3, [r7, #2]
 8006be0:	0a1b      	lsrs	r3, r3, #8
 8006be2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	1c5a      	adds	r2, r3, #1
 8006be8:	607a      	str	r2, [r7, #4]
 8006bea:	887a      	ldrh	r2, [r7, #2]
 8006bec:	b2d2      	uxtb	r2, r2
 8006bee:	701a      	strb	r2, [r3, #0]
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	1c5a      	adds	r2, r3, #1
 8006c0a:	607a      	str	r2, [r7, #4]
 8006c0c:	683a      	ldr	r2, [r7, #0]
 8006c0e:	b2d2      	uxtb	r2, r2
 8006c10:	701a      	strb	r2, [r3, #0]
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	0a1b      	lsrs	r3, r3, #8
 8006c16:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	1c5a      	adds	r2, r3, #1
 8006c1c:	607a      	str	r2, [r7, #4]
 8006c1e:	683a      	ldr	r2, [r7, #0]
 8006c20:	b2d2      	uxtb	r2, r2
 8006c22:	701a      	strb	r2, [r3, #0]
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	0a1b      	lsrs	r3, r3, #8
 8006c28:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	1c5a      	adds	r2, r3, #1
 8006c2e:	607a      	str	r2, [r7, #4]
 8006c30:	683a      	ldr	r2, [r7, #0]
 8006c32:	b2d2      	uxtb	r2, r2
 8006c34:	701a      	strb	r2, [r3, #0]
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	0a1b      	lsrs	r3, r3, #8
 8006c3a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	1c5a      	adds	r2, r3, #1
 8006c40:	607a      	str	r2, [r7, #4]
 8006c42:	683a      	ldr	r2, [r7, #0]
 8006c44:	b2d2      	uxtb	r2, r2
 8006c46:	701a      	strb	r2, [r3, #0]
}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006c54:	b480      	push	{r7}
 8006c56:	b087      	sub	sp, #28
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	60b9      	str	r1, [r7, #8]
 8006c5e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d00d      	beq.n	8006c8a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006c6e:	693a      	ldr	r2, [r7, #16]
 8006c70:	1c53      	adds	r3, r2, #1
 8006c72:	613b      	str	r3, [r7, #16]
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	1c59      	adds	r1, r3, #1
 8006c78:	6179      	str	r1, [r7, #20]
 8006c7a:	7812      	ldrb	r2, [r2, #0]
 8006c7c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	3b01      	subs	r3, #1
 8006c82:	607b      	str	r3, [r7, #4]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d1f1      	bne.n	8006c6e <mem_cpy+0x1a>
	}
}
 8006c8a:	bf00      	nop
 8006c8c:	371c      	adds	r7, #28
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr

08006c96 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006c96:	b480      	push	{r7}
 8006c98:	b087      	sub	sp, #28
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	60f8      	str	r0, [r7, #12]
 8006c9e:	60b9      	str	r1, [r7, #8]
 8006ca0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	1c5a      	adds	r2, r3, #1
 8006caa:	617a      	str	r2, [r7, #20]
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	b2d2      	uxtb	r2, r2
 8006cb0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	607b      	str	r3, [r7, #4]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1f3      	bne.n	8006ca6 <mem_set+0x10>
}
 8006cbe:	bf00      	nop
 8006cc0:	bf00      	nop
 8006cc2:	371c      	adds	r7, #28
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006ccc:	b480      	push	{r7}
 8006cce:	b089      	sub	sp, #36	; 0x24
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	61fb      	str	r3, [r7, #28]
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	1c5a      	adds	r2, r3, #1
 8006ce8:	61fa      	str	r2, [r7, #28]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	4619      	mov	r1, r3
 8006cee:	69bb      	ldr	r3, [r7, #24]
 8006cf0:	1c5a      	adds	r2, r3, #1
 8006cf2:	61ba      	str	r2, [r7, #24]
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	1acb      	subs	r3, r1, r3
 8006cf8:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	607b      	str	r3, [r7, #4]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d002      	beq.n	8006d0c <mem_cmp+0x40>
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d0eb      	beq.n	8006ce4 <mem_cmp+0x18>

	return r;
 8006d0c:	697b      	ldr	r3, [r7, #20]
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3724      	adds	r7, #36	; 0x24
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr

08006d1a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006d1a:	b480      	push	{r7}
 8006d1c:	b083      	sub	sp, #12
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
 8006d22:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006d24:	e002      	b.n	8006d2c <chk_chr+0x12>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	3301      	adds	r3, #1
 8006d2a:	607b      	str	r3, [r7, #4]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d005      	beq.n	8006d40 <chk_chr+0x26>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	461a      	mov	r2, r3
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d1f2      	bne.n	8006d26 <chk_chr+0xc>
	return *str;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	781b      	ldrb	r3, [r3, #0]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	60bb      	str	r3, [r7, #8]
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	60fb      	str	r3, [r7, #12]
 8006d62:	e029      	b.n	8006db8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006d64:	4a27      	ldr	r2, [pc, #156]	; (8006e04 <chk_lock+0xb4>)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	011b      	lsls	r3, r3, #4
 8006d6a:	4413      	add	r3, r2
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d01d      	beq.n	8006dae <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006d72:	4a24      	ldr	r2, [pc, #144]	; (8006e04 <chk_lock+0xb4>)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	011b      	lsls	r3, r3, #4
 8006d78:	4413      	add	r3, r2
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d116      	bne.n	8006db2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006d84:	4a1f      	ldr	r2, [pc, #124]	; (8006e04 <chk_lock+0xb4>)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	011b      	lsls	r3, r3, #4
 8006d8a:	4413      	add	r3, r2
 8006d8c:	3304      	adds	r3, #4
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d10c      	bne.n	8006db2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006d98:	4a1a      	ldr	r2, [pc, #104]	; (8006e04 <chk_lock+0xb4>)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	011b      	lsls	r3, r3, #4
 8006d9e:	4413      	add	r3, r2
 8006da0:	3308      	adds	r3, #8
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d102      	bne.n	8006db2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006dac:	e007      	b.n	8006dbe <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8006dae:	2301      	movs	r3, #1
 8006db0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	3301      	adds	r3, #1
 8006db6:	60fb      	str	r3, [r7, #12]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d9d2      	bls.n	8006d64 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d109      	bne.n	8006dd8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d102      	bne.n	8006dd0 <chk_lock+0x80>
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	2b02      	cmp	r3, #2
 8006dce:	d101      	bne.n	8006dd4 <chk_lock+0x84>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	e010      	b.n	8006df6 <chk_lock+0xa6>
 8006dd4:	2312      	movs	r3, #18
 8006dd6:	e00e      	b.n	8006df6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d108      	bne.n	8006df0 <chk_lock+0xa0>
 8006dde:	4a09      	ldr	r2, [pc, #36]	; (8006e04 <chk_lock+0xb4>)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	011b      	lsls	r3, r3, #4
 8006de4:	4413      	add	r3, r2
 8006de6:	330c      	adds	r3, #12
 8006de8:	881b      	ldrh	r3, [r3, #0]
 8006dea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dee:	d101      	bne.n	8006df4 <chk_lock+0xa4>
 8006df0:	2310      	movs	r3, #16
 8006df2:	e000      	b.n	8006df6 <chk_lock+0xa6>
 8006df4:	2300      	movs	r3, #0
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3714      	adds	r7, #20
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	200005dc 	.word	0x200005dc

08006e08 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	607b      	str	r3, [r7, #4]
 8006e12:	e002      	b.n	8006e1a <enq_lock+0x12>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	3301      	adds	r3, #1
 8006e18:	607b      	str	r3, [r7, #4]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d806      	bhi.n	8006e2e <enq_lock+0x26>
 8006e20:	4a09      	ldr	r2, [pc, #36]	; (8006e48 <enq_lock+0x40>)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	011b      	lsls	r3, r3, #4
 8006e26:	4413      	add	r3, r2
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1f2      	bne.n	8006e14 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	bf14      	ite	ne
 8006e34:	2301      	movne	r3, #1
 8006e36:	2300      	moveq	r3, #0
 8006e38:	b2db      	uxtb	r3, r3
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	370c      	adds	r7, #12
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	200005dc 	.word	0x200005dc

08006e4c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b085      	sub	sp, #20
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006e56:	2300      	movs	r3, #0
 8006e58:	60fb      	str	r3, [r7, #12]
 8006e5a:	e01f      	b.n	8006e9c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006e5c:	4a41      	ldr	r2, [pc, #260]	; (8006f64 <inc_lock+0x118>)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	011b      	lsls	r3, r3, #4
 8006e62:	4413      	add	r3, r2
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d113      	bne.n	8006e96 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006e6e:	4a3d      	ldr	r2, [pc, #244]	; (8006f64 <inc_lock+0x118>)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	011b      	lsls	r3, r3, #4
 8006e74:	4413      	add	r3, r2
 8006e76:	3304      	adds	r3, #4
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d109      	bne.n	8006e96 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006e82:	4a38      	ldr	r2, [pc, #224]	; (8006f64 <inc_lock+0x118>)
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	011b      	lsls	r3, r3, #4
 8006e88:	4413      	add	r3, r2
 8006e8a:	3308      	adds	r3, #8
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d006      	beq.n	8006ea4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	3301      	adds	r3, #1
 8006e9a:	60fb      	str	r3, [r7, #12]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d9dc      	bls.n	8006e5c <inc_lock+0x10>
 8006ea2:	e000      	b.n	8006ea6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006ea4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2b02      	cmp	r3, #2
 8006eaa:	d132      	bne.n	8006f12 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006eac:	2300      	movs	r3, #0
 8006eae:	60fb      	str	r3, [r7, #12]
 8006eb0:	e002      	b.n	8006eb8 <inc_lock+0x6c>
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	60fb      	str	r3, [r7, #12]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d806      	bhi.n	8006ecc <inc_lock+0x80>
 8006ebe:	4a29      	ldr	r2, [pc, #164]	; (8006f64 <inc_lock+0x118>)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	011b      	lsls	r3, r3, #4
 8006ec4:	4413      	add	r3, r2
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d1f2      	bne.n	8006eb2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	d101      	bne.n	8006ed6 <inc_lock+0x8a>
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	e040      	b.n	8006f58 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	4922      	ldr	r1, [pc, #136]	; (8006f64 <inc_lock+0x118>)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	011b      	lsls	r3, r3, #4
 8006ee0:	440b      	add	r3, r1
 8006ee2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	689a      	ldr	r2, [r3, #8]
 8006ee8:	491e      	ldr	r1, [pc, #120]	; (8006f64 <inc_lock+0x118>)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	011b      	lsls	r3, r3, #4
 8006eee:	440b      	add	r3, r1
 8006ef0:	3304      	adds	r3, #4
 8006ef2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	695a      	ldr	r2, [r3, #20]
 8006ef8:	491a      	ldr	r1, [pc, #104]	; (8006f64 <inc_lock+0x118>)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	011b      	lsls	r3, r3, #4
 8006efe:	440b      	add	r3, r1
 8006f00:	3308      	adds	r3, #8
 8006f02:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006f04:	4a17      	ldr	r2, [pc, #92]	; (8006f64 <inc_lock+0x118>)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	011b      	lsls	r3, r3, #4
 8006f0a:	4413      	add	r3, r2
 8006f0c:	330c      	adds	r3, #12
 8006f0e:	2200      	movs	r2, #0
 8006f10:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d009      	beq.n	8006f2c <inc_lock+0xe0>
 8006f18:	4a12      	ldr	r2, [pc, #72]	; (8006f64 <inc_lock+0x118>)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	011b      	lsls	r3, r3, #4
 8006f1e:	4413      	add	r3, r2
 8006f20:	330c      	adds	r3, #12
 8006f22:	881b      	ldrh	r3, [r3, #0]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d001      	beq.n	8006f2c <inc_lock+0xe0>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	e015      	b.n	8006f58 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d108      	bne.n	8006f44 <inc_lock+0xf8>
 8006f32:	4a0c      	ldr	r2, [pc, #48]	; (8006f64 <inc_lock+0x118>)
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	011b      	lsls	r3, r3, #4
 8006f38:	4413      	add	r3, r2
 8006f3a:	330c      	adds	r3, #12
 8006f3c:	881b      	ldrh	r3, [r3, #0]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	b29a      	uxth	r2, r3
 8006f42:	e001      	b.n	8006f48 <inc_lock+0xfc>
 8006f44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006f48:	4906      	ldr	r1, [pc, #24]	; (8006f64 <inc_lock+0x118>)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	011b      	lsls	r3, r3, #4
 8006f4e:	440b      	add	r3, r1
 8006f50:	330c      	adds	r3, #12
 8006f52:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	3301      	adds	r3, #1
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3714      	adds	r7, #20
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	200005dc 	.word	0x200005dc

08006f68 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b085      	sub	sp, #20
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	3b01      	subs	r3, #1
 8006f74:	607b      	str	r3, [r7, #4]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d825      	bhi.n	8006fc8 <dec_lock+0x60>
		n = Files[i].ctr;
 8006f7c:	4a17      	ldr	r2, [pc, #92]	; (8006fdc <dec_lock+0x74>)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	011b      	lsls	r3, r3, #4
 8006f82:	4413      	add	r3, r2
 8006f84:	330c      	adds	r3, #12
 8006f86:	881b      	ldrh	r3, [r3, #0]
 8006f88:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006f8a:	89fb      	ldrh	r3, [r7, #14]
 8006f8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f90:	d101      	bne.n	8006f96 <dec_lock+0x2e>
 8006f92:	2300      	movs	r3, #0
 8006f94:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006f96:	89fb      	ldrh	r3, [r7, #14]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d002      	beq.n	8006fa2 <dec_lock+0x3a>
 8006f9c:	89fb      	ldrh	r3, [r7, #14]
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006fa2:	4a0e      	ldr	r2, [pc, #56]	; (8006fdc <dec_lock+0x74>)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	011b      	lsls	r3, r3, #4
 8006fa8:	4413      	add	r3, r2
 8006faa:	330c      	adds	r3, #12
 8006fac:	89fa      	ldrh	r2, [r7, #14]
 8006fae:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006fb0:	89fb      	ldrh	r3, [r7, #14]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d105      	bne.n	8006fc2 <dec_lock+0x5a>
 8006fb6:	4a09      	ldr	r2, [pc, #36]	; (8006fdc <dec_lock+0x74>)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	011b      	lsls	r3, r3, #4
 8006fbc:	4413      	add	r3, r2
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	737b      	strb	r3, [r7, #13]
 8006fc6:	e001      	b.n	8006fcc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006fc8:	2302      	movs	r3, #2
 8006fca:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006fcc:	7b7b      	ldrb	r3, [r7, #13]
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3714      	adds	r7, #20
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	200005dc 	.word	0x200005dc

08006fe0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b085      	sub	sp, #20
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006fe8:	2300      	movs	r3, #0
 8006fea:	60fb      	str	r3, [r7, #12]
 8006fec:	e010      	b.n	8007010 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006fee:	4a0d      	ldr	r2, [pc, #52]	; (8007024 <clear_lock+0x44>)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	011b      	lsls	r3, r3, #4
 8006ff4:	4413      	add	r3, r2
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d105      	bne.n	800700a <clear_lock+0x2a>
 8006ffe:	4a09      	ldr	r2, [pc, #36]	; (8007024 <clear_lock+0x44>)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	011b      	lsls	r3, r3, #4
 8007004:	4413      	add	r3, r2
 8007006:	2200      	movs	r2, #0
 8007008:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	3301      	adds	r3, #1
 800700e:	60fb      	str	r3, [r7, #12]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d9eb      	bls.n	8006fee <clear_lock+0xe>
	}
}
 8007016:	bf00      	nop
 8007018:	bf00      	nop
 800701a:	3714      	adds	r7, #20
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr
 8007024:	200005dc 	.word	0x200005dc

08007028 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b086      	sub	sp, #24
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007030:	2300      	movs	r3, #0
 8007032:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	78db      	ldrb	r3, [r3, #3]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d034      	beq.n	80070a6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007040:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	7858      	ldrb	r0, [r3, #1]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800704c:	2301      	movs	r3, #1
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	f7ff fd40 	bl	8006ad4 <disk_write>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d002      	beq.n	8007060 <sync_window+0x38>
			res = FR_DISK_ERR;
 800705a:	2301      	movs	r3, #1
 800705c:	73fb      	strb	r3, [r7, #15]
 800705e:	e022      	b.n	80070a6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	697a      	ldr	r2, [r7, #20]
 800706c:	1ad2      	subs	r2, r2, r3
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	699b      	ldr	r3, [r3, #24]
 8007072:	429a      	cmp	r2, r3
 8007074:	d217      	bcs.n	80070a6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	789b      	ldrb	r3, [r3, #2]
 800707a:	613b      	str	r3, [r7, #16]
 800707c:	e010      	b.n	80070a0 <sync_window+0x78>
					wsect += fs->fsize;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	699b      	ldr	r3, [r3, #24]
 8007082:	697a      	ldr	r2, [r7, #20]
 8007084:	4413      	add	r3, r2
 8007086:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	7858      	ldrb	r0, [r3, #1]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007092:	2301      	movs	r3, #1
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	f7ff fd1d 	bl	8006ad4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	3b01      	subs	r3, #1
 800709e:	613b      	str	r3, [r7, #16]
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d8eb      	bhi.n	800707e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80070a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3718      	adds	r7, #24
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80070ba:	2300      	movs	r3, #0
 80070bc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070c2:	683a      	ldr	r2, [r7, #0]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d01b      	beq.n	8007100 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f7ff ffad 	bl	8007028 <sync_window>
 80070ce:	4603      	mov	r3, r0
 80070d0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80070d2:	7bfb      	ldrb	r3, [r7, #15]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d113      	bne.n	8007100 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	7858      	ldrb	r0, [r3, #1]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80070e2:	2301      	movs	r3, #1
 80070e4:	683a      	ldr	r2, [r7, #0]
 80070e6:	f7ff fcd5 	bl	8006a94 <disk_read>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d004      	beq.n	80070fa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80070f0:	f04f 33ff 	mov.w	r3, #4294967295
 80070f4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	683a      	ldr	r2, [r7, #0]
 80070fe:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8007100:	7bfb      	ldrb	r3, [r7, #15]
}
 8007102:	4618      	mov	r0, r3
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
	...

0800710c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b084      	sub	sp, #16
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f7ff ff87 	bl	8007028 <sync_window>
 800711a:	4603      	mov	r3, r0
 800711c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800711e:	7bfb      	ldrb	r3, [r7, #15]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d158      	bne.n	80071d6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	2b03      	cmp	r3, #3
 800712a:	d148      	bne.n	80071be <sync_fs+0xb2>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	791b      	ldrb	r3, [r3, #4]
 8007130:	2b01      	cmp	r3, #1
 8007132:	d144      	bne.n	80071be <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	3330      	adds	r3, #48	; 0x30
 8007138:	f44f 7200 	mov.w	r2, #512	; 0x200
 800713c:	2100      	movs	r1, #0
 800713e:	4618      	mov	r0, r3
 8007140:	f7ff fda9 	bl	8006c96 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	3330      	adds	r3, #48	; 0x30
 8007148:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800714c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007150:	4618      	mov	r0, r3
 8007152:	f7ff fd38 	bl	8006bc6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	3330      	adds	r3, #48	; 0x30
 800715a:	4921      	ldr	r1, [pc, #132]	; (80071e0 <sync_fs+0xd4>)
 800715c:	4618      	mov	r0, r3
 800715e:	f7ff fd4d 	bl	8006bfc <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	3330      	adds	r3, #48	; 0x30
 8007166:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800716a:	491e      	ldr	r1, [pc, #120]	; (80071e4 <sync_fs+0xd8>)
 800716c:	4618      	mov	r0, r3
 800716e:	f7ff fd45 	bl	8006bfc <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	3330      	adds	r3, #48	; 0x30
 8007176:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	691b      	ldr	r3, [r3, #16]
 800717e:	4619      	mov	r1, r3
 8007180:	4610      	mov	r0, r2
 8007182:	f7ff fd3b 	bl	8006bfc <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	3330      	adds	r3, #48	; 0x30
 800718a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	68db      	ldr	r3, [r3, #12]
 8007192:	4619      	mov	r1, r3
 8007194:	4610      	mov	r0, r2
 8007196:	f7ff fd31 	bl	8006bfc <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	69db      	ldr	r3, [r3, #28]
 800719e:	1c5a      	adds	r2, r3, #1
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	7858      	ldrb	r0, [r3, #1]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071b2:	2301      	movs	r3, #1
 80071b4:	f7ff fc8e 	bl	8006ad4 <disk_write>
			fs->fsi_flag = 0;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	785b      	ldrb	r3, [r3, #1]
 80071c2:	2200      	movs	r2, #0
 80071c4:	2100      	movs	r1, #0
 80071c6:	4618      	mov	r0, r3
 80071c8:	f7ff fca4 	bl	8006b14 <disk_ioctl>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d001      	beq.n	80071d6 <sync_fs+0xca>
 80071d2:	2301      	movs	r3, #1
 80071d4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80071d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3710      	adds	r7, #16
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}
 80071e0:	41615252 	.word	0x41615252
 80071e4:	61417272 	.word	0x61417272

080071e8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	3b02      	subs	r3, #2
 80071f6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	695b      	ldr	r3, [r3, #20]
 80071fc:	3b02      	subs	r3, #2
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	429a      	cmp	r2, r3
 8007202:	d301      	bcc.n	8007208 <clust2sect+0x20>
 8007204:	2300      	movs	r3, #0
 8007206:	e008      	b.n	800721a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	895b      	ldrh	r3, [r3, #10]
 800720c:	461a      	mov	r2, r3
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	fb03 f202 	mul.w	r2, r3, r2
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007218:	4413      	add	r3, r2
}
 800721a:	4618      	mov	r0, r3
 800721c:	370c      	adds	r7, #12
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr

08007226 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007226:	b580      	push	{r7, lr}
 8007228:	b086      	sub	sp, #24
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
 800722e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	2b01      	cmp	r3, #1
 800723a:	d904      	bls.n	8007246 <get_fat+0x20>
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	695b      	ldr	r3, [r3, #20]
 8007240:	683a      	ldr	r2, [r7, #0]
 8007242:	429a      	cmp	r2, r3
 8007244:	d302      	bcc.n	800724c <get_fat+0x26>
		val = 1;	/* Internal error */
 8007246:	2301      	movs	r3, #1
 8007248:	617b      	str	r3, [r7, #20]
 800724a:	e08f      	b.n	800736c <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800724c:	f04f 33ff 	mov.w	r3, #4294967295
 8007250:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	2b03      	cmp	r3, #3
 8007258:	d062      	beq.n	8007320 <get_fat+0xfa>
 800725a:	2b03      	cmp	r3, #3
 800725c:	dc7c      	bgt.n	8007358 <get_fat+0x132>
 800725e:	2b01      	cmp	r3, #1
 8007260:	d002      	beq.n	8007268 <get_fat+0x42>
 8007262:	2b02      	cmp	r3, #2
 8007264:	d042      	beq.n	80072ec <get_fat+0xc6>
 8007266:	e077      	b.n	8007358 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	60fb      	str	r3, [r7, #12]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	085b      	lsrs	r3, r3, #1
 8007270:	68fa      	ldr	r2, [r7, #12]
 8007272:	4413      	add	r3, r2
 8007274:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	6a1a      	ldr	r2, [r3, #32]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	0a5b      	lsrs	r3, r3, #9
 800727e:	4413      	add	r3, r2
 8007280:	4619      	mov	r1, r3
 8007282:	6938      	ldr	r0, [r7, #16]
 8007284:	f7ff ff14 	bl	80070b0 <move_window>
 8007288:	4603      	mov	r3, r0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d167      	bne.n	800735e <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	1c5a      	adds	r2, r3, #1
 8007292:	60fa      	str	r2, [r7, #12]
 8007294:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	4413      	add	r3, r2
 800729c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80072a0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	6a1a      	ldr	r2, [r3, #32]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	0a5b      	lsrs	r3, r3, #9
 80072aa:	4413      	add	r3, r2
 80072ac:	4619      	mov	r1, r3
 80072ae:	6938      	ldr	r0, [r7, #16]
 80072b0:	f7ff fefe 	bl	80070b0 <move_window>
 80072b4:	4603      	mov	r3, r0
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d153      	bne.n	8007362 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072c0:	693a      	ldr	r2, [r7, #16]
 80072c2:	4413      	add	r3, r2
 80072c4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80072c8:	021b      	lsls	r3, r3, #8
 80072ca:	461a      	mov	r2, r3
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	f003 0301 	and.w	r3, r3, #1
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d002      	beq.n	80072e2 <get_fat+0xbc>
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	091b      	lsrs	r3, r3, #4
 80072e0:	e002      	b.n	80072e8 <get_fat+0xc2>
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80072e8:	617b      	str	r3, [r7, #20]
			break;
 80072ea:	e03f      	b.n	800736c <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	6a1a      	ldr	r2, [r3, #32]
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	0a1b      	lsrs	r3, r3, #8
 80072f4:	4413      	add	r3, r2
 80072f6:	4619      	mov	r1, r3
 80072f8:	6938      	ldr	r0, [r7, #16]
 80072fa:	f7ff fed9 	bl	80070b0 <move_window>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b00      	cmp	r3, #0
 8007302:	d130      	bne.n	8007366 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	005b      	lsls	r3, r3, #1
 800730e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007312:	4413      	add	r3, r2
 8007314:	4618      	mov	r0, r3
 8007316:	f7ff fc1b 	bl	8006b50 <ld_word>
 800731a:	4603      	mov	r3, r0
 800731c:	617b      	str	r3, [r7, #20]
			break;
 800731e:	e025      	b.n	800736c <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	6a1a      	ldr	r2, [r3, #32]
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	09db      	lsrs	r3, r3, #7
 8007328:	4413      	add	r3, r2
 800732a:	4619      	mov	r1, r3
 800732c:	6938      	ldr	r0, [r7, #16]
 800732e:	f7ff febf 	bl	80070b0 <move_window>
 8007332:	4603      	mov	r3, r0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d118      	bne.n	800736a <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007346:	4413      	add	r3, r2
 8007348:	4618      	mov	r0, r3
 800734a:	f7ff fc19 	bl	8006b80 <ld_dword>
 800734e:	4603      	mov	r3, r0
 8007350:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007354:	617b      	str	r3, [r7, #20]
			break;
 8007356:	e009      	b.n	800736c <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007358:	2301      	movs	r3, #1
 800735a:	617b      	str	r3, [r7, #20]
 800735c:	e006      	b.n	800736c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800735e:	bf00      	nop
 8007360:	e004      	b.n	800736c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007362:	bf00      	nop
 8007364:	e002      	b.n	800736c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007366:	bf00      	nop
 8007368:	e000      	b.n	800736c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800736a:	bf00      	nop
		}
	}

	return val;
 800736c:	697b      	ldr	r3, [r7, #20]
}
 800736e:	4618      	mov	r0, r3
 8007370:	3718      	adds	r7, #24
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}

08007376 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007376:	b590      	push	{r4, r7, lr}
 8007378:	b089      	sub	sp, #36	; 0x24
 800737a:	af00      	add	r7, sp, #0
 800737c:	60f8      	str	r0, [r7, #12]
 800737e:	60b9      	str	r1, [r7, #8]
 8007380:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007382:	2302      	movs	r3, #2
 8007384:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	2b01      	cmp	r3, #1
 800738a:	f240 80d9 	bls.w	8007540 <put_fat+0x1ca>
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	68ba      	ldr	r2, [r7, #8]
 8007394:	429a      	cmp	r2, r3
 8007396:	f080 80d3 	bcs.w	8007540 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	2b03      	cmp	r3, #3
 80073a0:	f000 8096 	beq.w	80074d0 <put_fat+0x15a>
 80073a4:	2b03      	cmp	r3, #3
 80073a6:	f300 80cb 	bgt.w	8007540 <put_fat+0x1ca>
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d002      	beq.n	80073b4 <put_fat+0x3e>
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	d06e      	beq.n	8007490 <put_fat+0x11a>
 80073b2:	e0c5      	b.n	8007540 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	61bb      	str	r3, [r7, #24]
 80073b8:	69bb      	ldr	r3, [r7, #24]
 80073ba:	085b      	lsrs	r3, r3, #1
 80073bc:	69ba      	ldr	r2, [r7, #24]
 80073be:	4413      	add	r3, r2
 80073c0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6a1a      	ldr	r2, [r3, #32]
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	0a5b      	lsrs	r3, r3, #9
 80073ca:	4413      	add	r3, r2
 80073cc:	4619      	mov	r1, r3
 80073ce:	68f8      	ldr	r0, [r7, #12]
 80073d0:	f7ff fe6e 	bl	80070b0 <move_window>
 80073d4:	4603      	mov	r3, r0
 80073d6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80073d8:	7ffb      	ldrb	r3, [r7, #31]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	f040 80a9 	bne.w	8007532 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80073e6:	69bb      	ldr	r3, [r7, #24]
 80073e8:	1c59      	adds	r1, r3, #1
 80073ea:	61b9      	str	r1, [r7, #24]
 80073ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073f0:	4413      	add	r3, r2
 80073f2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	f003 0301 	and.w	r3, r3, #1
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d00d      	beq.n	800741a <put_fat+0xa4>
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	b25b      	sxtb	r3, r3
 8007404:	f003 030f 	and.w	r3, r3, #15
 8007408:	b25a      	sxtb	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	b2db      	uxtb	r3, r3
 800740e:	011b      	lsls	r3, r3, #4
 8007410:	b25b      	sxtb	r3, r3
 8007412:	4313      	orrs	r3, r2
 8007414:	b25b      	sxtb	r3, r3
 8007416:	b2db      	uxtb	r3, r3
 8007418:	e001      	b.n	800741e <put_fat+0xa8>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	b2db      	uxtb	r3, r3
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2201      	movs	r2, #1
 8007426:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	6a1a      	ldr	r2, [r3, #32]
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	0a5b      	lsrs	r3, r3, #9
 8007430:	4413      	add	r3, r2
 8007432:	4619      	mov	r1, r3
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f7ff fe3b 	bl	80070b0 <move_window>
 800743a:	4603      	mov	r3, r0
 800743c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800743e:	7ffb      	ldrb	r3, [r7, #31]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d178      	bne.n	8007536 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007450:	4413      	add	r3, r2
 8007452:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	f003 0301 	and.w	r3, r3, #1
 800745a:	2b00      	cmp	r3, #0
 800745c:	d003      	beq.n	8007466 <put_fat+0xf0>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	091b      	lsrs	r3, r3, #4
 8007462:	b2db      	uxtb	r3, r3
 8007464:	e00e      	b.n	8007484 <put_fat+0x10e>
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	b25b      	sxtb	r3, r3
 800746c:	f023 030f 	bic.w	r3, r3, #15
 8007470:	b25a      	sxtb	r2, r3
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	0a1b      	lsrs	r3, r3, #8
 8007476:	b25b      	sxtb	r3, r3
 8007478:	f003 030f 	and.w	r3, r3, #15
 800747c:	b25b      	sxtb	r3, r3
 800747e:	4313      	orrs	r3, r2
 8007480:	b25b      	sxtb	r3, r3
 8007482:	b2db      	uxtb	r3, r3
 8007484:	697a      	ldr	r2, [r7, #20]
 8007486:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2201      	movs	r2, #1
 800748c:	70da      	strb	r2, [r3, #3]
			break;
 800748e:	e057      	b.n	8007540 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6a1a      	ldr	r2, [r3, #32]
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	0a1b      	lsrs	r3, r3, #8
 8007498:	4413      	add	r3, r2
 800749a:	4619      	mov	r1, r3
 800749c:	68f8      	ldr	r0, [r7, #12]
 800749e:	f7ff fe07 	bl	80070b0 <move_window>
 80074a2:	4603      	mov	r3, r0
 80074a4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80074a6:	7ffb      	ldrb	r3, [r7, #31]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d146      	bne.n	800753a <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	005b      	lsls	r3, r3, #1
 80074b6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80074ba:	4413      	add	r3, r2
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	b292      	uxth	r2, r2
 80074c0:	4611      	mov	r1, r2
 80074c2:	4618      	mov	r0, r3
 80074c4:	f7ff fb7f 	bl	8006bc6 <st_word>
			fs->wflag = 1;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2201      	movs	r2, #1
 80074cc:	70da      	strb	r2, [r3, #3]
			break;
 80074ce:	e037      	b.n	8007540 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	6a1a      	ldr	r2, [r3, #32]
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	09db      	lsrs	r3, r3, #7
 80074d8:	4413      	add	r3, r2
 80074da:	4619      	mov	r1, r3
 80074dc:	68f8      	ldr	r0, [r7, #12]
 80074de:	f7ff fde7 	bl	80070b0 <move_window>
 80074e2:	4603      	mov	r3, r0
 80074e4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80074e6:	7ffb      	ldrb	r3, [r7, #31]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d128      	bne.n	800753e <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007500:	4413      	add	r3, r2
 8007502:	4618      	mov	r0, r3
 8007504:	f7ff fb3c 	bl	8006b80 <ld_dword>
 8007508:	4603      	mov	r3, r0
 800750a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800750e:	4323      	orrs	r3, r4
 8007510:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	009b      	lsls	r3, r3, #2
 800751c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007520:	4413      	add	r3, r2
 8007522:	6879      	ldr	r1, [r7, #4]
 8007524:	4618      	mov	r0, r3
 8007526:	f7ff fb69 	bl	8006bfc <st_dword>
			fs->wflag = 1;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2201      	movs	r2, #1
 800752e:	70da      	strb	r2, [r3, #3]
			break;
 8007530:	e006      	b.n	8007540 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007532:	bf00      	nop
 8007534:	e004      	b.n	8007540 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007536:	bf00      	nop
 8007538:	e002      	b.n	8007540 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800753a:	bf00      	nop
 800753c:	e000      	b.n	8007540 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800753e:	bf00      	nop
		}
	}
	return res;
 8007540:	7ffb      	ldrb	r3, [r7, #31]
}
 8007542:	4618      	mov	r0, r3
 8007544:	3724      	adds	r7, #36	; 0x24
 8007546:	46bd      	mov	sp, r7
 8007548:	bd90      	pop	{r4, r7, pc}

0800754a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b088      	sub	sp, #32
 800754e:	af00      	add	r7, sp, #0
 8007550:	60f8      	str	r0, [r7, #12]
 8007552:	60b9      	str	r1, [r7, #8]
 8007554:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007556:	2300      	movs	r3, #0
 8007558:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	2b01      	cmp	r3, #1
 8007564:	d904      	bls.n	8007570 <remove_chain+0x26>
 8007566:	69bb      	ldr	r3, [r7, #24]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	68ba      	ldr	r2, [r7, #8]
 800756c:	429a      	cmp	r2, r3
 800756e:	d301      	bcc.n	8007574 <remove_chain+0x2a>
 8007570:	2302      	movs	r3, #2
 8007572:	e04b      	b.n	800760c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00c      	beq.n	8007594 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800757a:	f04f 32ff 	mov.w	r2, #4294967295
 800757e:	6879      	ldr	r1, [r7, #4]
 8007580:	69b8      	ldr	r0, [r7, #24]
 8007582:	f7ff fef8 	bl	8007376 <put_fat>
 8007586:	4603      	mov	r3, r0
 8007588:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800758a:	7ffb      	ldrb	r3, [r7, #31]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d001      	beq.n	8007594 <remove_chain+0x4a>
 8007590:	7ffb      	ldrb	r3, [r7, #31]
 8007592:	e03b      	b.n	800760c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007594:	68b9      	ldr	r1, [r7, #8]
 8007596:	68f8      	ldr	r0, [r7, #12]
 8007598:	f7ff fe45 	bl	8007226 <get_fat>
 800759c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d031      	beq.n	8007608 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d101      	bne.n	80075ae <remove_chain+0x64>
 80075aa:	2302      	movs	r3, #2
 80075ac:	e02e      	b.n	800760c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b4:	d101      	bne.n	80075ba <remove_chain+0x70>
 80075b6:	2301      	movs	r3, #1
 80075b8:	e028      	b.n	800760c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80075ba:	2200      	movs	r2, #0
 80075bc:	68b9      	ldr	r1, [r7, #8]
 80075be:	69b8      	ldr	r0, [r7, #24]
 80075c0:	f7ff fed9 	bl	8007376 <put_fat>
 80075c4:	4603      	mov	r3, r0
 80075c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80075c8:	7ffb      	ldrb	r3, [r7, #31]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d001      	beq.n	80075d2 <remove_chain+0x88>
 80075ce:	7ffb      	ldrb	r3, [r7, #31]
 80075d0:	e01c      	b.n	800760c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	691a      	ldr	r2, [r3, #16]
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	3b02      	subs	r3, #2
 80075dc:	429a      	cmp	r2, r3
 80075de:	d20b      	bcs.n	80075f8 <remove_chain+0xae>
			fs->free_clst++;
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	691b      	ldr	r3, [r3, #16]
 80075e4:	1c5a      	adds	r2, r3, #1
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	791b      	ldrb	r3, [r3, #4]
 80075ee:	f043 0301 	orr.w	r3, r3, #1
 80075f2:	b2da      	uxtb	r2, r3
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	695b      	ldr	r3, [r3, #20]
 8007600:	68ba      	ldr	r2, [r7, #8]
 8007602:	429a      	cmp	r2, r3
 8007604:	d3c6      	bcc.n	8007594 <remove_chain+0x4a>
 8007606:	e000      	b.n	800760a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007608:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800760a:	2300      	movs	r3, #0
}
 800760c:	4618      	mov	r0, r3
 800760e:	3720      	adds	r7, #32
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b088      	sub	sp, #32
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d10d      	bne.n	8007646 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	68db      	ldr	r3, [r3, #12]
 800762e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d004      	beq.n	8007640 <create_chain+0x2c>
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	695b      	ldr	r3, [r3, #20]
 800763a:	69ba      	ldr	r2, [r7, #24]
 800763c:	429a      	cmp	r2, r3
 800763e:	d31b      	bcc.n	8007678 <create_chain+0x64>
 8007640:	2301      	movs	r3, #1
 8007642:	61bb      	str	r3, [r7, #24]
 8007644:	e018      	b.n	8007678 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007646:	6839      	ldr	r1, [r7, #0]
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7ff fdec 	bl	8007226 <get_fat>
 800764e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2b01      	cmp	r3, #1
 8007654:	d801      	bhi.n	800765a <create_chain+0x46>
 8007656:	2301      	movs	r3, #1
 8007658:	e070      	b.n	800773c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007660:	d101      	bne.n	8007666 <create_chain+0x52>
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	e06a      	b.n	800773c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	695b      	ldr	r3, [r3, #20]
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	429a      	cmp	r2, r3
 800766e:	d201      	bcs.n	8007674 <create_chain+0x60>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	e063      	b.n	800773c <create_chain+0x128>
		scl = clst;
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	3301      	adds	r3, #1
 8007680:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	69fa      	ldr	r2, [r7, #28]
 8007688:	429a      	cmp	r2, r3
 800768a:	d307      	bcc.n	800769c <create_chain+0x88>
				ncl = 2;
 800768c:	2302      	movs	r3, #2
 800768e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007690:	69fa      	ldr	r2, [r7, #28]
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	429a      	cmp	r2, r3
 8007696:	d901      	bls.n	800769c <create_chain+0x88>
 8007698:	2300      	movs	r3, #0
 800769a:	e04f      	b.n	800773c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800769c:	69f9      	ldr	r1, [r7, #28]
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f7ff fdc1 	bl	8007226 <get_fat>
 80076a4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d00e      	beq.n	80076ca <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d003      	beq.n	80076ba <create_chain+0xa6>
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b8:	d101      	bne.n	80076be <create_chain+0xaa>
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	e03e      	b.n	800773c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80076be:	69fa      	ldr	r2, [r7, #28]
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d1da      	bne.n	800767c <create_chain+0x68>
 80076c6:	2300      	movs	r3, #0
 80076c8:	e038      	b.n	800773c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80076ca:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80076cc:	f04f 32ff 	mov.w	r2, #4294967295
 80076d0:	69f9      	ldr	r1, [r7, #28]
 80076d2:	6938      	ldr	r0, [r7, #16]
 80076d4:	f7ff fe4f 	bl	8007376 <put_fat>
 80076d8:	4603      	mov	r3, r0
 80076da:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80076dc:	7dfb      	ldrb	r3, [r7, #23]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d109      	bne.n	80076f6 <create_chain+0xe2>
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d006      	beq.n	80076f6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80076e8:	69fa      	ldr	r2, [r7, #28]
 80076ea:	6839      	ldr	r1, [r7, #0]
 80076ec:	6938      	ldr	r0, [r7, #16]
 80076ee:	f7ff fe42 	bl	8007376 <put_fat>
 80076f2:	4603      	mov	r3, r0
 80076f4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80076f6:	7dfb      	ldrb	r3, [r7, #23]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d116      	bne.n	800772a <create_chain+0x116>
		fs->last_clst = ncl;
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	69fa      	ldr	r2, [r7, #28]
 8007700:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	691a      	ldr	r2, [r3, #16]
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	695b      	ldr	r3, [r3, #20]
 800770a:	3b02      	subs	r3, #2
 800770c:	429a      	cmp	r2, r3
 800770e:	d804      	bhi.n	800771a <create_chain+0x106>
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	691b      	ldr	r3, [r3, #16]
 8007714:	1e5a      	subs	r2, r3, #1
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	791b      	ldrb	r3, [r3, #4]
 800771e:	f043 0301 	orr.w	r3, r3, #1
 8007722:	b2da      	uxtb	r2, r3
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	711a      	strb	r2, [r3, #4]
 8007728:	e007      	b.n	800773a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800772a:	7dfb      	ldrb	r3, [r7, #23]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d102      	bne.n	8007736 <create_chain+0x122>
 8007730:	f04f 33ff 	mov.w	r3, #4294967295
 8007734:	e000      	b.n	8007738 <create_chain+0x124>
 8007736:	2301      	movs	r3, #1
 8007738:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800773a:	69fb      	ldr	r3, [r7, #28]
}
 800773c:	4618      	mov	r0, r3
 800773e:	3720      	adds	r7, #32
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007744:	b480      	push	{r7}
 8007746:	b087      	sub	sp, #28
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007758:	3304      	adds	r3, #4
 800775a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	0a5b      	lsrs	r3, r3, #9
 8007760:	68fa      	ldr	r2, [r7, #12]
 8007762:	8952      	ldrh	r2, [r2, #10]
 8007764:	fbb3 f3f2 	udiv	r3, r3, r2
 8007768:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	1d1a      	adds	r2, r3, #4
 800776e:	613a      	str	r2, [r7, #16]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d101      	bne.n	800777e <clmt_clust+0x3a>
 800777a:	2300      	movs	r3, #0
 800777c:	e010      	b.n	80077a0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800777e:	697a      	ldr	r2, [r7, #20]
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	429a      	cmp	r2, r3
 8007784:	d307      	bcc.n	8007796 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8007786:	697a      	ldr	r2, [r7, #20]
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	1ad3      	subs	r3, r2, r3
 800778c:	617b      	str	r3, [r7, #20]
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	3304      	adds	r3, #4
 8007792:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007794:	e7e9      	b.n	800776a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8007796:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	4413      	add	r3, r2
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	371c      	adds	r7, #28
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80077c2:	d204      	bcs.n	80077ce <dir_sdi+0x22>
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	f003 031f 	and.w	r3, r3, #31
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d001      	beq.n	80077d2 <dir_sdi+0x26>
		return FR_INT_ERR;
 80077ce:	2302      	movs	r3, #2
 80077d0:	e063      	b.n	800789a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	683a      	ldr	r2, [r7, #0]
 80077d6:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d106      	bne.n	80077f2 <dir_sdi+0x46>
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	2b02      	cmp	r3, #2
 80077ea:	d902      	bls.n	80077f2 <dir_sdi+0x46>
		clst = fs->dirbase;
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d10c      	bne.n	8007812 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	095b      	lsrs	r3, r3, #5
 80077fc:	693a      	ldr	r2, [r7, #16]
 80077fe:	8912      	ldrh	r2, [r2, #8]
 8007800:	4293      	cmp	r3, r2
 8007802:	d301      	bcc.n	8007808 <dir_sdi+0x5c>
 8007804:	2302      	movs	r3, #2
 8007806:	e048      	b.n	800789a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	61da      	str	r2, [r3, #28]
 8007810:	e029      	b.n	8007866 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	895b      	ldrh	r3, [r3, #10]
 8007816:	025b      	lsls	r3, r3, #9
 8007818:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800781a:	e019      	b.n	8007850 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6979      	ldr	r1, [r7, #20]
 8007820:	4618      	mov	r0, r3
 8007822:	f7ff fd00 	bl	8007226 <get_fat>
 8007826:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800782e:	d101      	bne.n	8007834 <dir_sdi+0x88>
 8007830:	2301      	movs	r3, #1
 8007832:	e032      	b.n	800789a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	2b01      	cmp	r3, #1
 8007838:	d904      	bls.n	8007844 <dir_sdi+0x98>
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	695b      	ldr	r3, [r3, #20]
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	429a      	cmp	r2, r3
 8007842:	d301      	bcc.n	8007848 <dir_sdi+0x9c>
 8007844:	2302      	movs	r3, #2
 8007846:	e028      	b.n	800789a <dir_sdi+0xee>
			ofs -= csz;
 8007848:	683a      	ldr	r2, [r7, #0]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	429a      	cmp	r2, r3
 8007856:	d2e1      	bcs.n	800781c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007858:	6979      	ldr	r1, [r7, #20]
 800785a:	6938      	ldr	r0, [r7, #16]
 800785c:	f7ff fcc4 	bl	80071e8 <clust2sect>
 8007860:	4602      	mov	r2, r0
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	697a      	ldr	r2, [r7, #20]
 800786a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	69db      	ldr	r3, [r3, #28]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d101      	bne.n	8007878 <dir_sdi+0xcc>
 8007874:	2302      	movs	r3, #2
 8007876:	e010      	b.n	800789a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	69da      	ldr	r2, [r3, #28]
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	0a5b      	lsrs	r3, r3, #9
 8007880:	441a      	add	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007892:	441a      	add	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007898:	2300      	movs	r3, #0
}
 800789a:	4618      	mov	r0, r3
 800789c:	3718      	adds	r7, #24
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}

080078a2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b086      	sub	sp, #24
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
 80078aa:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	3320      	adds	r3, #32
 80078b8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	69db      	ldr	r3, [r3, #28]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d003      	beq.n	80078ca <dir_next+0x28>
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80078c8:	d301      	bcc.n	80078ce <dir_next+0x2c>
 80078ca:	2304      	movs	r3, #4
 80078cc:	e0aa      	b.n	8007a24 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	f040 8098 	bne.w	8007a0a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	69db      	ldr	r3, [r3, #28]
 80078de:	1c5a      	adds	r2, r3, #1
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	699b      	ldr	r3, [r3, #24]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d10b      	bne.n	8007904 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	095b      	lsrs	r3, r3, #5
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	8912      	ldrh	r2, [r2, #8]
 80078f4:	4293      	cmp	r3, r2
 80078f6:	f0c0 8088 	bcc.w	8007a0a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	61da      	str	r2, [r3, #28]
 8007900:	2304      	movs	r3, #4
 8007902:	e08f      	b.n	8007a24 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	0a5b      	lsrs	r3, r3, #9
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	8952      	ldrh	r2, [r2, #10]
 800790c:	3a01      	subs	r2, #1
 800790e:	4013      	ands	r3, r2
 8007910:	2b00      	cmp	r3, #0
 8007912:	d17a      	bne.n	8007a0a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	4619      	mov	r1, r3
 800791c:	4610      	mov	r0, r2
 800791e:	f7ff fc82 	bl	8007226 <get_fat>
 8007922:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	2b01      	cmp	r3, #1
 8007928:	d801      	bhi.n	800792e <dir_next+0x8c>
 800792a:	2302      	movs	r3, #2
 800792c:	e07a      	b.n	8007a24 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007934:	d101      	bne.n	800793a <dir_next+0x98>
 8007936:	2301      	movs	r3, #1
 8007938:	e074      	b.n	8007a24 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	695b      	ldr	r3, [r3, #20]
 800793e:	697a      	ldr	r2, [r7, #20]
 8007940:	429a      	cmp	r2, r3
 8007942:	d358      	bcc.n	80079f6 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d104      	bne.n	8007954 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	61da      	str	r2, [r3, #28]
 8007950:	2304      	movs	r3, #4
 8007952:	e067      	b.n	8007a24 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007954:	687a      	ldr	r2, [r7, #4]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	699b      	ldr	r3, [r3, #24]
 800795a:	4619      	mov	r1, r3
 800795c:	4610      	mov	r0, r2
 800795e:	f7ff fe59 	bl	8007614 <create_chain>
 8007962:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007964:	697b      	ldr	r3, [r7, #20]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d101      	bne.n	800796e <dir_next+0xcc>
 800796a:	2307      	movs	r3, #7
 800796c:	e05a      	b.n	8007a24 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d101      	bne.n	8007978 <dir_next+0xd6>
 8007974:	2302      	movs	r3, #2
 8007976:	e055      	b.n	8007a24 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800797e:	d101      	bne.n	8007984 <dir_next+0xe2>
 8007980:	2301      	movs	r3, #1
 8007982:	e04f      	b.n	8007a24 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007984:	68f8      	ldr	r0, [r7, #12]
 8007986:	f7ff fb4f 	bl	8007028 <sync_window>
 800798a:	4603      	mov	r3, r0
 800798c:	2b00      	cmp	r3, #0
 800798e:	d001      	beq.n	8007994 <dir_next+0xf2>
 8007990:	2301      	movs	r3, #1
 8007992:	e047      	b.n	8007a24 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	3330      	adds	r3, #48	; 0x30
 8007998:	f44f 7200 	mov.w	r2, #512	; 0x200
 800799c:	2100      	movs	r1, #0
 800799e:	4618      	mov	r0, r3
 80079a0:	f7ff f979 	bl	8006c96 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80079a4:	2300      	movs	r3, #0
 80079a6:	613b      	str	r3, [r7, #16]
 80079a8:	6979      	ldr	r1, [r7, #20]
 80079aa:	68f8      	ldr	r0, [r7, #12]
 80079ac:	f7ff fc1c 	bl	80071e8 <clust2sect>
 80079b0:	4602      	mov	r2, r0
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80079b6:	e012      	b.n	80079de <dir_next+0x13c>
						fs->wflag = 1;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2201      	movs	r2, #1
 80079bc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80079be:	68f8      	ldr	r0, [r7, #12]
 80079c0:	f7ff fb32 	bl	8007028 <sync_window>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d001      	beq.n	80079ce <dir_next+0x12c>
 80079ca:	2301      	movs	r3, #1
 80079cc:	e02a      	b.n	8007a24 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	3301      	adds	r3, #1
 80079d2:	613b      	str	r3, [r7, #16]
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079d8:	1c5a      	adds	r2, r3, #1
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	895b      	ldrh	r3, [r3, #10]
 80079e2:	461a      	mov	r2, r3
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d3e6      	bcc.n	80079b8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	1ad2      	subs	r2, r2, r3
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	697a      	ldr	r2, [r7, #20]
 80079fa:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80079fc:	6979      	ldr	r1, [r7, #20]
 80079fe:	68f8      	ldr	r0, [r7, #12]
 8007a00:	f7ff fbf2 	bl	80071e8 <clust2sect>
 8007a04:	4602      	mov	r2, r0
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	68ba      	ldr	r2, [r7, #8]
 8007a0e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a1c:	441a      	add	r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3718      	adds	r7, #24
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b086      	sub	sp, #24
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7ff feb4 	bl	80077ac <dir_sdi>
 8007a44:	4603      	mov	r3, r0
 8007a46:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007a48:	7dfb      	ldrb	r3, [r7, #23]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d12b      	bne.n	8007aa6 <dir_alloc+0x7a>
		n = 0;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	69db      	ldr	r3, [r3, #28]
 8007a56:	4619      	mov	r1, r3
 8007a58:	68f8      	ldr	r0, [r7, #12]
 8007a5a:	f7ff fb29 	bl	80070b0 <move_window>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007a62:	7dfb      	ldrb	r3, [r7, #23]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d11d      	bne.n	8007aa4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6a1b      	ldr	r3, [r3, #32]
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	2be5      	cmp	r3, #229	; 0xe5
 8007a70:	d004      	beq.n	8007a7c <dir_alloc+0x50>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a1b      	ldr	r3, [r3, #32]
 8007a76:	781b      	ldrb	r3, [r3, #0]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d107      	bne.n	8007a8c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	613b      	str	r3, [r7, #16]
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d102      	bne.n	8007a90 <dir_alloc+0x64>
 8007a8a:	e00c      	b.n	8007aa6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8007a90:	2101      	movs	r1, #1
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f7ff ff05 	bl	80078a2 <dir_next>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007a9c:	7dfb      	ldrb	r3, [r7, #23]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d0d7      	beq.n	8007a52 <dir_alloc+0x26>
 8007aa2:	e000      	b.n	8007aa6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007aa4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007aa6:	7dfb      	ldrb	r3, [r7, #23]
 8007aa8:	2b04      	cmp	r3, #4
 8007aaa:	d101      	bne.n	8007ab0 <dir_alloc+0x84>
 8007aac:	2307      	movs	r3, #7
 8007aae:	75fb      	strb	r3, [r7, #23]
	return res;
 8007ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3718      	adds	r7, #24
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}

08007aba <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007aba:	b580      	push	{r7, lr}
 8007abc:	b084      	sub	sp, #16
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	6078      	str	r0, [r7, #4]
 8007ac2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	331a      	adds	r3, #26
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f7ff f841 	bl	8006b50 <ld_word>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	2b03      	cmp	r3, #3
 8007ad8:	d109      	bne.n	8007aee <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	3314      	adds	r3, #20
 8007ade:	4618      	mov	r0, r3
 8007ae0:	f7ff f836 	bl	8006b50 <ld_word>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	041b      	lsls	r3, r3, #16
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8007aee:	68fb      	ldr	r3, [r7, #12]
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3710      	adds	r7, #16
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}

08007af8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b084      	sub	sp, #16
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	331a      	adds	r3, #26
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	b292      	uxth	r2, r2
 8007b0c:	4611      	mov	r1, r2
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7ff f859 	bl	8006bc6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	2b03      	cmp	r3, #3
 8007b1a:	d109      	bne.n	8007b30 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	f103 0214 	add.w	r2, r3, #20
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	0c1b      	lsrs	r3, r3, #16
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	4619      	mov	r1, r3
 8007b2a:	4610      	mov	r0, r2
 8007b2c:	f7ff f84b 	bl	8006bc6 <st_word>
	}
}
 8007b30:	bf00      	nop
 8007b32:	3710      	adds	r7, #16
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007b46:	2100      	movs	r1, #0
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f7ff fe2f 	bl	80077ac <dir_sdi>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007b52:	7dfb      	ldrb	r3, [r7, #23]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d001      	beq.n	8007b5c <dir_find+0x24>
 8007b58:	7dfb      	ldrb	r3, [r7, #23]
 8007b5a:	e03e      	b.n	8007bda <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	69db      	ldr	r3, [r3, #28]
 8007b60:	4619      	mov	r1, r3
 8007b62:	6938      	ldr	r0, [r7, #16]
 8007b64:	f7ff faa4 	bl	80070b0 <move_window>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007b6c:	7dfb      	ldrb	r3, [r7, #23]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d12f      	bne.n	8007bd2 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6a1b      	ldr	r3, [r3, #32]
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007b7a:	7bfb      	ldrb	r3, [r7, #15]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d102      	bne.n	8007b86 <dir_find+0x4e>
 8007b80:	2304      	movs	r3, #4
 8007b82:	75fb      	strb	r3, [r7, #23]
 8007b84:	e028      	b.n	8007bd8 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6a1b      	ldr	r3, [r3, #32]
 8007b8a:	330b      	adds	r3, #11
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b92:	b2da      	uxtb	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6a1b      	ldr	r3, [r3, #32]
 8007b9c:	330b      	adds	r3, #11
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	f003 0308 	and.w	r3, r3, #8
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d10a      	bne.n	8007bbe <dir_find+0x86>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6a18      	ldr	r0, [r3, #32]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	3324      	adds	r3, #36	; 0x24
 8007bb0:	220b      	movs	r2, #11
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	f7ff f88a 	bl	8006ccc <mem_cmp>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d00b      	beq.n	8007bd6 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f7ff fe6e 	bl	80078a2 <dir_next>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007bca:	7dfb      	ldrb	r3, [r7, #23]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d0c5      	beq.n	8007b5c <dir_find+0x24>
 8007bd0:	e002      	b.n	8007bd8 <dir_find+0xa0>
		if (res != FR_OK) break;
 8007bd2:	bf00      	nop
 8007bd4:	e000      	b.n	8007bd8 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007bd6:	bf00      	nop

	return res;
 8007bd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3718      	adds	r7, #24
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b084      	sub	sp, #16
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8007bf0:	2101      	movs	r1, #1
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f7ff ff1a 	bl	8007a2c <dir_alloc>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8007bfc:	7bfb      	ldrb	r3, [r7, #15]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d11c      	bne.n	8007c3c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	69db      	ldr	r3, [r3, #28]
 8007c06:	4619      	mov	r1, r3
 8007c08:	68b8      	ldr	r0, [r7, #8]
 8007c0a:	f7ff fa51 	bl	80070b0 <move_window>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007c12:	7bfb      	ldrb	r3, [r7, #15]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d111      	bne.n	8007c3c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6a1b      	ldr	r3, [r3, #32]
 8007c1c:	2220      	movs	r2, #32
 8007c1e:	2100      	movs	r1, #0
 8007c20:	4618      	mov	r0, r3
 8007c22:	f7ff f838 	bl	8006c96 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a18      	ldr	r0, [r3, #32]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	3324      	adds	r3, #36	; 0x24
 8007c2e:	220b      	movs	r2, #11
 8007c30:	4619      	mov	r1, r3
 8007c32:	f7ff f80f 	bl	8006c54 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
	...

08007c48 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b088      	sub	sp, #32
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	60fb      	str	r3, [r7, #12]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	3324      	adds	r3, #36	; 0x24
 8007c5c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8007c5e:	220b      	movs	r2, #11
 8007c60:	2120      	movs	r1, #32
 8007c62:	68b8      	ldr	r0, [r7, #8]
 8007c64:	f7ff f817 	bl	8006c96 <mem_set>
	si = i = 0; ni = 8;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	613b      	str	r3, [r7, #16]
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	61fb      	str	r3, [r7, #28]
 8007c70:	2308      	movs	r3, #8
 8007c72:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	1c5a      	adds	r2, r3, #1
 8007c78:	61fa      	str	r2, [r7, #28]
 8007c7a:	68fa      	ldr	r2, [r7, #12]
 8007c7c:	4413      	add	r3, r2
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007c82:	7efb      	ldrb	r3, [r7, #27]
 8007c84:	2b20      	cmp	r3, #32
 8007c86:	d94e      	bls.n	8007d26 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007c88:	7efb      	ldrb	r3, [r7, #27]
 8007c8a:	2b2f      	cmp	r3, #47	; 0x2f
 8007c8c:	d006      	beq.n	8007c9c <create_name+0x54>
 8007c8e:	7efb      	ldrb	r3, [r7, #27]
 8007c90:	2b5c      	cmp	r3, #92	; 0x5c
 8007c92:	d110      	bne.n	8007cb6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007c94:	e002      	b.n	8007c9c <create_name+0x54>
 8007c96:	69fb      	ldr	r3, [r7, #28]
 8007c98:	3301      	adds	r3, #1
 8007c9a:	61fb      	str	r3, [r7, #28]
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	69fb      	ldr	r3, [r7, #28]
 8007ca0:	4413      	add	r3, r2
 8007ca2:	781b      	ldrb	r3, [r3, #0]
 8007ca4:	2b2f      	cmp	r3, #47	; 0x2f
 8007ca6:	d0f6      	beq.n	8007c96 <create_name+0x4e>
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	69fb      	ldr	r3, [r7, #28]
 8007cac:	4413      	add	r3, r2
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	2b5c      	cmp	r3, #92	; 0x5c
 8007cb2:	d0f0      	beq.n	8007c96 <create_name+0x4e>
			break;
 8007cb4:	e038      	b.n	8007d28 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8007cb6:	7efb      	ldrb	r3, [r7, #27]
 8007cb8:	2b2e      	cmp	r3, #46	; 0x2e
 8007cba:	d003      	beq.n	8007cc4 <create_name+0x7c>
 8007cbc:	693a      	ldr	r2, [r7, #16]
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d30c      	bcc.n	8007cde <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	2b0b      	cmp	r3, #11
 8007cc8:	d002      	beq.n	8007cd0 <create_name+0x88>
 8007cca:	7efb      	ldrb	r3, [r7, #27]
 8007ccc:	2b2e      	cmp	r3, #46	; 0x2e
 8007cce:	d001      	beq.n	8007cd4 <create_name+0x8c>
 8007cd0:	2306      	movs	r3, #6
 8007cd2:	e044      	b.n	8007d5e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8007cd4:	2308      	movs	r3, #8
 8007cd6:	613b      	str	r3, [r7, #16]
 8007cd8:	230b      	movs	r3, #11
 8007cda:	617b      	str	r3, [r7, #20]
			continue;
 8007cdc:	e022      	b.n	8007d24 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8007cde:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	da04      	bge.n	8007cf0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8007ce6:	7efb      	ldrb	r3, [r7, #27]
 8007ce8:	3b80      	subs	r3, #128	; 0x80
 8007cea:	4a1f      	ldr	r2, [pc, #124]	; (8007d68 <create_name+0x120>)
 8007cec:	5cd3      	ldrb	r3, [r2, r3]
 8007cee:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8007cf0:	7efb      	ldrb	r3, [r7, #27]
 8007cf2:	4619      	mov	r1, r3
 8007cf4:	481d      	ldr	r0, [pc, #116]	; (8007d6c <create_name+0x124>)
 8007cf6:	f7ff f810 	bl	8006d1a <chk_chr>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <create_name+0xbc>
 8007d00:	2306      	movs	r3, #6
 8007d02:	e02c      	b.n	8007d5e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8007d04:	7efb      	ldrb	r3, [r7, #27]
 8007d06:	2b60      	cmp	r3, #96	; 0x60
 8007d08:	d905      	bls.n	8007d16 <create_name+0xce>
 8007d0a:	7efb      	ldrb	r3, [r7, #27]
 8007d0c:	2b7a      	cmp	r3, #122	; 0x7a
 8007d0e:	d802      	bhi.n	8007d16 <create_name+0xce>
 8007d10:	7efb      	ldrb	r3, [r7, #27]
 8007d12:	3b20      	subs	r3, #32
 8007d14:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	1c5a      	adds	r2, r3, #1
 8007d1a:	613a      	str	r2, [r7, #16]
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	4413      	add	r3, r2
 8007d20:	7efa      	ldrb	r2, [r7, #27]
 8007d22:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8007d24:	e7a6      	b.n	8007c74 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007d26:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	441a      	add	r2, r3
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d101      	bne.n	8007d3c <create_name+0xf4>
 8007d38:	2306      	movs	r3, #6
 8007d3a:	e010      	b.n	8007d5e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	781b      	ldrb	r3, [r3, #0]
 8007d40:	2be5      	cmp	r3, #229	; 0xe5
 8007d42:	d102      	bne.n	8007d4a <create_name+0x102>
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	2205      	movs	r2, #5
 8007d48:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007d4a:	7efb      	ldrb	r3, [r7, #27]
 8007d4c:	2b20      	cmp	r3, #32
 8007d4e:	d801      	bhi.n	8007d54 <create_name+0x10c>
 8007d50:	2204      	movs	r2, #4
 8007d52:	e000      	b.n	8007d56 <create_name+0x10e>
 8007d54:	2200      	movs	r2, #0
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	330b      	adds	r3, #11
 8007d5a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007d5c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3720      	adds	r7, #32
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	0800bd98 	.word	0x0800bd98
 8007d6c:	0800bd0c 	.word	0x0800bd0c

08007d70 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b086      	sub	sp, #24
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007d84:	e002      	b.n	8007d8c <follow_path+0x1c>
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	603b      	str	r3, [r7, #0]
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	2b2f      	cmp	r3, #47	; 0x2f
 8007d92:	d0f8      	beq.n	8007d86 <follow_path+0x16>
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	781b      	ldrb	r3, [r3, #0]
 8007d98:	2b5c      	cmp	r3, #92	; 0x5c
 8007d9a:	d0f4      	beq.n	8007d86 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	781b      	ldrb	r3, [r3, #0]
 8007da6:	2b1f      	cmp	r3, #31
 8007da8:	d80a      	bhi.n	8007dc0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2280      	movs	r2, #128	; 0x80
 8007dae:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8007db2:	2100      	movs	r1, #0
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f7ff fcf9 	bl	80077ac <dir_sdi>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	75fb      	strb	r3, [r7, #23]
 8007dbe:	e043      	b.n	8007e48 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007dc0:	463b      	mov	r3, r7
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f7ff ff3f 	bl	8007c48 <create_name>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007dce:	7dfb      	ldrb	r3, [r7, #23]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d134      	bne.n	8007e3e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f7ff feaf 	bl	8007b38 <dir_find>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007de4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8007de6:	7dfb      	ldrb	r3, [r7, #23]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d00a      	beq.n	8007e02 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007dec:	7dfb      	ldrb	r3, [r7, #23]
 8007dee:	2b04      	cmp	r3, #4
 8007df0:	d127      	bne.n	8007e42 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007df2:	7afb      	ldrb	r3, [r7, #11]
 8007df4:	f003 0304 	and.w	r3, r3, #4
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d122      	bne.n	8007e42 <follow_path+0xd2>
 8007dfc:	2305      	movs	r3, #5
 8007dfe:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007e00:	e01f      	b.n	8007e42 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007e02:	7afb      	ldrb	r3, [r7, #11]
 8007e04:	f003 0304 	and.w	r3, r3, #4
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d11c      	bne.n	8007e46 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	799b      	ldrb	r3, [r3, #6]
 8007e10:	f003 0310 	and.w	r3, r3, #16
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d102      	bne.n	8007e1e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007e18:	2305      	movs	r3, #5
 8007e1a:	75fb      	strb	r3, [r7, #23]
 8007e1c:	e014      	b.n	8007e48 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	695b      	ldr	r3, [r3, #20]
 8007e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e2c:	4413      	add	r3, r2
 8007e2e:	4619      	mov	r1, r3
 8007e30:	68f8      	ldr	r0, [r7, #12]
 8007e32:	f7ff fe42 	bl	8007aba <ld_clust>
 8007e36:	4602      	mov	r2, r0
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007e3c:	e7c0      	b.n	8007dc0 <follow_path+0x50>
			if (res != FR_OK) break;
 8007e3e:	bf00      	nop
 8007e40:	e002      	b.n	8007e48 <follow_path+0xd8>
				break;
 8007e42:	bf00      	nop
 8007e44:	e000      	b.n	8007e48 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007e46:	bf00      	nop
			}
		}
	}

	return res;
 8007e48:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3718      	adds	r7, #24
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}

08007e52 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007e52:	b480      	push	{r7}
 8007e54:	b087      	sub	sp, #28
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e5e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d031      	beq.n	8007ecc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	617b      	str	r3, [r7, #20]
 8007e6e:	e002      	b.n	8007e76 <get_ldnumber+0x24>
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	3301      	adds	r3, #1
 8007e74:	617b      	str	r3, [r7, #20]
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	2b20      	cmp	r3, #32
 8007e7c:	d903      	bls.n	8007e86 <get_ldnumber+0x34>
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	2b3a      	cmp	r3, #58	; 0x3a
 8007e84:	d1f4      	bne.n	8007e70 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	781b      	ldrb	r3, [r3, #0]
 8007e8a:	2b3a      	cmp	r3, #58	; 0x3a
 8007e8c:	d11c      	bne.n	8007ec8 <get_ldnumber+0x76>
			tp = *path;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	1c5a      	adds	r2, r3, #1
 8007e98:	60fa      	str	r2, [r7, #12]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	3b30      	subs	r3, #48	; 0x30
 8007e9e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	2b09      	cmp	r3, #9
 8007ea4:	d80e      	bhi.n	8007ec4 <get_ldnumber+0x72>
 8007ea6:	68fa      	ldr	r2, [r7, #12]
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d10a      	bne.n	8007ec4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d107      	bne.n	8007ec4 <get_ldnumber+0x72>
					vol = (int)i;
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	3301      	adds	r3, #1
 8007ebc:	617b      	str	r3, [r7, #20]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	697a      	ldr	r2, [r7, #20]
 8007ec2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	e002      	b.n	8007ece <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007ec8:	2300      	movs	r3, #0
 8007eca:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007ecc:	693b      	ldr	r3, [r7, #16]
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	371c      	adds	r7, #28
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed8:	4770      	bx	lr
	...

08007edc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b082      	sub	sp, #8
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	70da      	strb	r2, [r3, #3]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef2:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007ef4:	6839      	ldr	r1, [r7, #0]
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f7ff f8da 	bl	80070b0 <move_window>
 8007efc:	4603      	mov	r3, r0
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d001      	beq.n	8007f06 <check_fs+0x2a>
 8007f02:	2304      	movs	r3, #4
 8007f04:	e038      	b.n	8007f78 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	3330      	adds	r3, #48	; 0x30
 8007f0a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7fe fe1e 	bl	8006b50 <ld_word>
 8007f14:	4603      	mov	r3, r0
 8007f16:	461a      	mov	r2, r3
 8007f18:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d001      	beq.n	8007f24 <check_fs+0x48>
 8007f20:	2303      	movs	r3, #3
 8007f22:	e029      	b.n	8007f78 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007f2a:	2be9      	cmp	r3, #233	; 0xe9
 8007f2c:	d009      	beq.n	8007f42 <check_fs+0x66>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007f34:	2beb      	cmp	r3, #235	; 0xeb
 8007f36:	d11e      	bne.n	8007f76 <check_fs+0x9a>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8007f3e:	2b90      	cmp	r3, #144	; 0x90
 8007f40:	d119      	bne.n	8007f76 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	3330      	adds	r3, #48	; 0x30
 8007f46:	3336      	adds	r3, #54	; 0x36
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f7fe fe19 	bl	8006b80 <ld_dword>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007f54:	4a0a      	ldr	r2, [pc, #40]	; (8007f80 <check_fs+0xa4>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d101      	bne.n	8007f5e <check_fs+0x82>
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	e00c      	b.n	8007f78 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	3330      	adds	r3, #48	; 0x30
 8007f62:	3352      	adds	r3, #82	; 0x52
 8007f64:	4618      	mov	r0, r3
 8007f66:	f7fe fe0b 	bl	8006b80 <ld_dword>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	4a05      	ldr	r2, [pc, #20]	; (8007f84 <check_fs+0xa8>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d101      	bne.n	8007f76 <check_fs+0x9a>
 8007f72:	2300      	movs	r3, #0
 8007f74:	e000      	b.n	8007f78 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007f76:	2302      	movs	r3, #2
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3708      	adds	r7, #8
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}
 8007f80:	00544146 	.word	0x00544146
 8007f84:	33544146 	.word	0x33544146

08007f88 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b096      	sub	sp, #88	; 0x58
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	60b9      	str	r1, [r7, #8]
 8007f92:	4613      	mov	r3, r2
 8007f94:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f7ff ff58 	bl	8007e52 <get_ldnumber>
 8007fa2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007fa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	da01      	bge.n	8007fae <find_volume+0x26>
 8007faa:	230b      	movs	r3, #11
 8007fac:	e22d      	b.n	800840a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007fae:	4aa1      	ldr	r2, [pc, #644]	; (8008234 <find_volume+0x2ac>)
 8007fb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fb6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d101      	bne.n	8007fc2 <find_volume+0x3a>
 8007fbe:	230c      	movs	r3, #12
 8007fc0:	e223      	b.n	800840a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fc6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007fc8:	79fb      	ldrb	r3, [r7, #7]
 8007fca:	f023 0301 	bic.w	r3, r3, #1
 8007fce:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd2:	781b      	ldrb	r3, [r3, #0]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d01a      	beq.n	800800e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8007fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fda:	785b      	ldrb	r3, [r3, #1]
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f7fe fd19 	bl	8006a14 <disk_status>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007fe8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007fec:	f003 0301 	and.w	r3, r3, #1
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d10c      	bne.n	800800e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007ff4:	79fb      	ldrb	r3, [r7, #7]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d007      	beq.n	800800a <find_volume+0x82>
 8007ffa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007ffe:	f003 0304 	and.w	r3, r3, #4
 8008002:	2b00      	cmp	r3, #0
 8008004:	d001      	beq.n	800800a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008006:	230a      	movs	r3, #10
 8008008:	e1ff      	b.n	800840a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800800a:	2300      	movs	r3, #0
 800800c:	e1fd      	b.n	800840a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800800e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008010:	2200      	movs	r2, #0
 8008012:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008016:	b2da      	uxtb	r2, r3
 8008018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800801a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800801c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800801e:	785b      	ldrb	r3, [r3, #1]
 8008020:	4618      	mov	r0, r3
 8008022:	f7fe fd11 	bl	8006a48 <disk_initialize>
 8008026:	4603      	mov	r3, r0
 8008028:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800802c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008030:	f003 0301 	and.w	r3, r3, #1
 8008034:	2b00      	cmp	r3, #0
 8008036:	d001      	beq.n	800803c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008038:	2303      	movs	r3, #3
 800803a:	e1e6      	b.n	800840a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800803c:	79fb      	ldrb	r3, [r7, #7]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d007      	beq.n	8008052 <find_volume+0xca>
 8008042:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008046:	f003 0304 	and.w	r3, r3, #4
 800804a:	2b00      	cmp	r3, #0
 800804c:	d001      	beq.n	8008052 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800804e:	230a      	movs	r3, #10
 8008050:	e1db      	b.n	800840a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008052:	2300      	movs	r3, #0
 8008054:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008056:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008058:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800805a:	f7ff ff3f 	bl	8007edc <check_fs>
 800805e:	4603      	mov	r3, r0
 8008060:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008064:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008068:	2b02      	cmp	r3, #2
 800806a:	d149      	bne.n	8008100 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800806c:	2300      	movs	r3, #0
 800806e:	643b      	str	r3, [r7, #64]	; 0x40
 8008070:	e01e      	b.n	80080b0 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008074:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008078:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800807a:	011b      	lsls	r3, r3, #4
 800807c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008080:	4413      	add	r3, r2
 8008082:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008086:	3304      	adds	r3, #4
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d006      	beq.n	800809c <find_volume+0x114>
 800808e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008090:	3308      	adds	r3, #8
 8008092:	4618      	mov	r0, r3
 8008094:	f7fe fd74 	bl	8006b80 <ld_dword>
 8008098:	4602      	mov	r2, r0
 800809a:	e000      	b.n	800809e <find_volume+0x116>
 800809c:	2200      	movs	r2, #0
 800809e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080a0:	009b      	lsls	r3, r3, #2
 80080a2:	3358      	adds	r3, #88	; 0x58
 80080a4:	443b      	add	r3, r7
 80080a6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80080aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080ac:	3301      	adds	r3, #1
 80080ae:	643b      	str	r3, [r7, #64]	; 0x40
 80080b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080b2:	2b03      	cmp	r3, #3
 80080b4:	d9dd      	bls.n	8008072 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80080b6:	2300      	movs	r3, #0
 80080b8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80080ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d002      	beq.n	80080c6 <find_volume+0x13e>
 80080c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080c2:	3b01      	subs	r3, #1
 80080c4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80080c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	3358      	adds	r3, #88	; 0x58
 80080cc:	443b      	add	r3, r7
 80080ce:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80080d2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80080d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d005      	beq.n	80080e6 <find_volume+0x15e>
 80080da:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80080dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80080de:	f7ff fefd 	bl	8007edc <check_fs>
 80080e2:	4603      	mov	r3, r0
 80080e4:	e000      	b.n	80080e8 <find_volume+0x160>
 80080e6:	2303      	movs	r3, #3
 80080e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80080ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d905      	bls.n	8008100 <find_volume+0x178>
 80080f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080f6:	3301      	adds	r3, #1
 80080f8:	643b      	str	r3, [r7, #64]	; 0x40
 80080fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080fc:	2b03      	cmp	r3, #3
 80080fe:	d9e2      	bls.n	80080c6 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008100:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008104:	2b04      	cmp	r3, #4
 8008106:	d101      	bne.n	800810c <find_volume+0x184>
 8008108:	2301      	movs	r3, #1
 800810a:	e17e      	b.n	800840a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800810c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008110:	2b01      	cmp	r3, #1
 8008112:	d901      	bls.n	8008118 <find_volume+0x190>
 8008114:	230d      	movs	r3, #13
 8008116:	e178      	b.n	800840a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800811a:	3330      	adds	r3, #48	; 0x30
 800811c:	330b      	adds	r3, #11
 800811e:	4618      	mov	r0, r3
 8008120:	f7fe fd16 	bl	8006b50 <ld_word>
 8008124:	4603      	mov	r3, r0
 8008126:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800812a:	d001      	beq.n	8008130 <find_volume+0x1a8>
 800812c:	230d      	movs	r3, #13
 800812e:	e16c      	b.n	800840a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008132:	3330      	adds	r3, #48	; 0x30
 8008134:	3316      	adds	r3, #22
 8008136:	4618      	mov	r0, r3
 8008138:	f7fe fd0a 	bl	8006b50 <ld_word>
 800813c:	4603      	mov	r3, r0
 800813e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008140:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008142:	2b00      	cmp	r3, #0
 8008144:	d106      	bne.n	8008154 <find_volume+0x1cc>
 8008146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008148:	3330      	adds	r3, #48	; 0x30
 800814a:	3324      	adds	r3, #36	; 0x24
 800814c:	4618      	mov	r0, r3
 800814e:	f7fe fd17 	bl	8006b80 <ld_dword>
 8008152:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008156:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008158:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800815a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800815c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8008160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008162:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008166:	789b      	ldrb	r3, [r3, #2]
 8008168:	2b01      	cmp	r3, #1
 800816a:	d005      	beq.n	8008178 <find_volume+0x1f0>
 800816c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800816e:	789b      	ldrb	r3, [r3, #2]
 8008170:	2b02      	cmp	r3, #2
 8008172:	d001      	beq.n	8008178 <find_volume+0x1f0>
 8008174:	230d      	movs	r3, #13
 8008176:	e148      	b.n	800840a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800817a:	789b      	ldrb	r3, [r3, #2]
 800817c:	461a      	mov	r2, r3
 800817e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008180:	fb02 f303 	mul.w	r3, r2, r3
 8008184:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800818c:	b29a      	uxth	r2, r3
 800818e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008190:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008194:	895b      	ldrh	r3, [r3, #10]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d008      	beq.n	80081ac <find_volume+0x224>
 800819a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800819c:	895b      	ldrh	r3, [r3, #10]
 800819e:	461a      	mov	r2, r3
 80081a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081a2:	895b      	ldrh	r3, [r3, #10]
 80081a4:	3b01      	subs	r3, #1
 80081a6:	4013      	ands	r3, r2
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d001      	beq.n	80081b0 <find_volume+0x228>
 80081ac:	230d      	movs	r3, #13
 80081ae:	e12c      	b.n	800840a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80081b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081b2:	3330      	adds	r3, #48	; 0x30
 80081b4:	3311      	adds	r3, #17
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7fe fcca 	bl	8006b50 <ld_word>
 80081bc:	4603      	mov	r3, r0
 80081be:	461a      	mov	r2, r3
 80081c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80081c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c6:	891b      	ldrh	r3, [r3, #8]
 80081c8:	f003 030f 	and.w	r3, r3, #15
 80081cc:	b29b      	uxth	r3, r3
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d001      	beq.n	80081d6 <find_volume+0x24e>
 80081d2:	230d      	movs	r3, #13
 80081d4:	e119      	b.n	800840a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80081d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081d8:	3330      	adds	r3, #48	; 0x30
 80081da:	3313      	adds	r3, #19
 80081dc:	4618      	mov	r0, r3
 80081de:	f7fe fcb7 	bl	8006b50 <ld_word>
 80081e2:	4603      	mov	r3, r0
 80081e4:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80081e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d106      	bne.n	80081fa <find_volume+0x272>
 80081ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ee:	3330      	adds	r3, #48	; 0x30
 80081f0:	3320      	adds	r3, #32
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7fe fcc4 	bl	8006b80 <ld_dword>
 80081f8:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80081fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081fc:	3330      	adds	r3, #48	; 0x30
 80081fe:	330e      	adds	r3, #14
 8008200:	4618      	mov	r0, r3
 8008202:	f7fe fca5 	bl	8006b50 <ld_word>
 8008206:	4603      	mov	r3, r0
 8008208:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800820a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800820c:	2b00      	cmp	r3, #0
 800820e:	d101      	bne.n	8008214 <find_volume+0x28c>
 8008210:	230d      	movs	r3, #13
 8008212:	e0fa      	b.n	800840a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008214:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008218:	4413      	add	r3, r2
 800821a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800821c:	8912      	ldrh	r2, [r2, #8]
 800821e:	0912      	lsrs	r2, r2, #4
 8008220:	b292      	uxth	r2, r2
 8008222:	4413      	add	r3, r2
 8008224:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008226:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800822a:	429a      	cmp	r2, r3
 800822c:	d204      	bcs.n	8008238 <find_volume+0x2b0>
 800822e:	230d      	movs	r3, #13
 8008230:	e0eb      	b.n	800840a <find_volume+0x482>
 8008232:	bf00      	nop
 8008234:	200005d4 	.word	0x200005d4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008238:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800823a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800823c:	1ad3      	subs	r3, r2, r3
 800823e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008240:	8952      	ldrh	r2, [r2, #10]
 8008242:	fbb3 f3f2 	udiv	r3, r3, r2
 8008246:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800824a:	2b00      	cmp	r3, #0
 800824c:	d101      	bne.n	8008252 <find_volume+0x2ca>
 800824e:	230d      	movs	r3, #13
 8008250:	e0db      	b.n	800840a <find_volume+0x482>
		fmt = FS_FAT32;
 8008252:	2303      	movs	r3, #3
 8008254:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800825a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800825e:	4293      	cmp	r3, r2
 8008260:	d802      	bhi.n	8008268 <find_volume+0x2e0>
 8008262:	2302      	movs	r3, #2
 8008264:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800826e:	4293      	cmp	r3, r2
 8008270:	d802      	bhi.n	8008278 <find_volume+0x2f0>
 8008272:	2301      	movs	r3, #1
 8008274:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800827a:	1c9a      	adds	r2, r3, #2
 800827c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800827e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008282:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008284:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008286:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008288:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800828a:	441a      	add	r2, r3
 800828c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800828e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008290:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008294:	441a      	add	r2, r3
 8008296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008298:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800829a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800829e:	2b03      	cmp	r3, #3
 80082a0:	d11e      	bne.n	80082e0 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80082a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082a4:	3330      	adds	r3, #48	; 0x30
 80082a6:	332a      	adds	r3, #42	; 0x2a
 80082a8:	4618      	mov	r0, r3
 80082aa:	f7fe fc51 	bl	8006b50 <ld_word>
 80082ae:	4603      	mov	r3, r0
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d001      	beq.n	80082b8 <find_volume+0x330>
 80082b4:	230d      	movs	r3, #13
 80082b6:	e0a8      	b.n	800840a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80082b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ba:	891b      	ldrh	r3, [r3, #8]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d001      	beq.n	80082c4 <find_volume+0x33c>
 80082c0:	230d      	movs	r3, #13
 80082c2:	e0a2      	b.n	800840a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80082c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082c6:	3330      	adds	r3, #48	; 0x30
 80082c8:	332c      	adds	r3, #44	; 0x2c
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7fe fc58 	bl	8006b80 <ld_dword>
 80082d0:	4602      	mov	r2, r0
 80082d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082d4:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80082d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	009b      	lsls	r3, r3, #2
 80082dc:	647b      	str	r3, [r7, #68]	; 0x44
 80082de:	e01f      	b.n	8008320 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80082e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082e2:	891b      	ldrh	r3, [r3, #8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <find_volume+0x364>
 80082e8:	230d      	movs	r3, #13
 80082ea:	e08e      	b.n	800840a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80082ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ee:	6a1a      	ldr	r2, [r3, #32]
 80082f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082f2:	441a      	add	r2, r3
 80082f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082f6:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80082f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80082fc:	2b02      	cmp	r3, #2
 80082fe:	d103      	bne.n	8008308 <find_volume+0x380>
 8008300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008302:	695b      	ldr	r3, [r3, #20]
 8008304:	005b      	lsls	r3, r3, #1
 8008306:	e00a      	b.n	800831e <find_volume+0x396>
 8008308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800830a:	695a      	ldr	r2, [r3, #20]
 800830c:	4613      	mov	r3, r2
 800830e:	005b      	lsls	r3, r3, #1
 8008310:	4413      	add	r3, r2
 8008312:	085a      	lsrs	r2, r3, #1
 8008314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008316:	695b      	ldr	r3, [r3, #20]
 8008318:	f003 0301 	and.w	r3, r3, #1
 800831c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800831e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008322:	699a      	ldr	r2, [r3, #24]
 8008324:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008326:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800832a:	0a5b      	lsrs	r3, r3, #9
 800832c:	429a      	cmp	r2, r3
 800832e:	d201      	bcs.n	8008334 <find_volume+0x3ac>
 8008330:	230d      	movs	r3, #13
 8008332:	e06a      	b.n	800840a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008336:	f04f 32ff 	mov.w	r2, #4294967295
 800833a:	611a      	str	r2, [r3, #16]
 800833c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800833e:	691a      	ldr	r2, [r3, #16]
 8008340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008342:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008346:	2280      	movs	r2, #128	; 0x80
 8008348:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800834a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800834e:	2b03      	cmp	r3, #3
 8008350:	d149      	bne.n	80083e6 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008354:	3330      	adds	r3, #48	; 0x30
 8008356:	3330      	adds	r3, #48	; 0x30
 8008358:	4618      	mov	r0, r3
 800835a:	f7fe fbf9 	bl	8006b50 <ld_word>
 800835e:	4603      	mov	r3, r0
 8008360:	2b01      	cmp	r3, #1
 8008362:	d140      	bne.n	80083e6 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008364:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008366:	3301      	adds	r3, #1
 8008368:	4619      	mov	r1, r3
 800836a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800836c:	f7fe fea0 	bl	80070b0 <move_window>
 8008370:	4603      	mov	r3, r0
 8008372:	2b00      	cmp	r3, #0
 8008374:	d137      	bne.n	80083e6 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008378:	2200      	movs	r2, #0
 800837a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800837c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800837e:	3330      	adds	r3, #48	; 0x30
 8008380:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008384:	4618      	mov	r0, r3
 8008386:	f7fe fbe3 	bl	8006b50 <ld_word>
 800838a:	4603      	mov	r3, r0
 800838c:	461a      	mov	r2, r3
 800838e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008392:	429a      	cmp	r2, r3
 8008394:	d127      	bne.n	80083e6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008398:	3330      	adds	r3, #48	; 0x30
 800839a:	4618      	mov	r0, r3
 800839c:	f7fe fbf0 	bl	8006b80 <ld_dword>
 80083a0:	4603      	mov	r3, r0
 80083a2:	4a1c      	ldr	r2, [pc, #112]	; (8008414 <find_volume+0x48c>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d11e      	bne.n	80083e6 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80083a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083aa:	3330      	adds	r3, #48	; 0x30
 80083ac:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80083b0:	4618      	mov	r0, r3
 80083b2:	f7fe fbe5 	bl	8006b80 <ld_dword>
 80083b6:	4603      	mov	r3, r0
 80083b8:	4a17      	ldr	r2, [pc, #92]	; (8008418 <find_volume+0x490>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d113      	bne.n	80083e6 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80083be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083c0:	3330      	adds	r3, #48	; 0x30
 80083c2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80083c6:	4618      	mov	r0, r3
 80083c8:	f7fe fbda 	bl	8006b80 <ld_dword>
 80083cc:	4602      	mov	r2, r0
 80083ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083d0:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80083d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083d4:	3330      	adds	r3, #48	; 0x30
 80083d6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80083da:	4618      	mov	r0, r3
 80083dc:	f7fe fbd0 	bl	8006b80 <ld_dword>
 80083e0:	4602      	mov	r2, r0
 80083e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083e4:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80083e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083e8:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80083ec:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80083ee:	4b0b      	ldr	r3, [pc, #44]	; (800841c <find_volume+0x494>)
 80083f0:	881b      	ldrh	r3, [r3, #0]
 80083f2:	3301      	adds	r3, #1
 80083f4:	b29a      	uxth	r2, r3
 80083f6:	4b09      	ldr	r3, [pc, #36]	; (800841c <find_volume+0x494>)
 80083f8:	801a      	strh	r2, [r3, #0]
 80083fa:	4b08      	ldr	r3, [pc, #32]	; (800841c <find_volume+0x494>)
 80083fc:	881a      	ldrh	r2, [r3, #0]
 80083fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008400:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008402:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008404:	f7fe fdec 	bl	8006fe0 <clear_lock>
#endif
	return FR_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	3758      	adds	r7, #88	; 0x58
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	41615252 	.word	0x41615252
 8008418:	61417272 	.word	0x61417272
 800841c:	200005d8 	.word	0x200005d8

08008420 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b084      	sub	sp, #16
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800842a:	2309      	movs	r3, #9
 800842c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d01c      	beq.n	800846e <validate+0x4e>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d018      	beq.n	800846e <validate+0x4e>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	781b      	ldrb	r3, [r3, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d013      	beq.n	800846e <validate+0x4e>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	889a      	ldrh	r2, [r3, #4]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	88db      	ldrh	r3, [r3, #6]
 8008450:	429a      	cmp	r2, r3
 8008452:	d10c      	bne.n	800846e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	785b      	ldrb	r3, [r3, #1]
 800845a:	4618      	mov	r0, r3
 800845c:	f7fe fada 	bl	8006a14 <disk_status>
 8008460:	4603      	mov	r3, r0
 8008462:	f003 0301 	and.w	r3, r3, #1
 8008466:	2b00      	cmp	r3, #0
 8008468:	d101      	bne.n	800846e <validate+0x4e>
			res = FR_OK;
 800846a:	2300      	movs	r3, #0
 800846c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800846e:	7bfb      	ldrb	r3, [r7, #15]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d102      	bne.n	800847a <validate+0x5a>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	e000      	b.n	800847c <validate+0x5c>
 800847a:	2300      	movs	r3, #0
 800847c:	683a      	ldr	r2, [r7, #0]
 800847e:	6013      	str	r3, [r2, #0]
	return res;
 8008480:	7bfb      	ldrb	r3, [r7, #15]
}
 8008482:	4618      	mov	r0, r3
 8008484:	3710      	adds	r7, #16
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
	...

0800848c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b088      	sub	sp, #32
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	60b9      	str	r1, [r7, #8]
 8008496:	4613      	mov	r3, r2
 8008498:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800849e:	f107 0310 	add.w	r3, r7, #16
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7ff fcd5 	bl	8007e52 <get_ldnumber>
 80084a8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80084aa:	69fb      	ldr	r3, [r7, #28]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	da01      	bge.n	80084b4 <f_mount+0x28>
 80084b0:	230b      	movs	r3, #11
 80084b2:	e02b      	b.n	800850c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80084b4:	4a17      	ldr	r2, [pc, #92]	; (8008514 <f_mount+0x88>)
 80084b6:	69fb      	ldr	r3, [r7, #28]
 80084b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084bc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80084be:	69bb      	ldr	r3, [r7, #24]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d005      	beq.n	80084d0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80084c4:	69b8      	ldr	r0, [r7, #24]
 80084c6:	f7fe fd8b 	bl	8006fe0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80084ca:	69bb      	ldr	r3, [r7, #24]
 80084cc:	2200      	movs	r2, #0
 80084ce:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d002      	beq.n	80084dc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2200      	movs	r2, #0
 80084da:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80084dc:	68fa      	ldr	r2, [r7, #12]
 80084de:	490d      	ldr	r1, [pc, #52]	; (8008514 <f_mount+0x88>)
 80084e0:	69fb      	ldr	r3, [r7, #28]
 80084e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d002      	beq.n	80084f2 <f_mount+0x66>
 80084ec:	79fb      	ldrb	r3, [r7, #7]
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d001      	beq.n	80084f6 <f_mount+0x6a>
 80084f2:	2300      	movs	r3, #0
 80084f4:	e00a      	b.n	800850c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80084f6:	f107 010c 	add.w	r1, r7, #12
 80084fa:	f107 0308 	add.w	r3, r7, #8
 80084fe:	2200      	movs	r2, #0
 8008500:	4618      	mov	r0, r3
 8008502:	f7ff fd41 	bl	8007f88 <find_volume>
 8008506:	4603      	mov	r3, r0
 8008508:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800850a:	7dfb      	ldrb	r3, [r7, #23]
}
 800850c:	4618      	mov	r0, r3
 800850e:	3720      	adds	r7, #32
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}
 8008514:	200005d4 	.word	0x200005d4

08008518 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b098      	sub	sp, #96	; 0x60
 800851c:	af00      	add	r7, sp, #0
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	60b9      	str	r1, [r7, #8]
 8008522:	4613      	mov	r3, r2
 8008524:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d101      	bne.n	8008530 <f_open+0x18>
 800852c:	2309      	movs	r3, #9
 800852e:	e1ad      	b.n	800888c <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008530:	79fb      	ldrb	r3, [r7, #7]
 8008532:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008536:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008538:	79fa      	ldrb	r2, [r7, #7]
 800853a:	f107 0110 	add.w	r1, r7, #16
 800853e:	f107 0308 	add.w	r3, r7, #8
 8008542:	4618      	mov	r0, r3
 8008544:	f7ff fd20 	bl	8007f88 <find_volume>
 8008548:	4603      	mov	r3, r0
 800854a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800854e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008552:	2b00      	cmp	r3, #0
 8008554:	f040 8191 	bne.w	800887a <f_open+0x362>
		dj.obj.fs = fs;
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	f107 0314 	add.w	r3, r7, #20
 8008562:	4611      	mov	r1, r2
 8008564:	4618      	mov	r0, r3
 8008566:	f7ff fc03 	bl	8007d70 <follow_path>
 800856a:	4603      	mov	r3, r0
 800856c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008570:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008574:	2b00      	cmp	r3, #0
 8008576:	d11a      	bne.n	80085ae <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008578:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800857c:	b25b      	sxtb	r3, r3
 800857e:	2b00      	cmp	r3, #0
 8008580:	da03      	bge.n	800858a <f_open+0x72>
				res = FR_INVALID_NAME;
 8008582:	2306      	movs	r3, #6
 8008584:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008588:	e011      	b.n	80085ae <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800858a:	79fb      	ldrb	r3, [r7, #7]
 800858c:	f023 0301 	bic.w	r3, r3, #1
 8008590:	2b00      	cmp	r3, #0
 8008592:	bf14      	ite	ne
 8008594:	2301      	movne	r3, #1
 8008596:	2300      	moveq	r3, #0
 8008598:	b2db      	uxtb	r3, r3
 800859a:	461a      	mov	r2, r3
 800859c:	f107 0314 	add.w	r3, r7, #20
 80085a0:	4611      	mov	r1, r2
 80085a2:	4618      	mov	r0, r3
 80085a4:	f7fe fbd4 	bl	8006d50 <chk_lock>
 80085a8:	4603      	mov	r3, r0
 80085aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80085ae:	79fb      	ldrb	r3, [r7, #7]
 80085b0:	f003 031c 	and.w	r3, r3, #28
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d07f      	beq.n	80086b8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80085b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d017      	beq.n	80085f0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80085c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085c4:	2b04      	cmp	r3, #4
 80085c6:	d10e      	bne.n	80085e6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80085c8:	f7fe fc1e 	bl	8006e08 <enq_lock>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d006      	beq.n	80085e0 <f_open+0xc8>
 80085d2:	f107 0314 	add.w	r3, r7, #20
 80085d6:	4618      	mov	r0, r3
 80085d8:	f7ff fb03 	bl	8007be2 <dir_register>
 80085dc:	4603      	mov	r3, r0
 80085de:	e000      	b.n	80085e2 <f_open+0xca>
 80085e0:	2312      	movs	r3, #18
 80085e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80085e6:	79fb      	ldrb	r3, [r7, #7]
 80085e8:	f043 0308 	orr.w	r3, r3, #8
 80085ec:	71fb      	strb	r3, [r7, #7]
 80085ee:	e010      	b.n	8008612 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80085f0:	7ebb      	ldrb	r3, [r7, #26]
 80085f2:	f003 0311 	and.w	r3, r3, #17
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d003      	beq.n	8008602 <f_open+0xea>
					res = FR_DENIED;
 80085fa:	2307      	movs	r3, #7
 80085fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008600:	e007      	b.n	8008612 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008602:	79fb      	ldrb	r3, [r7, #7]
 8008604:	f003 0304 	and.w	r3, r3, #4
 8008608:	2b00      	cmp	r3, #0
 800860a:	d002      	beq.n	8008612 <f_open+0xfa>
 800860c:	2308      	movs	r3, #8
 800860e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008612:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008616:	2b00      	cmp	r3, #0
 8008618:	d168      	bne.n	80086ec <f_open+0x1d4>
 800861a:	79fb      	ldrb	r3, [r7, #7]
 800861c:	f003 0308 	and.w	r3, r3, #8
 8008620:	2b00      	cmp	r3, #0
 8008622:	d063      	beq.n	80086ec <f_open+0x1d4>
				dw = GET_FATTIME();
 8008624:	f7fd fcb8 	bl	8005f98 <get_fattime>
 8008628:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800862a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800862c:	330e      	adds	r3, #14
 800862e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008630:	4618      	mov	r0, r3
 8008632:	f7fe fae3 	bl	8006bfc <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008638:	3316      	adds	r3, #22
 800863a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800863c:	4618      	mov	r0, r3
 800863e:	f7fe fadd 	bl	8006bfc <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008644:	330b      	adds	r3, #11
 8008646:	2220      	movs	r2, #32
 8008648:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800864e:	4611      	mov	r1, r2
 8008650:	4618      	mov	r0, r3
 8008652:	f7ff fa32 	bl	8007aba <ld_clust>
 8008656:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800865c:	2200      	movs	r2, #0
 800865e:	4618      	mov	r0, r3
 8008660:	f7ff fa4a 	bl	8007af8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008666:	331c      	adds	r3, #28
 8008668:	2100      	movs	r1, #0
 800866a:	4618      	mov	r0, r3
 800866c:	f7fe fac6 	bl	8006bfc <st_dword>
					fs->wflag = 1;
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	2201      	movs	r2, #1
 8008674:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008678:	2b00      	cmp	r3, #0
 800867a:	d037      	beq.n	80086ec <f_open+0x1d4>
						dw = fs->winsect;
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008680:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008682:	f107 0314 	add.w	r3, r7, #20
 8008686:	2200      	movs	r2, #0
 8008688:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800868a:	4618      	mov	r0, r3
 800868c:	f7fe ff5d 	bl	800754a <remove_chain>
 8008690:	4603      	mov	r3, r0
 8008692:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008696:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800869a:	2b00      	cmp	r3, #0
 800869c:	d126      	bne.n	80086ec <f_open+0x1d4>
							res = move_window(fs, dw);
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80086a2:	4618      	mov	r0, r3
 80086a4:	f7fe fd04 	bl	80070b0 <move_window>
 80086a8:	4603      	mov	r3, r0
 80086aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80086b2:	3a01      	subs	r2, #1
 80086b4:	60da      	str	r2, [r3, #12]
 80086b6:	e019      	b.n	80086ec <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80086b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d115      	bne.n	80086ec <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80086c0:	7ebb      	ldrb	r3, [r7, #26]
 80086c2:	f003 0310 	and.w	r3, r3, #16
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d003      	beq.n	80086d2 <f_open+0x1ba>
					res = FR_NO_FILE;
 80086ca:	2304      	movs	r3, #4
 80086cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80086d0:	e00c      	b.n	80086ec <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80086d2:	79fb      	ldrb	r3, [r7, #7]
 80086d4:	f003 0302 	and.w	r3, r3, #2
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d007      	beq.n	80086ec <f_open+0x1d4>
 80086dc:	7ebb      	ldrb	r3, [r7, #26]
 80086de:	f003 0301 	and.w	r3, r3, #1
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d002      	beq.n	80086ec <f_open+0x1d4>
						res = FR_DENIED;
 80086e6:	2307      	movs	r3, #7
 80086e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80086ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d128      	bne.n	8008746 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80086f4:	79fb      	ldrb	r3, [r7, #7]
 80086f6:	f003 0308 	and.w	r3, r3, #8
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d003      	beq.n	8008706 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80086fe:	79fb      	ldrb	r3, [r7, #7]
 8008700:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008704:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800870e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008714:	79fb      	ldrb	r3, [r7, #7]
 8008716:	f023 0301 	bic.w	r3, r3, #1
 800871a:	2b00      	cmp	r3, #0
 800871c:	bf14      	ite	ne
 800871e:	2301      	movne	r3, #1
 8008720:	2300      	moveq	r3, #0
 8008722:	b2db      	uxtb	r3, r3
 8008724:	461a      	mov	r2, r3
 8008726:	f107 0314 	add.w	r3, r7, #20
 800872a:	4611      	mov	r1, r2
 800872c:	4618      	mov	r0, r3
 800872e:	f7fe fb8d 	bl	8006e4c <inc_lock>
 8008732:	4602      	mov	r2, r0
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	691b      	ldr	r3, [r3, #16]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d102      	bne.n	8008746 <f_open+0x22e>
 8008740:	2302      	movs	r3, #2
 8008742:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008746:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800874a:	2b00      	cmp	r3, #0
 800874c:	f040 8095 	bne.w	800887a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008754:	4611      	mov	r1, r2
 8008756:	4618      	mov	r0, r3
 8008758:	f7ff f9af 	bl	8007aba <ld_clust>
 800875c:	4602      	mov	r2, r0
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008764:	331c      	adds	r3, #28
 8008766:	4618      	mov	r0, r3
 8008768:	f7fe fa0a 	bl	8006b80 <ld_dword>
 800876c:	4602      	mov	r2, r0
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2200      	movs	r2, #0
 8008776:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008778:	693a      	ldr	r2, [r7, #16]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	88da      	ldrh	r2, [r3, #6]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	79fa      	ldrb	r2, [r7, #7]
 800878a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2200      	movs	r2, #0
 8008790:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2200      	movs	r2, #0
 8008796:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2200      	movs	r2, #0
 800879c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	3330      	adds	r3, #48	; 0x30
 80087a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80087a6:	2100      	movs	r1, #0
 80087a8:	4618      	mov	r0, r3
 80087aa:	f7fe fa74 	bl	8006c96 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80087ae:	79fb      	ldrb	r3, [r7, #7]
 80087b0:	f003 0320 	and.w	r3, r3, #32
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d060      	beq.n	800887a <f_open+0x362>
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	68db      	ldr	r3, [r3, #12]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d05c      	beq.n	800887a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	68da      	ldr	r2, [r3, #12]
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	895b      	ldrh	r3, [r3, #10]
 80087cc:	025b      	lsls	r3, r3, #9
 80087ce:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	689b      	ldr	r3, [r3, #8]
 80087d4:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	68db      	ldr	r3, [r3, #12]
 80087da:	657b      	str	r3, [r7, #84]	; 0x54
 80087dc:	e016      	b.n	800880c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80087e2:	4618      	mov	r0, r3
 80087e4:	f7fe fd1f 	bl	8007226 <get_fat>
 80087e8:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80087ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	d802      	bhi.n	80087f6 <f_open+0x2de>
 80087f0:	2302      	movs	r3, #2
 80087f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80087f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80087f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087fc:	d102      	bne.n	8008804 <f_open+0x2ec>
 80087fe:	2301      	movs	r3, #1
 8008800:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008804:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008806:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008808:	1ad3      	subs	r3, r2, r3
 800880a:	657b      	str	r3, [r7, #84]	; 0x54
 800880c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008810:	2b00      	cmp	r3, #0
 8008812:	d103      	bne.n	800881c <f_open+0x304>
 8008814:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008816:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008818:	429a      	cmp	r2, r3
 800881a:	d8e0      	bhi.n	80087de <f_open+0x2c6>
				}
				fp->clust = clst;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008820:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008822:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008826:	2b00      	cmp	r3, #0
 8008828:	d127      	bne.n	800887a <f_open+0x362>
 800882a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800882c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008830:	2b00      	cmp	r3, #0
 8008832:	d022      	beq.n	800887a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008838:	4618      	mov	r0, r3
 800883a:	f7fe fcd5 	bl	80071e8 <clust2sect>
 800883e:	6478      	str	r0, [r7, #68]	; 0x44
 8008840:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008842:	2b00      	cmp	r3, #0
 8008844:	d103      	bne.n	800884e <f_open+0x336>
						res = FR_INT_ERR;
 8008846:	2302      	movs	r3, #2
 8008848:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800884c:	e015      	b.n	800887a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800884e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008850:	0a5a      	lsrs	r2, r3, #9
 8008852:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008854:	441a      	add	r2, r3
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	7858      	ldrb	r0, [r3, #1]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	6a1a      	ldr	r2, [r3, #32]
 8008868:	2301      	movs	r3, #1
 800886a:	f7fe f913 	bl	8006a94 <disk_read>
 800886e:	4603      	mov	r3, r0
 8008870:	2b00      	cmp	r3, #0
 8008872:	d002      	beq.n	800887a <f_open+0x362>
 8008874:	2301      	movs	r3, #1
 8008876:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800887a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800887e:	2b00      	cmp	r3, #0
 8008880:	d002      	beq.n	8008888 <f_open+0x370>
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	2200      	movs	r2, #0
 8008886:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008888:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800888c:	4618      	mov	r0, r3
 800888e:	3760      	adds	r7, #96	; 0x60
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b08c      	sub	sp, #48	; 0x30
 8008898:	af00      	add	r7, sp, #0
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	607a      	str	r2, [r7, #4]
 80088a0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	2200      	movs	r2, #0
 80088aa:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f107 0210 	add.w	r2, r7, #16
 80088b2:	4611      	mov	r1, r2
 80088b4:	4618      	mov	r0, r3
 80088b6:	f7ff fdb3 	bl	8008420 <validate>
 80088ba:	4603      	mov	r3, r0
 80088bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80088c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d107      	bne.n	80088d8 <f_write+0x44>
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	7d5b      	ldrb	r3, [r3, #21]
 80088cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80088d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d002      	beq.n	80088de <f_write+0x4a>
 80088d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80088dc:	e14b      	b.n	8008b76 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	7d1b      	ldrb	r3, [r3, #20]
 80088e2:	f003 0302 	and.w	r3, r3, #2
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d101      	bne.n	80088ee <f_write+0x5a>
 80088ea:	2307      	movs	r3, #7
 80088ec:	e143      	b.n	8008b76 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	699a      	ldr	r2, [r3, #24]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	441a      	add	r2, r3
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	699b      	ldr	r3, [r3, #24]
 80088fa:	429a      	cmp	r2, r3
 80088fc:	f080 812d 	bcs.w	8008b5a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	699b      	ldr	r3, [r3, #24]
 8008904:	43db      	mvns	r3, r3
 8008906:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8008908:	e127      	b.n	8008b5a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008912:	2b00      	cmp	r3, #0
 8008914:	f040 80e3 	bne.w	8008ade <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	699b      	ldr	r3, [r3, #24]
 800891c:	0a5b      	lsrs	r3, r3, #9
 800891e:	693a      	ldr	r2, [r7, #16]
 8008920:	8952      	ldrh	r2, [r2, #10]
 8008922:	3a01      	subs	r2, #1
 8008924:	4013      	ands	r3, r2
 8008926:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8008928:	69bb      	ldr	r3, [r7, #24]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d143      	bne.n	80089b6 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	699b      	ldr	r3, [r3, #24]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d10c      	bne.n	8008950 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800893c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800893e:	2b00      	cmp	r3, #0
 8008940:	d11a      	bne.n	8008978 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2100      	movs	r1, #0
 8008946:	4618      	mov	r0, r3
 8008948:	f7fe fe64 	bl	8007614 <create_chain>
 800894c:	62b8      	str	r0, [r7, #40]	; 0x28
 800894e:	e013      	b.n	8008978 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008954:	2b00      	cmp	r3, #0
 8008956:	d007      	beq.n	8008968 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	699b      	ldr	r3, [r3, #24]
 800895c:	4619      	mov	r1, r3
 800895e:	68f8      	ldr	r0, [r7, #12]
 8008960:	f7fe fef0 	bl	8007744 <clmt_clust>
 8008964:	62b8      	str	r0, [r7, #40]	; 0x28
 8008966:	e007      	b.n	8008978 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	69db      	ldr	r3, [r3, #28]
 800896e:	4619      	mov	r1, r3
 8008970:	4610      	mov	r0, r2
 8008972:	f7fe fe4f 	bl	8007614 <create_chain>
 8008976:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800897a:	2b00      	cmp	r3, #0
 800897c:	f000 80f2 	beq.w	8008b64 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008982:	2b01      	cmp	r3, #1
 8008984:	d104      	bne.n	8008990 <f_write+0xfc>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2202      	movs	r2, #2
 800898a:	755a      	strb	r2, [r3, #21]
 800898c:	2302      	movs	r3, #2
 800898e:	e0f2      	b.n	8008b76 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008996:	d104      	bne.n	80089a2 <f_write+0x10e>
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2201      	movs	r2, #1
 800899c:	755a      	strb	r2, [r3, #21]
 800899e:	2301      	movs	r3, #1
 80089a0:	e0e9      	b.n	8008b76 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089a6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	689b      	ldr	r3, [r3, #8]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d102      	bne.n	80089b6 <f_write+0x122>
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089b4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	7d1b      	ldrb	r3, [r3, #20]
 80089ba:	b25b      	sxtb	r3, r3
 80089bc:	2b00      	cmp	r3, #0
 80089be:	da18      	bge.n	80089f2 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	7858      	ldrb	r0, [r3, #1]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	6a1a      	ldr	r2, [r3, #32]
 80089ce:	2301      	movs	r3, #1
 80089d0:	f7fe f880 	bl	8006ad4 <disk_write>
 80089d4:	4603      	mov	r3, r0
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d004      	beq.n	80089e4 <f_write+0x150>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2201      	movs	r2, #1
 80089de:	755a      	strb	r2, [r3, #21]
 80089e0:	2301      	movs	r3, #1
 80089e2:	e0c8      	b.n	8008b76 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	7d1b      	ldrb	r3, [r3, #20]
 80089e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089ec:	b2da      	uxtb	r2, r3
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80089f2:	693a      	ldr	r2, [r7, #16]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	69db      	ldr	r3, [r3, #28]
 80089f8:	4619      	mov	r1, r3
 80089fa:	4610      	mov	r0, r2
 80089fc:	f7fe fbf4 	bl	80071e8 <clust2sect>
 8008a00:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d104      	bne.n	8008a12 <f_write+0x17e>
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	2202      	movs	r2, #2
 8008a0c:	755a      	strb	r2, [r3, #21]
 8008a0e:	2302      	movs	r3, #2
 8008a10:	e0b1      	b.n	8008b76 <f_write+0x2e2>
			sect += csect;
 8008a12:	697a      	ldr	r2, [r7, #20]
 8008a14:	69bb      	ldr	r3, [r7, #24]
 8008a16:	4413      	add	r3, r2
 8008a18:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	0a5b      	lsrs	r3, r3, #9
 8008a1e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008a20:	6a3b      	ldr	r3, [r7, #32]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d03c      	beq.n	8008aa0 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008a26:	69ba      	ldr	r2, [r7, #24]
 8008a28:	6a3b      	ldr	r3, [r7, #32]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	693a      	ldr	r2, [r7, #16]
 8008a2e:	8952      	ldrh	r2, [r2, #10]
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d905      	bls.n	8008a40 <f_write+0x1ac>
					cc = fs->csize - csect;
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	895b      	ldrh	r3, [r3, #10]
 8008a38:	461a      	mov	r2, r3
 8008a3a:	69bb      	ldr	r3, [r7, #24]
 8008a3c:	1ad3      	subs	r3, r2, r3
 8008a3e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	7858      	ldrb	r0, [r3, #1]
 8008a44:	6a3b      	ldr	r3, [r7, #32]
 8008a46:	697a      	ldr	r2, [r7, #20]
 8008a48:	69f9      	ldr	r1, [r7, #28]
 8008a4a:	f7fe f843 	bl	8006ad4 <disk_write>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d004      	beq.n	8008a5e <f_write+0x1ca>
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2201      	movs	r2, #1
 8008a58:	755a      	strb	r2, [r3, #21]
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	e08b      	b.n	8008b76 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	6a1a      	ldr	r2, [r3, #32]
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	1ad3      	subs	r3, r2, r3
 8008a66:	6a3a      	ldr	r2, [r7, #32]
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d915      	bls.n	8008a98 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	6a1a      	ldr	r2, [r3, #32]
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	1ad3      	subs	r3, r2, r3
 8008a7a:	025b      	lsls	r3, r3, #9
 8008a7c:	69fa      	ldr	r2, [r7, #28]
 8008a7e:	4413      	add	r3, r2
 8008a80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008a84:	4619      	mov	r1, r3
 8008a86:	f7fe f8e5 	bl	8006c54 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	7d1b      	ldrb	r3, [r3, #20]
 8008a8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a92:	b2da      	uxtb	r2, r3
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8008a98:	6a3b      	ldr	r3, [r7, #32]
 8008a9a:	025b      	lsls	r3, r3, #9
 8008a9c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8008a9e:	e03f      	b.n	8008b20 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6a1b      	ldr	r3, [r3, #32]
 8008aa4:	697a      	ldr	r2, [r7, #20]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d016      	beq.n	8008ad8 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	699a      	ldr	r2, [r3, #24]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d210      	bcs.n	8008ad8 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	7858      	ldrb	r0, [r3, #1]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	697a      	ldr	r2, [r7, #20]
 8008ac4:	f7fd ffe6 	bl	8006a94 <disk_read>
 8008ac8:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d004      	beq.n	8008ad8 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	755a      	strb	r2, [r3, #21]
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	e04e      	b.n	8008b76 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	697a      	ldr	r2, [r7, #20]
 8008adc:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	699b      	ldr	r3, [r3, #24]
 8008ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ae6:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8008aea:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8008aec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d901      	bls.n	8008af8 <f_write+0x264>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	699b      	ldr	r3, [r3, #24]
 8008b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b06:	4413      	add	r3, r2
 8008b08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b0a:	69f9      	ldr	r1, [r7, #28]
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f7fe f8a1 	bl	8006c54 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	7d1b      	ldrb	r3, [r3, #20]
 8008b16:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008b1a:	b2da      	uxtb	r2, r3
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8008b20:	69fa      	ldr	r2, [r7, #28]
 8008b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b24:	4413      	add	r3, r2
 8008b26:	61fb      	str	r3, [r7, #28]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	699a      	ldr	r2, [r3, #24]
 8008b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2e:	441a      	add	r2, r3
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	619a      	str	r2, [r3, #24]
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	68da      	ldr	r2, [r3, #12]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	699b      	ldr	r3, [r3, #24]
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	bf38      	it	cc
 8008b40:	461a      	movcc	r2, r3
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	60da      	str	r2, [r3, #12]
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b4c:	441a      	add	r2, r3
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	601a      	str	r2, [r3, #0]
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b56:	1ad3      	subs	r3, r2, r3
 8008b58:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	f47f aed4 	bne.w	800890a <f_write+0x76>
 8008b62:	e000      	b.n	8008b66 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008b64:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	7d1b      	ldrb	r3, [r3, #20]
 8008b6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b6e:	b2da      	uxtb	r2, r3
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3730      	adds	r7, #48	; 0x30
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b086      	sub	sp, #24
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f107 0208 	add.w	r2, r7, #8
 8008b8c:	4611      	mov	r1, r2
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f7ff fc46 	bl	8008420 <validate>
 8008b94:	4603      	mov	r3, r0
 8008b96:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008b98:	7dfb      	ldrb	r3, [r7, #23]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d168      	bne.n	8008c70 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	7d1b      	ldrb	r3, [r3, #20]
 8008ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d062      	beq.n	8008c70 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	7d1b      	ldrb	r3, [r3, #20]
 8008bae:	b25b      	sxtb	r3, r3
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	da15      	bge.n	8008be0 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	7858      	ldrb	r0, [r3, #1]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6a1a      	ldr	r2, [r3, #32]
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	f7fd ff86 	bl	8006ad4 <disk_write>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d001      	beq.n	8008bd2 <f_sync+0x54>
 8008bce:	2301      	movs	r3, #1
 8008bd0:	e04f      	b.n	8008c72 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	7d1b      	ldrb	r3, [r3, #20]
 8008bd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008bda:	b2da      	uxtb	r2, r3
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008be0:	f7fd f9da 	bl	8005f98 <get_fattime>
 8008be4:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008be6:	68ba      	ldr	r2, [r7, #8]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bec:	4619      	mov	r1, r3
 8008bee:	4610      	mov	r0, r2
 8008bf0:	f7fe fa5e 	bl	80070b0 <move_window>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8008bf8:	7dfb      	ldrb	r3, [r7, #23]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d138      	bne.n	8008c70 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c02:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	330b      	adds	r3, #11
 8008c08:	781a      	ldrb	r2, [r3, #0]
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	330b      	adds	r3, #11
 8008c0e:	f042 0220 	orr.w	r2, r2, #32
 8008c12:	b2d2      	uxtb	r2, r2
 8008c14:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6818      	ldr	r0, [r3, #0]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	461a      	mov	r2, r3
 8008c20:	68f9      	ldr	r1, [r7, #12]
 8008c22:	f7fe ff69 	bl	8007af8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f103 021c 	add.w	r2, r3, #28
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	4619      	mov	r1, r3
 8008c32:	4610      	mov	r0, r2
 8008c34:	f7fd ffe2 	bl	8006bfc <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	3316      	adds	r3, #22
 8008c3c:	6939      	ldr	r1, [r7, #16]
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f7fd ffdc 	bl	8006bfc <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	3312      	adds	r3, #18
 8008c48:	2100      	movs	r1, #0
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f7fd ffbb 	bl	8006bc6 <st_word>
					fs->wflag = 1;
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	2201      	movs	r2, #1
 8008c54:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f7fe fa57 	bl	800710c <sync_fs>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	7d1b      	ldrb	r3, [r3, #20]
 8008c66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c6a:	b2da      	uxtb	r2, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008c70:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3718      	adds	r7, #24
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}

08008c7a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b084      	sub	sp, #16
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f7ff ff7b 	bl	8008b7e <f_sync>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8008c8c:	7bfb      	ldrb	r3, [r7, #15]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d118      	bne.n	8008cc4 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f107 0208 	add.w	r2, r7, #8
 8008c98:	4611      	mov	r1, r2
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f7ff fbc0 	bl	8008420 <validate>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008ca4:	7bfb      	ldrb	r3, [r7, #15]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d10c      	bne.n	8008cc4 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	691b      	ldr	r3, [r3, #16]
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f7fe f95a 	bl	8006f68 <dec_lock>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008cb8:	7bfb      	ldrb	r3, [r7, #15]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d102      	bne.n	8008cc4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	3710      	adds	r7, #16
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}

08008cce <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8008cce:	b580      	push	{r7, lr}
 8008cd0:	b092      	sub	sp, #72	; 0x48
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	60f8      	str	r0, [r7, #12]
 8008cd6:	60b9      	str	r1, [r7, #8]
 8008cd8:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8008cda:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8008cde:	f107 030c 	add.w	r3, r7, #12
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	f7ff f94f 	bl	8007f88 <find_volume>
 8008cea:	4603      	mov	r3, r0
 8008cec:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8008cf0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	f040 8099 	bne.w	8008e2c <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8008cfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8008d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d02:	691a      	ldr	r2, [r3, #16]
 8008d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d06:	695b      	ldr	r3, [r3, #20]
 8008d08:	3b02      	subs	r3, #2
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	d804      	bhi.n	8008d18 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8008d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d10:	691a      	ldr	r2, [r3, #16]
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	601a      	str	r2, [r3, #0]
 8008d16:	e089      	b.n	8008e2c <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8008d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d1e:	781b      	ldrb	r3, [r3, #0]
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d128      	bne.n	8008d76 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8008d24:	2302      	movs	r3, #2
 8008d26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d2a:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8008d2c:	f107 0314 	add.w	r3, r7, #20
 8008d30:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008d32:	4618      	mov	r0, r3
 8008d34:	f7fe fa77 	bl	8007226 <get_fat>
 8008d38:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8008d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d40:	d103      	bne.n	8008d4a <f_getfree+0x7c>
 8008d42:	2301      	movs	r3, #1
 8008d44:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8008d48:	e063      	b.n	8008e12 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8008d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	d103      	bne.n	8008d58 <f_getfree+0x8a>
 8008d50:	2302      	movs	r3, #2
 8008d52:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8008d56:	e05c      	b.n	8008e12 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8008d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d102      	bne.n	8008d64 <f_getfree+0x96>
 8008d5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d60:	3301      	adds	r3, #1
 8008d62:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8008d64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d66:	3301      	adds	r3, #1
 8008d68:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d6c:	695b      	ldr	r3, [r3, #20]
 8008d6e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d3db      	bcc.n	8008d2c <f_getfree+0x5e>
 8008d74:	e04d      	b.n	8008e12 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8008d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d78:	695b      	ldr	r3, [r3, #20]
 8008d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d7e:	6a1b      	ldr	r3, [r3, #32]
 8008d80:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8008d82:	2300      	movs	r3, #0
 8008d84:	637b      	str	r3, [r7, #52]	; 0x34
 8008d86:	2300      	movs	r3, #0
 8008d88:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8008d8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d113      	bne.n	8008db8 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8008d90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d94:	1c5a      	adds	r2, r3, #1
 8008d96:	63ba      	str	r2, [r7, #56]	; 0x38
 8008d98:	4619      	mov	r1, r3
 8008d9a:	f7fe f989 	bl	80070b0 <move_window>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8008da4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d131      	bne.n	8008e10 <f_getfree+0x142>
							p = fs->win;
 8008dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dae:	3330      	adds	r3, #48	; 0x30
 8008db0:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8008db2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008db6:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8008db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	2b02      	cmp	r3, #2
 8008dbe:	d10f      	bne.n	8008de0 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8008dc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008dc2:	f7fd fec5 	bl	8006b50 <ld_word>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d102      	bne.n	8008dd2 <f_getfree+0x104>
 8008dcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008dce:	3301      	adds	r3, #1
 8008dd0:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8008dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dd4:	3302      	adds	r3, #2
 8008dd6:	633b      	str	r3, [r7, #48]	; 0x30
 8008dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008dda:	3b02      	subs	r3, #2
 8008ddc:	637b      	str	r3, [r7, #52]	; 0x34
 8008dde:	e010      	b.n	8008e02 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8008de0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008de2:	f7fd fecd 	bl	8006b80 <ld_dword>
 8008de6:	4603      	mov	r3, r0
 8008de8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d102      	bne.n	8008df6 <f_getfree+0x128>
 8008df0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008df2:	3301      	adds	r3, #1
 8008df4:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8008df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008df8:	3304      	adds	r3, #4
 8008dfa:	633b      	str	r3, [r7, #48]	; 0x30
 8008dfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008dfe:	3b04      	subs	r3, #4
 8008e00:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8008e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e04:	3b01      	subs	r3, #1
 8008e06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d1bd      	bne.n	8008d8a <f_getfree+0xbc>
 8008e0e:	e000      	b.n	8008e12 <f_getfree+0x144>
							if (res != FR_OK) break;
 8008e10:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008e16:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8008e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008e1c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8008e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e20:	791a      	ldrb	r2, [r3, #4]
 8008e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e24:	f042 0201 	orr.w	r2, r2, #1
 8008e28:	b2d2      	uxtb	r2, r2
 8008e2a:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8008e2c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3748      	adds	r7, #72	; 0x48
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b087      	sub	sp, #28
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	4613      	mov	r3, r2
 8008e44:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008e46:	2301      	movs	r3, #1
 8008e48:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008e4e:	4b1f      	ldr	r3, [pc, #124]	; (8008ecc <FATFS_LinkDriverEx+0x94>)
 8008e50:	7a5b      	ldrb	r3, [r3, #9]
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d131      	bne.n	8008ebc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008e58:	4b1c      	ldr	r3, [pc, #112]	; (8008ecc <FATFS_LinkDriverEx+0x94>)
 8008e5a:	7a5b      	ldrb	r3, [r3, #9]
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	461a      	mov	r2, r3
 8008e60:	4b1a      	ldr	r3, [pc, #104]	; (8008ecc <FATFS_LinkDriverEx+0x94>)
 8008e62:	2100      	movs	r1, #0
 8008e64:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008e66:	4b19      	ldr	r3, [pc, #100]	; (8008ecc <FATFS_LinkDriverEx+0x94>)
 8008e68:	7a5b      	ldrb	r3, [r3, #9]
 8008e6a:	b2db      	uxtb	r3, r3
 8008e6c:	4a17      	ldr	r2, [pc, #92]	; (8008ecc <FATFS_LinkDriverEx+0x94>)
 8008e6e:	009b      	lsls	r3, r3, #2
 8008e70:	4413      	add	r3, r2
 8008e72:	68fa      	ldr	r2, [r7, #12]
 8008e74:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008e76:	4b15      	ldr	r3, [pc, #84]	; (8008ecc <FATFS_LinkDriverEx+0x94>)
 8008e78:	7a5b      	ldrb	r3, [r3, #9]
 8008e7a:	b2db      	uxtb	r3, r3
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	4b13      	ldr	r3, [pc, #76]	; (8008ecc <FATFS_LinkDriverEx+0x94>)
 8008e80:	4413      	add	r3, r2
 8008e82:	79fa      	ldrb	r2, [r7, #7]
 8008e84:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008e86:	4b11      	ldr	r3, [pc, #68]	; (8008ecc <FATFS_LinkDriverEx+0x94>)
 8008e88:	7a5b      	ldrb	r3, [r3, #9]
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	1c5a      	adds	r2, r3, #1
 8008e8e:	b2d1      	uxtb	r1, r2
 8008e90:	4a0e      	ldr	r2, [pc, #56]	; (8008ecc <FATFS_LinkDriverEx+0x94>)
 8008e92:	7251      	strb	r1, [r2, #9]
 8008e94:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008e96:	7dbb      	ldrb	r3, [r7, #22]
 8008e98:	3330      	adds	r3, #48	; 0x30
 8008e9a:	b2da      	uxtb	r2, r3
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	223a      	movs	r2, #58	; 0x3a
 8008ea6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	3302      	adds	r3, #2
 8008eac:	222f      	movs	r2, #47	; 0x2f
 8008eae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	3303      	adds	r3, #3
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008ebc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	371c      	adds	r7, #28
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec8:	4770      	bx	lr
 8008eca:	bf00      	nop
 8008ecc:	200005fc 	.word	0x200005fc

08008ed0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008eda:	2200      	movs	r2, #0
 8008edc:	6839      	ldr	r1, [r7, #0]
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f7ff ffaa 	bl	8008e38 <FATFS_LinkDriverEx>
 8008ee4:	4603      	mov	r3, r0
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3708      	adds	r7, #8
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}

08008eee <__cvt>:
 8008eee:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ef2:	ec55 4b10 	vmov	r4, r5, d0
 8008ef6:	2d00      	cmp	r5, #0
 8008ef8:	460e      	mov	r6, r1
 8008efa:	4619      	mov	r1, r3
 8008efc:	462b      	mov	r3, r5
 8008efe:	bfbb      	ittet	lt
 8008f00:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008f04:	461d      	movlt	r5, r3
 8008f06:	2300      	movge	r3, #0
 8008f08:	232d      	movlt	r3, #45	; 0x2d
 8008f0a:	700b      	strb	r3, [r1, #0]
 8008f0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f0e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008f12:	4691      	mov	r9, r2
 8008f14:	f023 0820 	bic.w	r8, r3, #32
 8008f18:	bfbc      	itt	lt
 8008f1a:	4622      	movlt	r2, r4
 8008f1c:	4614      	movlt	r4, r2
 8008f1e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008f22:	d005      	beq.n	8008f30 <__cvt+0x42>
 8008f24:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008f28:	d100      	bne.n	8008f2c <__cvt+0x3e>
 8008f2a:	3601      	adds	r6, #1
 8008f2c:	2102      	movs	r1, #2
 8008f2e:	e000      	b.n	8008f32 <__cvt+0x44>
 8008f30:	2103      	movs	r1, #3
 8008f32:	ab03      	add	r3, sp, #12
 8008f34:	9301      	str	r3, [sp, #4]
 8008f36:	ab02      	add	r3, sp, #8
 8008f38:	9300      	str	r3, [sp, #0]
 8008f3a:	ec45 4b10 	vmov	d0, r4, r5
 8008f3e:	4653      	mov	r3, sl
 8008f40:	4632      	mov	r2, r6
 8008f42:	f000 fe81 	bl	8009c48 <_dtoa_r>
 8008f46:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008f4a:	4607      	mov	r7, r0
 8008f4c:	d102      	bne.n	8008f54 <__cvt+0x66>
 8008f4e:	f019 0f01 	tst.w	r9, #1
 8008f52:	d022      	beq.n	8008f9a <__cvt+0xac>
 8008f54:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008f58:	eb07 0906 	add.w	r9, r7, r6
 8008f5c:	d110      	bne.n	8008f80 <__cvt+0x92>
 8008f5e:	783b      	ldrb	r3, [r7, #0]
 8008f60:	2b30      	cmp	r3, #48	; 0x30
 8008f62:	d10a      	bne.n	8008f7a <__cvt+0x8c>
 8008f64:	2200      	movs	r2, #0
 8008f66:	2300      	movs	r3, #0
 8008f68:	4620      	mov	r0, r4
 8008f6a:	4629      	mov	r1, r5
 8008f6c:	f7f7 fdac 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f70:	b918      	cbnz	r0, 8008f7a <__cvt+0x8c>
 8008f72:	f1c6 0601 	rsb	r6, r6, #1
 8008f76:	f8ca 6000 	str.w	r6, [sl]
 8008f7a:	f8da 3000 	ldr.w	r3, [sl]
 8008f7e:	4499      	add	r9, r3
 8008f80:	2200      	movs	r2, #0
 8008f82:	2300      	movs	r3, #0
 8008f84:	4620      	mov	r0, r4
 8008f86:	4629      	mov	r1, r5
 8008f88:	f7f7 fd9e 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f8c:	b108      	cbz	r0, 8008f92 <__cvt+0xa4>
 8008f8e:	f8cd 900c 	str.w	r9, [sp, #12]
 8008f92:	2230      	movs	r2, #48	; 0x30
 8008f94:	9b03      	ldr	r3, [sp, #12]
 8008f96:	454b      	cmp	r3, r9
 8008f98:	d307      	bcc.n	8008faa <__cvt+0xbc>
 8008f9a:	9b03      	ldr	r3, [sp, #12]
 8008f9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f9e:	1bdb      	subs	r3, r3, r7
 8008fa0:	4638      	mov	r0, r7
 8008fa2:	6013      	str	r3, [r2, #0]
 8008fa4:	b004      	add	sp, #16
 8008fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008faa:	1c59      	adds	r1, r3, #1
 8008fac:	9103      	str	r1, [sp, #12]
 8008fae:	701a      	strb	r2, [r3, #0]
 8008fb0:	e7f0      	b.n	8008f94 <__cvt+0xa6>

08008fb2 <__exponent>:
 8008fb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	2900      	cmp	r1, #0
 8008fb8:	bfb8      	it	lt
 8008fba:	4249      	neglt	r1, r1
 8008fbc:	f803 2b02 	strb.w	r2, [r3], #2
 8008fc0:	bfb4      	ite	lt
 8008fc2:	222d      	movlt	r2, #45	; 0x2d
 8008fc4:	222b      	movge	r2, #43	; 0x2b
 8008fc6:	2909      	cmp	r1, #9
 8008fc8:	7042      	strb	r2, [r0, #1]
 8008fca:	dd2a      	ble.n	8009022 <__exponent+0x70>
 8008fcc:	f10d 0207 	add.w	r2, sp, #7
 8008fd0:	4617      	mov	r7, r2
 8008fd2:	260a      	movs	r6, #10
 8008fd4:	4694      	mov	ip, r2
 8008fd6:	fb91 f5f6 	sdiv	r5, r1, r6
 8008fda:	fb06 1415 	mls	r4, r6, r5, r1
 8008fde:	3430      	adds	r4, #48	; 0x30
 8008fe0:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008fe4:	460c      	mov	r4, r1
 8008fe6:	2c63      	cmp	r4, #99	; 0x63
 8008fe8:	f102 32ff 	add.w	r2, r2, #4294967295
 8008fec:	4629      	mov	r1, r5
 8008fee:	dcf1      	bgt.n	8008fd4 <__exponent+0x22>
 8008ff0:	3130      	adds	r1, #48	; 0x30
 8008ff2:	f1ac 0402 	sub.w	r4, ip, #2
 8008ff6:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008ffa:	1c41      	adds	r1, r0, #1
 8008ffc:	4622      	mov	r2, r4
 8008ffe:	42ba      	cmp	r2, r7
 8009000:	d30a      	bcc.n	8009018 <__exponent+0x66>
 8009002:	f10d 0209 	add.w	r2, sp, #9
 8009006:	eba2 020c 	sub.w	r2, r2, ip
 800900a:	42bc      	cmp	r4, r7
 800900c:	bf88      	it	hi
 800900e:	2200      	movhi	r2, #0
 8009010:	4413      	add	r3, r2
 8009012:	1a18      	subs	r0, r3, r0
 8009014:	b003      	add	sp, #12
 8009016:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009018:	f812 5b01 	ldrb.w	r5, [r2], #1
 800901c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009020:	e7ed      	b.n	8008ffe <__exponent+0x4c>
 8009022:	2330      	movs	r3, #48	; 0x30
 8009024:	3130      	adds	r1, #48	; 0x30
 8009026:	7083      	strb	r3, [r0, #2]
 8009028:	70c1      	strb	r1, [r0, #3]
 800902a:	1d03      	adds	r3, r0, #4
 800902c:	e7f1      	b.n	8009012 <__exponent+0x60>
	...

08009030 <_printf_float>:
 8009030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009034:	ed2d 8b02 	vpush	{d8}
 8009038:	b08d      	sub	sp, #52	; 0x34
 800903a:	460c      	mov	r4, r1
 800903c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009040:	4616      	mov	r6, r2
 8009042:	461f      	mov	r7, r3
 8009044:	4605      	mov	r5, r0
 8009046:	f000 fcff 	bl	8009a48 <_localeconv_r>
 800904a:	f8d0 a000 	ldr.w	sl, [r0]
 800904e:	4650      	mov	r0, sl
 8009050:	f7f7 f90e 	bl	8000270 <strlen>
 8009054:	2300      	movs	r3, #0
 8009056:	930a      	str	r3, [sp, #40]	; 0x28
 8009058:	6823      	ldr	r3, [r4, #0]
 800905a:	9305      	str	r3, [sp, #20]
 800905c:	f8d8 3000 	ldr.w	r3, [r8]
 8009060:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009064:	3307      	adds	r3, #7
 8009066:	f023 0307 	bic.w	r3, r3, #7
 800906a:	f103 0208 	add.w	r2, r3, #8
 800906e:	f8c8 2000 	str.w	r2, [r8]
 8009072:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009076:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800907a:	9307      	str	r3, [sp, #28]
 800907c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009080:	ee08 0a10 	vmov	s16, r0
 8009084:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009088:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800908c:	4b9e      	ldr	r3, [pc, #632]	; (8009308 <_printf_float+0x2d8>)
 800908e:	f04f 32ff 	mov.w	r2, #4294967295
 8009092:	f7f7 fd4b 	bl	8000b2c <__aeabi_dcmpun>
 8009096:	bb88      	cbnz	r0, 80090fc <_printf_float+0xcc>
 8009098:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800909c:	4b9a      	ldr	r3, [pc, #616]	; (8009308 <_printf_float+0x2d8>)
 800909e:	f04f 32ff 	mov.w	r2, #4294967295
 80090a2:	f7f7 fd25 	bl	8000af0 <__aeabi_dcmple>
 80090a6:	bb48      	cbnz	r0, 80090fc <_printf_float+0xcc>
 80090a8:	2200      	movs	r2, #0
 80090aa:	2300      	movs	r3, #0
 80090ac:	4640      	mov	r0, r8
 80090ae:	4649      	mov	r1, r9
 80090b0:	f7f7 fd14 	bl	8000adc <__aeabi_dcmplt>
 80090b4:	b110      	cbz	r0, 80090bc <_printf_float+0x8c>
 80090b6:	232d      	movs	r3, #45	; 0x2d
 80090b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090bc:	4a93      	ldr	r2, [pc, #588]	; (800930c <_printf_float+0x2dc>)
 80090be:	4b94      	ldr	r3, [pc, #592]	; (8009310 <_printf_float+0x2e0>)
 80090c0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80090c4:	bf94      	ite	ls
 80090c6:	4690      	movls	r8, r2
 80090c8:	4698      	movhi	r8, r3
 80090ca:	2303      	movs	r3, #3
 80090cc:	6123      	str	r3, [r4, #16]
 80090ce:	9b05      	ldr	r3, [sp, #20]
 80090d0:	f023 0304 	bic.w	r3, r3, #4
 80090d4:	6023      	str	r3, [r4, #0]
 80090d6:	f04f 0900 	mov.w	r9, #0
 80090da:	9700      	str	r7, [sp, #0]
 80090dc:	4633      	mov	r3, r6
 80090de:	aa0b      	add	r2, sp, #44	; 0x2c
 80090e0:	4621      	mov	r1, r4
 80090e2:	4628      	mov	r0, r5
 80090e4:	f000 f9da 	bl	800949c <_printf_common>
 80090e8:	3001      	adds	r0, #1
 80090ea:	f040 8090 	bne.w	800920e <_printf_float+0x1de>
 80090ee:	f04f 30ff 	mov.w	r0, #4294967295
 80090f2:	b00d      	add	sp, #52	; 0x34
 80090f4:	ecbd 8b02 	vpop	{d8}
 80090f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090fc:	4642      	mov	r2, r8
 80090fe:	464b      	mov	r3, r9
 8009100:	4640      	mov	r0, r8
 8009102:	4649      	mov	r1, r9
 8009104:	f7f7 fd12 	bl	8000b2c <__aeabi_dcmpun>
 8009108:	b140      	cbz	r0, 800911c <_printf_float+0xec>
 800910a:	464b      	mov	r3, r9
 800910c:	2b00      	cmp	r3, #0
 800910e:	bfbc      	itt	lt
 8009110:	232d      	movlt	r3, #45	; 0x2d
 8009112:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009116:	4a7f      	ldr	r2, [pc, #508]	; (8009314 <_printf_float+0x2e4>)
 8009118:	4b7f      	ldr	r3, [pc, #508]	; (8009318 <_printf_float+0x2e8>)
 800911a:	e7d1      	b.n	80090c0 <_printf_float+0x90>
 800911c:	6863      	ldr	r3, [r4, #4]
 800911e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009122:	9206      	str	r2, [sp, #24]
 8009124:	1c5a      	adds	r2, r3, #1
 8009126:	d13f      	bne.n	80091a8 <_printf_float+0x178>
 8009128:	2306      	movs	r3, #6
 800912a:	6063      	str	r3, [r4, #4]
 800912c:	9b05      	ldr	r3, [sp, #20]
 800912e:	6861      	ldr	r1, [r4, #4]
 8009130:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009134:	2300      	movs	r3, #0
 8009136:	9303      	str	r3, [sp, #12]
 8009138:	ab0a      	add	r3, sp, #40	; 0x28
 800913a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800913e:	ab09      	add	r3, sp, #36	; 0x24
 8009140:	ec49 8b10 	vmov	d0, r8, r9
 8009144:	9300      	str	r3, [sp, #0]
 8009146:	6022      	str	r2, [r4, #0]
 8009148:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800914c:	4628      	mov	r0, r5
 800914e:	f7ff fece 	bl	8008eee <__cvt>
 8009152:	9b06      	ldr	r3, [sp, #24]
 8009154:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009156:	2b47      	cmp	r3, #71	; 0x47
 8009158:	4680      	mov	r8, r0
 800915a:	d108      	bne.n	800916e <_printf_float+0x13e>
 800915c:	1cc8      	adds	r0, r1, #3
 800915e:	db02      	blt.n	8009166 <_printf_float+0x136>
 8009160:	6863      	ldr	r3, [r4, #4]
 8009162:	4299      	cmp	r1, r3
 8009164:	dd41      	ble.n	80091ea <_printf_float+0x1ba>
 8009166:	f1ab 0302 	sub.w	r3, fp, #2
 800916a:	fa5f fb83 	uxtb.w	fp, r3
 800916e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009172:	d820      	bhi.n	80091b6 <_printf_float+0x186>
 8009174:	3901      	subs	r1, #1
 8009176:	465a      	mov	r2, fp
 8009178:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800917c:	9109      	str	r1, [sp, #36]	; 0x24
 800917e:	f7ff ff18 	bl	8008fb2 <__exponent>
 8009182:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009184:	1813      	adds	r3, r2, r0
 8009186:	2a01      	cmp	r2, #1
 8009188:	4681      	mov	r9, r0
 800918a:	6123      	str	r3, [r4, #16]
 800918c:	dc02      	bgt.n	8009194 <_printf_float+0x164>
 800918e:	6822      	ldr	r2, [r4, #0]
 8009190:	07d2      	lsls	r2, r2, #31
 8009192:	d501      	bpl.n	8009198 <_printf_float+0x168>
 8009194:	3301      	adds	r3, #1
 8009196:	6123      	str	r3, [r4, #16]
 8009198:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800919c:	2b00      	cmp	r3, #0
 800919e:	d09c      	beq.n	80090da <_printf_float+0xaa>
 80091a0:	232d      	movs	r3, #45	; 0x2d
 80091a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091a6:	e798      	b.n	80090da <_printf_float+0xaa>
 80091a8:	9a06      	ldr	r2, [sp, #24]
 80091aa:	2a47      	cmp	r2, #71	; 0x47
 80091ac:	d1be      	bne.n	800912c <_printf_float+0xfc>
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d1bc      	bne.n	800912c <_printf_float+0xfc>
 80091b2:	2301      	movs	r3, #1
 80091b4:	e7b9      	b.n	800912a <_printf_float+0xfa>
 80091b6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80091ba:	d118      	bne.n	80091ee <_printf_float+0x1be>
 80091bc:	2900      	cmp	r1, #0
 80091be:	6863      	ldr	r3, [r4, #4]
 80091c0:	dd0b      	ble.n	80091da <_printf_float+0x1aa>
 80091c2:	6121      	str	r1, [r4, #16]
 80091c4:	b913      	cbnz	r3, 80091cc <_printf_float+0x19c>
 80091c6:	6822      	ldr	r2, [r4, #0]
 80091c8:	07d0      	lsls	r0, r2, #31
 80091ca:	d502      	bpl.n	80091d2 <_printf_float+0x1a2>
 80091cc:	3301      	adds	r3, #1
 80091ce:	440b      	add	r3, r1
 80091d0:	6123      	str	r3, [r4, #16]
 80091d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80091d4:	f04f 0900 	mov.w	r9, #0
 80091d8:	e7de      	b.n	8009198 <_printf_float+0x168>
 80091da:	b913      	cbnz	r3, 80091e2 <_printf_float+0x1b2>
 80091dc:	6822      	ldr	r2, [r4, #0]
 80091de:	07d2      	lsls	r2, r2, #31
 80091e0:	d501      	bpl.n	80091e6 <_printf_float+0x1b6>
 80091e2:	3302      	adds	r3, #2
 80091e4:	e7f4      	b.n	80091d0 <_printf_float+0x1a0>
 80091e6:	2301      	movs	r3, #1
 80091e8:	e7f2      	b.n	80091d0 <_printf_float+0x1a0>
 80091ea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80091ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091f0:	4299      	cmp	r1, r3
 80091f2:	db05      	blt.n	8009200 <_printf_float+0x1d0>
 80091f4:	6823      	ldr	r3, [r4, #0]
 80091f6:	6121      	str	r1, [r4, #16]
 80091f8:	07d8      	lsls	r0, r3, #31
 80091fa:	d5ea      	bpl.n	80091d2 <_printf_float+0x1a2>
 80091fc:	1c4b      	adds	r3, r1, #1
 80091fe:	e7e7      	b.n	80091d0 <_printf_float+0x1a0>
 8009200:	2900      	cmp	r1, #0
 8009202:	bfd4      	ite	le
 8009204:	f1c1 0202 	rsble	r2, r1, #2
 8009208:	2201      	movgt	r2, #1
 800920a:	4413      	add	r3, r2
 800920c:	e7e0      	b.n	80091d0 <_printf_float+0x1a0>
 800920e:	6823      	ldr	r3, [r4, #0]
 8009210:	055a      	lsls	r2, r3, #21
 8009212:	d407      	bmi.n	8009224 <_printf_float+0x1f4>
 8009214:	6923      	ldr	r3, [r4, #16]
 8009216:	4642      	mov	r2, r8
 8009218:	4631      	mov	r1, r6
 800921a:	4628      	mov	r0, r5
 800921c:	47b8      	blx	r7
 800921e:	3001      	adds	r0, #1
 8009220:	d12c      	bne.n	800927c <_printf_float+0x24c>
 8009222:	e764      	b.n	80090ee <_printf_float+0xbe>
 8009224:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009228:	f240 80e0 	bls.w	80093ec <_printf_float+0x3bc>
 800922c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009230:	2200      	movs	r2, #0
 8009232:	2300      	movs	r3, #0
 8009234:	f7f7 fc48 	bl	8000ac8 <__aeabi_dcmpeq>
 8009238:	2800      	cmp	r0, #0
 800923a:	d034      	beq.n	80092a6 <_printf_float+0x276>
 800923c:	4a37      	ldr	r2, [pc, #220]	; (800931c <_printf_float+0x2ec>)
 800923e:	2301      	movs	r3, #1
 8009240:	4631      	mov	r1, r6
 8009242:	4628      	mov	r0, r5
 8009244:	47b8      	blx	r7
 8009246:	3001      	adds	r0, #1
 8009248:	f43f af51 	beq.w	80090ee <_printf_float+0xbe>
 800924c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009250:	429a      	cmp	r2, r3
 8009252:	db02      	blt.n	800925a <_printf_float+0x22a>
 8009254:	6823      	ldr	r3, [r4, #0]
 8009256:	07d8      	lsls	r0, r3, #31
 8009258:	d510      	bpl.n	800927c <_printf_float+0x24c>
 800925a:	ee18 3a10 	vmov	r3, s16
 800925e:	4652      	mov	r2, sl
 8009260:	4631      	mov	r1, r6
 8009262:	4628      	mov	r0, r5
 8009264:	47b8      	blx	r7
 8009266:	3001      	adds	r0, #1
 8009268:	f43f af41 	beq.w	80090ee <_printf_float+0xbe>
 800926c:	f04f 0800 	mov.w	r8, #0
 8009270:	f104 091a 	add.w	r9, r4, #26
 8009274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009276:	3b01      	subs	r3, #1
 8009278:	4543      	cmp	r3, r8
 800927a:	dc09      	bgt.n	8009290 <_printf_float+0x260>
 800927c:	6823      	ldr	r3, [r4, #0]
 800927e:	079b      	lsls	r3, r3, #30
 8009280:	f100 8107 	bmi.w	8009492 <_printf_float+0x462>
 8009284:	68e0      	ldr	r0, [r4, #12]
 8009286:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009288:	4298      	cmp	r0, r3
 800928a:	bfb8      	it	lt
 800928c:	4618      	movlt	r0, r3
 800928e:	e730      	b.n	80090f2 <_printf_float+0xc2>
 8009290:	2301      	movs	r3, #1
 8009292:	464a      	mov	r2, r9
 8009294:	4631      	mov	r1, r6
 8009296:	4628      	mov	r0, r5
 8009298:	47b8      	blx	r7
 800929a:	3001      	adds	r0, #1
 800929c:	f43f af27 	beq.w	80090ee <_printf_float+0xbe>
 80092a0:	f108 0801 	add.w	r8, r8, #1
 80092a4:	e7e6      	b.n	8009274 <_printf_float+0x244>
 80092a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	dc39      	bgt.n	8009320 <_printf_float+0x2f0>
 80092ac:	4a1b      	ldr	r2, [pc, #108]	; (800931c <_printf_float+0x2ec>)
 80092ae:	2301      	movs	r3, #1
 80092b0:	4631      	mov	r1, r6
 80092b2:	4628      	mov	r0, r5
 80092b4:	47b8      	blx	r7
 80092b6:	3001      	adds	r0, #1
 80092b8:	f43f af19 	beq.w	80090ee <_printf_float+0xbe>
 80092bc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80092c0:	4313      	orrs	r3, r2
 80092c2:	d102      	bne.n	80092ca <_printf_float+0x29a>
 80092c4:	6823      	ldr	r3, [r4, #0]
 80092c6:	07d9      	lsls	r1, r3, #31
 80092c8:	d5d8      	bpl.n	800927c <_printf_float+0x24c>
 80092ca:	ee18 3a10 	vmov	r3, s16
 80092ce:	4652      	mov	r2, sl
 80092d0:	4631      	mov	r1, r6
 80092d2:	4628      	mov	r0, r5
 80092d4:	47b8      	blx	r7
 80092d6:	3001      	adds	r0, #1
 80092d8:	f43f af09 	beq.w	80090ee <_printf_float+0xbe>
 80092dc:	f04f 0900 	mov.w	r9, #0
 80092e0:	f104 0a1a 	add.w	sl, r4, #26
 80092e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092e6:	425b      	negs	r3, r3
 80092e8:	454b      	cmp	r3, r9
 80092ea:	dc01      	bgt.n	80092f0 <_printf_float+0x2c0>
 80092ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092ee:	e792      	b.n	8009216 <_printf_float+0x1e6>
 80092f0:	2301      	movs	r3, #1
 80092f2:	4652      	mov	r2, sl
 80092f4:	4631      	mov	r1, r6
 80092f6:	4628      	mov	r0, r5
 80092f8:	47b8      	blx	r7
 80092fa:	3001      	adds	r0, #1
 80092fc:	f43f aef7 	beq.w	80090ee <_printf_float+0xbe>
 8009300:	f109 0901 	add.w	r9, r9, #1
 8009304:	e7ee      	b.n	80092e4 <_printf_float+0x2b4>
 8009306:	bf00      	nop
 8009308:	7fefffff 	.word	0x7fefffff
 800930c:	0800be18 	.word	0x0800be18
 8009310:	0800be1c 	.word	0x0800be1c
 8009314:	0800be20 	.word	0x0800be20
 8009318:	0800be24 	.word	0x0800be24
 800931c:	0800be28 	.word	0x0800be28
 8009320:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009322:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009324:	429a      	cmp	r2, r3
 8009326:	bfa8      	it	ge
 8009328:	461a      	movge	r2, r3
 800932a:	2a00      	cmp	r2, #0
 800932c:	4691      	mov	r9, r2
 800932e:	dc37      	bgt.n	80093a0 <_printf_float+0x370>
 8009330:	f04f 0b00 	mov.w	fp, #0
 8009334:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009338:	f104 021a 	add.w	r2, r4, #26
 800933c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800933e:	9305      	str	r3, [sp, #20]
 8009340:	eba3 0309 	sub.w	r3, r3, r9
 8009344:	455b      	cmp	r3, fp
 8009346:	dc33      	bgt.n	80093b0 <_printf_float+0x380>
 8009348:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800934c:	429a      	cmp	r2, r3
 800934e:	db3b      	blt.n	80093c8 <_printf_float+0x398>
 8009350:	6823      	ldr	r3, [r4, #0]
 8009352:	07da      	lsls	r2, r3, #31
 8009354:	d438      	bmi.n	80093c8 <_printf_float+0x398>
 8009356:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800935a:	eba2 0903 	sub.w	r9, r2, r3
 800935e:	9b05      	ldr	r3, [sp, #20]
 8009360:	1ad2      	subs	r2, r2, r3
 8009362:	4591      	cmp	r9, r2
 8009364:	bfa8      	it	ge
 8009366:	4691      	movge	r9, r2
 8009368:	f1b9 0f00 	cmp.w	r9, #0
 800936c:	dc35      	bgt.n	80093da <_printf_float+0x3aa>
 800936e:	f04f 0800 	mov.w	r8, #0
 8009372:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009376:	f104 0a1a 	add.w	sl, r4, #26
 800937a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800937e:	1a9b      	subs	r3, r3, r2
 8009380:	eba3 0309 	sub.w	r3, r3, r9
 8009384:	4543      	cmp	r3, r8
 8009386:	f77f af79 	ble.w	800927c <_printf_float+0x24c>
 800938a:	2301      	movs	r3, #1
 800938c:	4652      	mov	r2, sl
 800938e:	4631      	mov	r1, r6
 8009390:	4628      	mov	r0, r5
 8009392:	47b8      	blx	r7
 8009394:	3001      	adds	r0, #1
 8009396:	f43f aeaa 	beq.w	80090ee <_printf_float+0xbe>
 800939a:	f108 0801 	add.w	r8, r8, #1
 800939e:	e7ec      	b.n	800937a <_printf_float+0x34a>
 80093a0:	4613      	mov	r3, r2
 80093a2:	4631      	mov	r1, r6
 80093a4:	4642      	mov	r2, r8
 80093a6:	4628      	mov	r0, r5
 80093a8:	47b8      	blx	r7
 80093aa:	3001      	adds	r0, #1
 80093ac:	d1c0      	bne.n	8009330 <_printf_float+0x300>
 80093ae:	e69e      	b.n	80090ee <_printf_float+0xbe>
 80093b0:	2301      	movs	r3, #1
 80093b2:	4631      	mov	r1, r6
 80093b4:	4628      	mov	r0, r5
 80093b6:	9205      	str	r2, [sp, #20]
 80093b8:	47b8      	blx	r7
 80093ba:	3001      	adds	r0, #1
 80093bc:	f43f ae97 	beq.w	80090ee <_printf_float+0xbe>
 80093c0:	9a05      	ldr	r2, [sp, #20]
 80093c2:	f10b 0b01 	add.w	fp, fp, #1
 80093c6:	e7b9      	b.n	800933c <_printf_float+0x30c>
 80093c8:	ee18 3a10 	vmov	r3, s16
 80093cc:	4652      	mov	r2, sl
 80093ce:	4631      	mov	r1, r6
 80093d0:	4628      	mov	r0, r5
 80093d2:	47b8      	blx	r7
 80093d4:	3001      	adds	r0, #1
 80093d6:	d1be      	bne.n	8009356 <_printf_float+0x326>
 80093d8:	e689      	b.n	80090ee <_printf_float+0xbe>
 80093da:	9a05      	ldr	r2, [sp, #20]
 80093dc:	464b      	mov	r3, r9
 80093de:	4442      	add	r2, r8
 80093e0:	4631      	mov	r1, r6
 80093e2:	4628      	mov	r0, r5
 80093e4:	47b8      	blx	r7
 80093e6:	3001      	adds	r0, #1
 80093e8:	d1c1      	bne.n	800936e <_printf_float+0x33e>
 80093ea:	e680      	b.n	80090ee <_printf_float+0xbe>
 80093ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093ee:	2a01      	cmp	r2, #1
 80093f0:	dc01      	bgt.n	80093f6 <_printf_float+0x3c6>
 80093f2:	07db      	lsls	r3, r3, #31
 80093f4:	d53a      	bpl.n	800946c <_printf_float+0x43c>
 80093f6:	2301      	movs	r3, #1
 80093f8:	4642      	mov	r2, r8
 80093fa:	4631      	mov	r1, r6
 80093fc:	4628      	mov	r0, r5
 80093fe:	47b8      	blx	r7
 8009400:	3001      	adds	r0, #1
 8009402:	f43f ae74 	beq.w	80090ee <_printf_float+0xbe>
 8009406:	ee18 3a10 	vmov	r3, s16
 800940a:	4652      	mov	r2, sl
 800940c:	4631      	mov	r1, r6
 800940e:	4628      	mov	r0, r5
 8009410:	47b8      	blx	r7
 8009412:	3001      	adds	r0, #1
 8009414:	f43f ae6b 	beq.w	80090ee <_printf_float+0xbe>
 8009418:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800941c:	2200      	movs	r2, #0
 800941e:	2300      	movs	r3, #0
 8009420:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009424:	f7f7 fb50 	bl	8000ac8 <__aeabi_dcmpeq>
 8009428:	b9d8      	cbnz	r0, 8009462 <_printf_float+0x432>
 800942a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800942e:	f108 0201 	add.w	r2, r8, #1
 8009432:	4631      	mov	r1, r6
 8009434:	4628      	mov	r0, r5
 8009436:	47b8      	blx	r7
 8009438:	3001      	adds	r0, #1
 800943a:	d10e      	bne.n	800945a <_printf_float+0x42a>
 800943c:	e657      	b.n	80090ee <_printf_float+0xbe>
 800943e:	2301      	movs	r3, #1
 8009440:	4652      	mov	r2, sl
 8009442:	4631      	mov	r1, r6
 8009444:	4628      	mov	r0, r5
 8009446:	47b8      	blx	r7
 8009448:	3001      	adds	r0, #1
 800944a:	f43f ae50 	beq.w	80090ee <_printf_float+0xbe>
 800944e:	f108 0801 	add.w	r8, r8, #1
 8009452:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009454:	3b01      	subs	r3, #1
 8009456:	4543      	cmp	r3, r8
 8009458:	dcf1      	bgt.n	800943e <_printf_float+0x40e>
 800945a:	464b      	mov	r3, r9
 800945c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009460:	e6da      	b.n	8009218 <_printf_float+0x1e8>
 8009462:	f04f 0800 	mov.w	r8, #0
 8009466:	f104 0a1a 	add.w	sl, r4, #26
 800946a:	e7f2      	b.n	8009452 <_printf_float+0x422>
 800946c:	2301      	movs	r3, #1
 800946e:	4642      	mov	r2, r8
 8009470:	e7df      	b.n	8009432 <_printf_float+0x402>
 8009472:	2301      	movs	r3, #1
 8009474:	464a      	mov	r2, r9
 8009476:	4631      	mov	r1, r6
 8009478:	4628      	mov	r0, r5
 800947a:	47b8      	blx	r7
 800947c:	3001      	adds	r0, #1
 800947e:	f43f ae36 	beq.w	80090ee <_printf_float+0xbe>
 8009482:	f108 0801 	add.w	r8, r8, #1
 8009486:	68e3      	ldr	r3, [r4, #12]
 8009488:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800948a:	1a5b      	subs	r3, r3, r1
 800948c:	4543      	cmp	r3, r8
 800948e:	dcf0      	bgt.n	8009472 <_printf_float+0x442>
 8009490:	e6f8      	b.n	8009284 <_printf_float+0x254>
 8009492:	f04f 0800 	mov.w	r8, #0
 8009496:	f104 0919 	add.w	r9, r4, #25
 800949a:	e7f4      	b.n	8009486 <_printf_float+0x456>

0800949c <_printf_common>:
 800949c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094a0:	4616      	mov	r6, r2
 80094a2:	4699      	mov	r9, r3
 80094a4:	688a      	ldr	r2, [r1, #8]
 80094a6:	690b      	ldr	r3, [r1, #16]
 80094a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80094ac:	4293      	cmp	r3, r2
 80094ae:	bfb8      	it	lt
 80094b0:	4613      	movlt	r3, r2
 80094b2:	6033      	str	r3, [r6, #0]
 80094b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80094b8:	4607      	mov	r7, r0
 80094ba:	460c      	mov	r4, r1
 80094bc:	b10a      	cbz	r2, 80094c2 <_printf_common+0x26>
 80094be:	3301      	adds	r3, #1
 80094c0:	6033      	str	r3, [r6, #0]
 80094c2:	6823      	ldr	r3, [r4, #0]
 80094c4:	0699      	lsls	r1, r3, #26
 80094c6:	bf42      	ittt	mi
 80094c8:	6833      	ldrmi	r3, [r6, #0]
 80094ca:	3302      	addmi	r3, #2
 80094cc:	6033      	strmi	r3, [r6, #0]
 80094ce:	6825      	ldr	r5, [r4, #0]
 80094d0:	f015 0506 	ands.w	r5, r5, #6
 80094d4:	d106      	bne.n	80094e4 <_printf_common+0x48>
 80094d6:	f104 0a19 	add.w	sl, r4, #25
 80094da:	68e3      	ldr	r3, [r4, #12]
 80094dc:	6832      	ldr	r2, [r6, #0]
 80094de:	1a9b      	subs	r3, r3, r2
 80094e0:	42ab      	cmp	r3, r5
 80094e2:	dc26      	bgt.n	8009532 <_printf_common+0x96>
 80094e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80094e8:	1e13      	subs	r3, r2, #0
 80094ea:	6822      	ldr	r2, [r4, #0]
 80094ec:	bf18      	it	ne
 80094ee:	2301      	movne	r3, #1
 80094f0:	0692      	lsls	r2, r2, #26
 80094f2:	d42b      	bmi.n	800954c <_printf_common+0xb0>
 80094f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094f8:	4649      	mov	r1, r9
 80094fa:	4638      	mov	r0, r7
 80094fc:	47c0      	blx	r8
 80094fe:	3001      	adds	r0, #1
 8009500:	d01e      	beq.n	8009540 <_printf_common+0xa4>
 8009502:	6823      	ldr	r3, [r4, #0]
 8009504:	6922      	ldr	r2, [r4, #16]
 8009506:	f003 0306 	and.w	r3, r3, #6
 800950a:	2b04      	cmp	r3, #4
 800950c:	bf02      	ittt	eq
 800950e:	68e5      	ldreq	r5, [r4, #12]
 8009510:	6833      	ldreq	r3, [r6, #0]
 8009512:	1aed      	subeq	r5, r5, r3
 8009514:	68a3      	ldr	r3, [r4, #8]
 8009516:	bf0c      	ite	eq
 8009518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800951c:	2500      	movne	r5, #0
 800951e:	4293      	cmp	r3, r2
 8009520:	bfc4      	itt	gt
 8009522:	1a9b      	subgt	r3, r3, r2
 8009524:	18ed      	addgt	r5, r5, r3
 8009526:	2600      	movs	r6, #0
 8009528:	341a      	adds	r4, #26
 800952a:	42b5      	cmp	r5, r6
 800952c:	d11a      	bne.n	8009564 <_printf_common+0xc8>
 800952e:	2000      	movs	r0, #0
 8009530:	e008      	b.n	8009544 <_printf_common+0xa8>
 8009532:	2301      	movs	r3, #1
 8009534:	4652      	mov	r2, sl
 8009536:	4649      	mov	r1, r9
 8009538:	4638      	mov	r0, r7
 800953a:	47c0      	blx	r8
 800953c:	3001      	adds	r0, #1
 800953e:	d103      	bne.n	8009548 <_printf_common+0xac>
 8009540:	f04f 30ff 	mov.w	r0, #4294967295
 8009544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009548:	3501      	adds	r5, #1
 800954a:	e7c6      	b.n	80094da <_printf_common+0x3e>
 800954c:	18e1      	adds	r1, r4, r3
 800954e:	1c5a      	adds	r2, r3, #1
 8009550:	2030      	movs	r0, #48	; 0x30
 8009552:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009556:	4422      	add	r2, r4
 8009558:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800955c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009560:	3302      	adds	r3, #2
 8009562:	e7c7      	b.n	80094f4 <_printf_common+0x58>
 8009564:	2301      	movs	r3, #1
 8009566:	4622      	mov	r2, r4
 8009568:	4649      	mov	r1, r9
 800956a:	4638      	mov	r0, r7
 800956c:	47c0      	blx	r8
 800956e:	3001      	adds	r0, #1
 8009570:	d0e6      	beq.n	8009540 <_printf_common+0xa4>
 8009572:	3601      	adds	r6, #1
 8009574:	e7d9      	b.n	800952a <_printf_common+0x8e>
	...

08009578 <_printf_i>:
 8009578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800957c:	7e0f      	ldrb	r7, [r1, #24]
 800957e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009580:	2f78      	cmp	r7, #120	; 0x78
 8009582:	4691      	mov	r9, r2
 8009584:	4680      	mov	r8, r0
 8009586:	460c      	mov	r4, r1
 8009588:	469a      	mov	sl, r3
 800958a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800958e:	d807      	bhi.n	80095a0 <_printf_i+0x28>
 8009590:	2f62      	cmp	r7, #98	; 0x62
 8009592:	d80a      	bhi.n	80095aa <_printf_i+0x32>
 8009594:	2f00      	cmp	r7, #0
 8009596:	f000 80d4 	beq.w	8009742 <_printf_i+0x1ca>
 800959a:	2f58      	cmp	r7, #88	; 0x58
 800959c:	f000 80c0 	beq.w	8009720 <_printf_i+0x1a8>
 80095a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80095a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80095a8:	e03a      	b.n	8009620 <_printf_i+0xa8>
 80095aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80095ae:	2b15      	cmp	r3, #21
 80095b0:	d8f6      	bhi.n	80095a0 <_printf_i+0x28>
 80095b2:	a101      	add	r1, pc, #4	; (adr r1, 80095b8 <_printf_i+0x40>)
 80095b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80095b8:	08009611 	.word	0x08009611
 80095bc:	08009625 	.word	0x08009625
 80095c0:	080095a1 	.word	0x080095a1
 80095c4:	080095a1 	.word	0x080095a1
 80095c8:	080095a1 	.word	0x080095a1
 80095cc:	080095a1 	.word	0x080095a1
 80095d0:	08009625 	.word	0x08009625
 80095d4:	080095a1 	.word	0x080095a1
 80095d8:	080095a1 	.word	0x080095a1
 80095dc:	080095a1 	.word	0x080095a1
 80095e0:	080095a1 	.word	0x080095a1
 80095e4:	08009729 	.word	0x08009729
 80095e8:	08009651 	.word	0x08009651
 80095ec:	080096e3 	.word	0x080096e3
 80095f0:	080095a1 	.word	0x080095a1
 80095f4:	080095a1 	.word	0x080095a1
 80095f8:	0800974b 	.word	0x0800974b
 80095fc:	080095a1 	.word	0x080095a1
 8009600:	08009651 	.word	0x08009651
 8009604:	080095a1 	.word	0x080095a1
 8009608:	080095a1 	.word	0x080095a1
 800960c:	080096eb 	.word	0x080096eb
 8009610:	682b      	ldr	r3, [r5, #0]
 8009612:	1d1a      	adds	r2, r3, #4
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	602a      	str	r2, [r5, #0]
 8009618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800961c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009620:	2301      	movs	r3, #1
 8009622:	e09f      	b.n	8009764 <_printf_i+0x1ec>
 8009624:	6820      	ldr	r0, [r4, #0]
 8009626:	682b      	ldr	r3, [r5, #0]
 8009628:	0607      	lsls	r7, r0, #24
 800962a:	f103 0104 	add.w	r1, r3, #4
 800962e:	6029      	str	r1, [r5, #0]
 8009630:	d501      	bpl.n	8009636 <_printf_i+0xbe>
 8009632:	681e      	ldr	r6, [r3, #0]
 8009634:	e003      	b.n	800963e <_printf_i+0xc6>
 8009636:	0646      	lsls	r6, r0, #25
 8009638:	d5fb      	bpl.n	8009632 <_printf_i+0xba>
 800963a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800963e:	2e00      	cmp	r6, #0
 8009640:	da03      	bge.n	800964a <_printf_i+0xd2>
 8009642:	232d      	movs	r3, #45	; 0x2d
 8009644:	4276      	negs	r6, r6
 8009646:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800964a:	485a      	ldr	r0, [pc, #360]	; (80097b4 <_printf_i+0x23c>)
 800964c:	230a      	movs	r3, #10
 800964e:	e012      	b.n	8009676 <_printf_i+0xfe>
 8009650:	682b      	ldr	r3, [r5, #0]
 8009652:	6820      	ldr	r0, [r4, #0]
 8009654:	1d19      	adds	r1, r3, #4
 8009656:	6029      	str	r1, [r5, #0]
 8009658:	0605      	lsls	r5, r0, #24
 800965a:	d501      	bpl.n	8009660 <_printf_i+0xe8>
 800965c:	681e      	ldr	r6, [r3, #0]
 800965e:	e002      	b.n	8009666 <_printf_i+0xee>
 8009660:	0641      	lsls	r1, r0, #25
 8009662:	d5fb      	bpl.n	800965c <_printf_i+0xe4>
 8009664:	881e      	ldrh	r6, [r3, #0]
 8009666:	4853      	ldr	r0, [pc, #332]	; (80097b4 <_printf_i+0x23c>)
 8009668:	2f6f      	cmp	r7, #111	; 0x6f
 800966a:	bf0c      	ite	eq
 800966c:	2308      	moveq	r3, #8
 800966e:	230a      	movne	r3, #10
 8009670:	2100      	movs	r1, #0
 8009672:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009676:	6865      	ldr	r5, [r4, #4]
 8009678:	60a5      	str	r5, [r4, #8]
 800967a:	2d00      	cmp	r5, #0
 800967c:	bfa2      	ittt	ge
 800967e:	6821      	ldrge	r1, [r4, #0]
 8009680:	f021 0104 	bicge.w	r1, r1, #4
 8009684:	6021      	strge	r1, [r4, #0]
 8009686:	b90e      	cbnz	r6, 800968c <_printf_i+0x114>
 8009688:	2d00      	cmp	r5, #0
 800968a:	d04b      	beq.n	8009724 <_printf_i+0x1ac>
 800968c:	4615      	mov	r5, r2
 800968e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009692:	fb03 6711 	mls	r7, r3, r1, r6
 8009696:	5dc7      	ldrb	r7, [r0, r7]
 8009698:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800969c:	4637      	mov	r7, r6
 800969e:	42bb      	cmp	r3, r7
 80096a0:	460e      	mov	r6, r1
 80096a2:	d9f4      	bls.n	800968e <_printf_i+0x116>
 80096a4:	2b08      	cmp	r3, #8
 80096a6:	d10b      	bne.n	80096c0 <_printf_i+0x148>
 80096a8:	6823      	ldr	r3, [r4, #0]
 80096aa:	07de      	lsls	r6, r3, #31
 80096ac:	d508      	bpl.n	80096c0 <_printf_i+0x148>
 80096ae:	6923      	ldr	r3, [r4, #16]
 80096b0:	6861      	ldr	r1, [r4, #4]
 80096b2:	4299      	cmp	r1, r3
 80096b4:	bfde      	ittt	le
 80096b6:	2330      	movle	r3, #48	; 0x30
 80096b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80096bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80096c0:	1b52      	subs	r2, r2, r5
 80096c2:	6122      	str	r2, [r4, #16]
 80096c4:	f8cd a000 	str.w	sl, [sp]
 80096c8:	464b      	mov	r3, r9
 80096ca:	aa03      	add	r2, sp, #12
 80096cc:	4621      	mov	r1, r4
 80096ce:	4640      	mov	r0, r8
 80096d0:	f7ff fee4 	bl	800949c <_printf_common>
 80096d4:	3001      	adds	r0, #1
 80096d6:	d14a      	bne.n	800976e <_printf_i+0x1f6>
 80096d8:	f04f 30ff 	mov.w	r0, #4294967295
 80096dc:	b004      	add	sp, #16
 80096de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096e2:	6823      	ldr	r3, [r4, #0]
 80096e4:	f043 0320 	orr.w	r3, r3, #32
 80096e8:	6023      	str	r3, [r4, #0]
 80096ea:	4833      	ldr	r0, [pc, #204]	; (80097b8 <_printf_i+0x240>)
 80096ec:	2778      	movs	r7, #120	; 0x78
 80096ee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80096f2:	6823      	ldr	r3, [r4, #0]
 80096f4:	6829      	ldr	r1, [r5, #0]
 80096f6:	061f      	lsls	r7, r3, #24
 80096f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80096fc:	d402      	bmi.n	8009704 <_printf_i+0x18c>
 80096fe:	065f      	lsls	r7, r3, #25
 8009700:	bf48      	it	mi
 8009702:	b2b6      	uxthmi	r6, r6
 8009704:	07df      	lsls	r7, r3, #31
 8009706:	bf48      	it	mi
 8009708:	f043 0320 	orrmi.w	r3, r3, #32
 800970c:	6029      	str	r1, [r5, #0]
 800970e:	bf48      	it	mi
 8009710:	6023      	strmi	r3, [r4, #0]
 8009712:	b91e      	cbnz	r6, 800971c <_printf_i+0x1a4>
 8009714:	6823      	ldr	r3, [r4, #0]
 8009716:	f023 0320 	bic.w	r3, r3, #32
 800971a:	6023      	str	r3, [r4, #0]
 800971c:	2310      	movs	r3, #16
 800971e:	e7a7      	b.n	8009670 <_printf_i+0xf8>
 8009720:	4824      	ldr	r0, [pc, #144]	; (80097b4 <_printf_i+0x23c>)
 8009722:	e7e4      	b.n	80096ee <_printf_i+0x176>
 8009724:	4615      	mov	r5, r2
 8009726:	e7bd      	b.n	80096a4 <_printf_i+0x12c>
 8009728:	682b      	ldr	r3, [r5, #0]
 800972a:	6826      	ldr	r6, [r4, #0]
 800972c:	6961      	ldr	r1, [r4, #20]
 800972e:	1d18      	adds	r0, r3, #4
 8009730:	6028      	str	r0, [r5, #0]
 8009732:	0635      	lsls	r5, r6, #24
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	d501      	bpl.n	800973c <_printf_i+0x1c4>
 8009738:	6019      	str	r1, [r3, #0]
 800973a:	e002      	b.n	8009742 <_printf_i+0x1ca>
 800973c:	0670      	lsls	r0, r6, #25
 800973e:	d5fb      	bpl.n	8009738 <_printf_i+0x1c0>
 8009740:	8019      	strh	r1, [r3, #0]
 8009742:	2300      	movs	r3, #0
 8009744:	6123      	str	r3, [r4, #16]
 8009746:	4615      	mov	r5, r2
 8009748:	e7bc      	b.n	80096c4 <_printf_i+0x14c>
 800974a:	682b      	ldr	r3, [r5, #0]
 800974c:	1d1a      	adds	r2, r3, #4
 800974e:	602a      	str	r2, [r5, #0]
 8009750:	681d      	ldr	r5, [r3, #0]
 8009752:	6862      	ldr	r2, [r4, #4]
 8009754:	2100      	movs	r1, #0
 8009756:	4628      	mov	r0, r5
 8009758:	f7f6 fd3a 	bl	80001d0 <memchr>
 800975c:	b108      	cbz	r0, 8009762 <_printf_i+0x1ea>
 800975e:	1b40      	subs	r0, r0, r5
 8009760:	6060      	str	r0, [r4, #4]
 8009762:	6863      	ldr	r3, [r4, #4]
 8009764:	6123      	str	r3, [r4, #16]
 8009766:	2300      	movs	r3, #0
 8009768:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800976c:	e7aa      	b.n	80096c4 <_printf_i+0x14c>
 800976e:	6923      	ldr	r3, [r4, #16]
 8009770:	462a      	mov	r2, r5
 8009772:	4649      	mov	r1, r9
 8009774:	4640      	mov	r0, r8
 8009776:	47d0      	blx	sl
 8009778:	3001      	adds	r0, #1
 800977a:	d0ad      	beq.n	80096d8 <_printf_i+0x160>
 800977c:	6823      	ldr	r3, [r4, #0]
 800977e:	079b      	lsls	r3, r3, #30
 8009780:	d413      	bmi.n	80097aa <_printf_i+0x232>
 8009782:	68e0      	ldr	r0, [r4, #12]
 8009784:	9b03      	ldr	r3, [sp, #12]
 8009786:	4298      	cmp	r0, r3
 8009788:	bfb8      	it	lt
 800978a:	4618      	movlt	r0, r3
 800978c:	e7a6      	b.n	80096dc <_printf_i+0x164>
 800978e:	2301      	movs	r3, #1
 8009790:	4632      	mov	r2, r6
 8009792:	4649      	mov	r1, r9
 8009794:	4640      	mov	r0, r8
 8009796:	47d0      	blx	sl
 8009798:	3001      	adds	r0, #1
 800979a:	d09d      	beq.n	80096d8 <_printf_i+0x160>
 800979c:	3501      	adds	r5, #1
 800979e:	68e3      	ldr	r3, [r4, #12]
 80097a0:	9903      	ldr	r1, [sp, #12]
 80097a2:	1a5b      	subs	r3, r3, r1
 80097a4:	42ab      	cmp	r3, r5
 80097a6:	dcf2      	bgt.n	800978e <_printf_i+0x216>
 80097a8:	e7eb      	b.n	8009782 <_printf_i+0x20a>
 80097aa:	2500      	movs	r5, #0
 80097ac:	f104 0619 	add.w	r6, r4, #25
 80097b0:	e7f5      	b.n	800979e <_printf_i+0x226>
 80097b2:	bf00      	nop
 80097b4:	0800be2a 	.word	0x0800be2a
 80097b8:	0800be3b 	.word	0x0800be3b

080097bc <std>:
 80097bc:	2300      	movs	r3, #0
 80097be:	b510      	push	{r4, lr}
 80097c0:	4604      	mov	r4, r0
 80097c2:	e9c0 3300 	strd	r3, r3, [r0]
 80097c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80097ca:	6083      	str	r3, [r0, #8]
 80097cc:	8181      	strh	r1, [r0, #12]
 80097ce:	6643      	str	r3, [r0, #100]	; 0x64
 80097d0:	81c2      	strh	r2, [r0, #14]
 80097d2:	6183      	str	r3, [r0, #24]
 80097d4:	4619      	mov	r1, r3
 80097d6:	2208      	movs	r2, #8
 80097d8:	305c      	adds	r0, #92	; 0x5c
 80097da:	f000 f92d 	bl	8009a38 <memset>
 80097de:	4b0d      	ldr	r3, [pc, #52]	; (8009814 <std+0x58>)
 80097e0:	6263      	str	r3, [r4, #36]	; 0x24
 80097e2:	4b0d      	ldr	r3, [pc, #52]	; (8009818 <std+0x5c>)
 80097e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80097e6:	4b0d      	ldr	r3, [pc, #52]	; (800981c <std+0x60>)
 80097e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80097ea:	4b0d      	ldr	r3, [pc, #52]	; (8009820 <std+0x64>)
 80097ec:	6323      	str	r3, [r4, #48]	; 0x30
 80097ee:	4b0d      	ldr	r3, [pc, #52]	; (8009824 <std+0x68>)
 80097f0:	6224      	str	r4, [r4, #32]
 80097f2:	429c      	cmp	r4, r3
 80097f4:	d006      	beq.n	8009804 <std+0x48>
 80097f6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80097fa:	4294      	cmp	r4, r2
 80097fc:	d002      	beq.n	8009804 <std+0x48>
 80097fe:	33d0      	adds	r3, #208	; 0xd0
 8009800:	429c      	cmp	r4, r3
 8009802:	d105      	bne.n	8009810 <std+0x54>
 8009804:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800980c:	f000 b990 	b.w	8009b30 <__retarget_lock_init_recursive>
 8009810:	bd10      	pop	{r4, pc}
 8009812:	bf00      	nop
 8009814:	08009941 	.word	0x08009941
 8009818:	08009963 	.word	0x08009963
 800981c:	0800999b 	.word	0x0800999b
 8009820:	080099bf 	.word	0x080099bf
 8009824:	20000608 	.word	0x20000608

08009828 <stdio_exit_handler>:
 8009828:	4a02      	ldr	r2, [pc, #8]	; (8009834 <stdio_exit_handler+0xc>)
 800982a:	4903      	ldr	r1, [pc, #12]	; (8009838 <stdio_exit_handler+0x10>)
 800982c:	4803      	ldr	r0, [pc, #12]	; (800983c <stdio_exit_handler+0x14>)
 800982e:	f000 b869 	b.w	8009904 <_fwalk_sglue>
 8009832:	bf00      	nop
 8009834:	2000002c 	.word	0x2000002c
 8009838:	0800b4e1 	.word	0x0800b4e1
 800983c:	20000038 	.word	0x20000038

08009840 <cleanup_stdio>:
 8009840:	6841      	ldr	r1, [r0, #4]
 8009842:	4b0c      	ldr	r3, [pc, #48]	; (8009874 <cleanup_stdio+0x34>)
 8009844:	4299      	cmp	r1, r3
 8009846:	b510      	push	{r4, lr}
 8009848:	4604      	mov	r4, r0
 800984a:	d001      	beq.n	8009850 <cleanup_stdio+0x10>
 800984c:	f001 fe48 	bl	800b4e0 <_fflush_r>
 8009850:	68a1      	ldr	r1, [r4, #8]
 8009852:	4b09      	ldr	r3, [pc, #36]	; (8009878 <cleanup_stdio+0x38>)
 8009854:	4299      	cmp	r1, r3
 8009856:	d002      	beq.n	800985e <cleanup_stdio+0x1e>
 8009858:	4620      	mov	r0, r4
 800985a:	f001 fe41 	bl	800b4e0 <_fflush_r>
 800985e:	68e1      	ldr	r1, [r4, #12]
 8009860:	4b06      	ldr	r3, [pc, #24]	; (800987c <cleanup_stdio+0x3c>)
 8009862:	4299      	cmp	r1, r3
 8009864:	d004      	beq.n	8009870 <cleanup_stdio+0x30>
 8009866:	4620      	mov	r0, r4
 8009868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800986c:	f001 be38 	b.w	800b4e0 <_fflush_r>
 8009870:	bd10      	pop	{r4, pc}
 8009872:	bf00      	nop
 8009874:	20000608 	.word	0x20000608
 8009878:	20000670 	.word	0x20000670
 800987c:	200006d8 	.word	0x200006d8

08009880 <global_stdio_init.part.0>:
 8009880:	b510      	push	{r4, lr}
 8009882:	4b0b      	ldr	r3, [pc, #44]	; (80098b0 <global_stdio_init.part.0+0x30>)
 8009884:	4c0b      	ldr	r4, [pc, #44]	; (80098b4 <global_stdio_init.part.0+0x34>)
 8009886:	4a0c      	ldr	r2, [pc, #48]	; (80098b8 <global_stdio_init.part.0+0x38>)
 8009888:	601a      	str	r2, [r3, #0]
 800988a:	4620      	mov	r0, r4
 800988c:	2200      	movs	r2, #0
 800988e:	2104      	movs	r1, #4
 8009890:	f7ff ff94 	bl	80097bc <std>
 8009894:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009898:	2201      	movs	r2, #1
 800989a:	2109      	movs	r1, #9
 800989c:	f7ff ff8e 	bl	80097bc <std>
 80098a0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80098a4:	2202      	movs	r2, #2
 80098a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098aa:	2112      	movs	r1, #18
 80098ac:	f7ff bf86 	b.w	80097bc <std>
 80098b0:	20000740 	.word	0x20000740
 80098b4:	20000608 	.word	0x20000608
 80098b8:	08009829 	.word	0x08009829

080098bc <__sfp_lock_acquire>:
 80098bc:	4801      	ldr	r0, [pc, #4]	; (80098c4 <__sfp_lock_acquire+0x8>)
 80098be:	f000 b938 	b.w	8009b32 <__retarget_lock_acquire_recursive>
 80098c2:	bf00      	nop
 80098c4:	20000749 	.word	0x20000749

080098c8 <__sfp_lock_release>:
 80098c8:	4801      	ldr	r0, [pc, #4]	; (80098d0 <__sfp_lock_release+0x8>)
 80098ca:	f000 b933 	b.w	8009b34 <__retarget_lock_release_recursive>
 80098ce:	bf00      	nop
 80098d0:	20000749 	.word	0x20000749

080098d4 <__sinit>:
 80098d4:	b510      	push	{r4, lr}
 80098d6:	4604      	mov	r4, r0
 80098d8:	f7ff fff0 	bl	80098bc <__sfp_lock_acquire>
 80098dc:	6a23      	ldr	r3, [r4, #32]
 80098de:	b11b      	cbz	r3, 80098e8 <__sinit+0x14>
 80098e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098e4:	f7ff bff0 	b.w	80098c8 <__sfp_lock_release>
 80098e8:	4b04      	ldr	r3, [pc, #16]	; (80098fc <__sinit+0x28>)
 80098ea:	6223      	str	r3, [r4, #32]
 80098ec:	4b04      	ldr	r3, [pc, #16]	; (8009900 <__sinit+0x2c>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d1f5      	bne.n	80098e0 <__sinit+0xc>
 80098f4:	f7ff ffc4 	bl	8009880 <global_stdio_init.part.0>
 80098f8:	e7f2      	b.n	80098e0 <__sinit+0xc>
 80098fa:	bf00      	nop
 80098fc:	08009841 	.word	0x08009841
 8009900:	20000740 	.word	0x20000740

08009904 <_fwalk_sglue>:
 8009904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009908:	4607      	mov	r7, r0
 800990a:	4688      	mov	r8, r1
 800990c:	4614      	mov	r4, r2
 800990e:	2600      	movs	r6, #0
 8009910:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009914:	f1b9 0901 	subs.w	r9, r9, #1
 8009918:	d505      	bpl.n	8009926 <_fwalk_sglue+0x22>
 800991a:	6824      	ldr	r4, [r4, #0]
 800991c:	2c00      	cmp	r4, #0
 800991e:	d1f7      	bne.n	8009910 <_fwalk_sglue+0xc>
 8009920:	4630      	mov	r0, r6
 8009922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009926:	89ab      	ldrh	r3, [r5, #12]
 8009928:	2b01      	cmp	r3, #1
 800992a:	d907      	bls.n	800993c <_fwalk_sglue+0x38>
 800992c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009930:	3301      	adds	r3, #1
 8009932:	d003      	beq.n	800993c <_fwalk_sglue+0x38>
 8009934:	4629      	mov	r1, r5
 8009936:	4638      	mov	r0, r7
 8009938:	47c0      	blx	r8
 800993a:	4306      	orrs	r6, r0
 800993c:	3568      	adds	r5, #104	; 0x68
 800993e:	e7e9      	b.n	8009914 <_fwalk_sglue+0x10>

08009940 <__sread>:
 8009940:	b510      	push	{r4, lr}
 8009942:	460c      	mov	r4, r1
 8009944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009948:	f000 f8a4 	bl	8009a94 <_read_r>
 800994c:	2800      	cmp	r0, #0
 800994e:	bfab      	itete	ge
 8009950:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009952:	89a3      	ldrhlt	r3, [r4, #12]
 8009954:	181b      	addge	r3, r3, r0
 8009956:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800995a:	bfac      	ite	ge
 800995c:	6563      	strge	r3, [r4, #84]	; 0x54
 800995e:	81a3      	strhlt	r3, [r4, #12]
 8009960:	bd10      	pop	{r4, pc}

08009962 <__swrite>:
 8009962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009966:	461f      	mov	r7, r3
 8009968:	898b      	ldrh	r3, [r1, #12]
 800996a:	05db      	lsls	r3, r3, #23
 800996c:	4605      	mov	r5, r0
 800996e:	460c      	mov	r4, r1
 8009970:	4616      	mov	r6, r2
 8009972:	d505      	bpl.n	8009980 <__swrite+0x1e>
 8009974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009978:	2302      	movs	r3, #2
 800997a:	2200      	movs	r2, #0
 800997c:	f000 f878 	bl	8009a70 <_lseek_r>
 8009980:	89a3      	ldrh	r3, [r4, #12]
 8009982:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009986:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800998a:	81a3      	strh	r3, [r4, #12]
 800998c:	4632      	mov	r2, r6
 800998e:	463b      	mov	r3, r7
 8009990:	4628      	mov	r0, r5
 8009992:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009996:	f000 b88f 	b.w	8009ab8 <_write_r>

0800999a <__sseek>:
 800999a:	b510      	push	{r4, lr}
 800999c:	460c      	mov	r4, r1
 800999e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099a2:	f000 f865 	bl	8009a70 <_lseek_r>
 80099a6:	1c43      	adds	r3, r0, #1
 80099a8:	89a3      	ldrh	r3, [r4, #12]
 80099aa:	bf15      	itete	ne
 80099ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80099ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80099b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80099b6:	81a3      	strheq	r3, [r4, #12]
 80099b8:	bf18      	it	ne
 80099ba:	81a3      	strhne	r3, [r4, #12]
 80099bc:	bd10      	pop	{r4, pc}

080099be <__sclose>:
 80099be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099c2:	f000 b845 	b.w	8009a50 <_close_r>

080099c6 <_vsniprintf_r>:
 80099c6:	b530      	push	{r4, r5, lr}
 80099c8:	4614      	mov	r4, r2
 80099ca:	2c00      	cmp	r4, #0
 80099cc:	b09b      	sub	sp, #108	; 0x6c
 80099ce:	4605      	mov	r5, r0
 80099d0:	461a      	mov	r2, r3
 80099d2:	da05      	bge.n	80099e0 <_vsniprintf_r+0x1a>
 80099d4:	238b      	movs	r3, #139	; 0x8b
 80099d6:	6003      	str	r3, [r0, #0]
 80099d8:	f04f 30ff 	mov.w	r0, #4294967295
 80099dc:	b01b      	add	sp, #108	; 0x6c
 80099de:	bd30      	pop	{r4, r5, pc}
 80099e0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80099e4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80099e8:	bf14      	ite	ne
 80099ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 80099ee:	4623      	moveq	r3, r4
 80099f0:	9302      	str	r3, [sp, #8]
 80099f2:	9305      	str	r3, [sp, #20]
 80099f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80099f8:	9100      	str	r1, [sp, #0]
 80099fa:	9104      	str	r1, [sp, #16]
 80099fc:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009a00:	4669      	mov	r1, sp
 8009a02:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009a04:	f001 fbe8 	bl	800b1d8 <_svfiprintf_r>
 8009a08:	1c43      	adds	r3, r0, #1
 8009a0a:	bfbc      	itt	lt
 8009a0c:	238b      	movlt	r3, #139	; 0x8b
 8009a0e:	602b      	strlt	r3, [r5, #0]
 8009a10:	2c00      	cmp	r4, #0
 8009a12:	d0e3      	beq.n	80099dc <_vsniprintf_r+0x16>
 8009a14:	9b00      	ldr	r3, [sp, #0]
 8009a16:	2200      	movs	r2, #0
 8009a18:	701a      	strb	r2, [r3, #0]
 8009a1a:	e7df      	b.n	80099dc <_vsniprintf_r+0x16>

08009a1c <vsniprintf>:
 8009a1c:	b507      	push	{r0, r1, r2, lr}
 8009a1e:	9300      	str	r3, [sp, #0]
 8009a20:	4613      	mov	r3, r2
 8009a22:	460a      	mov	r2, r1
 8009a24:	4601      	mov	r1, r0
 8009a26:	4803      	ldr	r0, [pc, #12]	; (8009a34 <vsniprintf+0x18>)
 8009a28:	6800      	ldr	r0, [r0, #0]
 8009a2a:	f7ff ffcc 	bl	80099c6 <_vsniprintf_r>
 8009a2e:	b003      	add	sp, #12
 8009a30:	f85d fb04 	ldr.w	pc, [sp], #4
 8009a34:	20000084 	.word	0x20000084

08009a38 <memset>:
 8009a38:	4402      	add	r2, r0
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d100      	bne.n	8009a42 <memset+0xa>
 8009a40:	4770      	bx	lr
 8009a42:	f803 1b01 	strb.w	r1, [r3], #1
 8009a46:	e7f9      	b.n	8009a3c <memset+0x4>

08009a48 <_localeconv_r>:
 8009a48:	4800      	ldr	r0, [pc, #0]	; (8009a4c <_localeconv_r+0x4>)
 8009a4a:	4770      	bx	lr
 8009a4c:	20000178 	.word	0x20000178

08009a50 <_close_r>:
 8009a50:	b538      	push	{r3, r4, r5, lr}
 8009a52:	4d06      	ldr	r5, [pc, #24]	; (8009a6c <_close_r+0x1c>)
 8009a54:	2300      	movs	r3, #0
 8009a56:	4604      	mov	r4, r0
 8009a58:	4608      	mov	r0, r1
 8009a5a:	602b      	str	r3, [r5, #0]
 8009a5c:	f7f8 f88f 	bl	8001b7e <_close>
 8009a60:	1c43      	adds	r3, r0, #1
 8009a62:	d102      	bne.n	8009a6a <_close_r+0x1a>
 8009a64:	682b      	ldr	r3, [r5, #0]
 8009a66:	b103      	cbz	r3, 8009a6a <_close_r+0x1a>
 8009a68:	6023      	str	r3, [r4, #0]
 8009a6a:	bd38      	pop	{r3, r4, r5, pc}
 8009a6c:	20000744 	.word	0x20000744

08009a70 <_lseek_r>:
 8009a70:	b538      	push	{r3, r4, r5, lr}
 8009a72:	4d07      	ldr	r5, [pc, #28]	; (8009a90 <_lseek_r+0x20>)
 8009a74:	4604      	mov	r4, r0
 8009a76:	4608      	mov	r0, r1
 8009a78:	4611      	mov	r1, r2
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	602a      	str	r2, [r5, #0]
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f7f8 f8a4 	bl	8001bcc <_lseek>
 8009a84:	1c43      	adds	r3, r0, #1
 8009a86:	d102      	bne.n	8009a8e <_lseek_r+0x1e>
 8009a88:	682b      	ldr	r3, [r5, #0]
 8009a8a:	b103      	cbz	r3, 8009a8e <_lseek_r+0x1e>
 8009a8c:	6023      	str	r3, [r4, #0]
 8009a8e:	bd38      	pop	{r3, r4, r5, pc}
 8009a90:	20000744 	.word	0x20000744

08009a94 <_read_r>:
 8009a94:	b538      	push	{r3, r4, r5, lr}
 8009a96:	4d07      	ldr	r5, [pc, #28]	; (8009ab4 <_read_r+0x20>)
 8009a98:	4604      	mov	r4, r0
 8009a9a:	4608      	mov	r0, r1
 8009a9c:	4611      	mov	r1, r2
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	602a      	str	r2, [r5, #0]
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	f7f8 f832 	bl	8001b0c <_read>
 8009aa8:	1c43      	adds	r3, r0, #1
 8009aaa:	d102      	bne.n	8009ab2 <_read_r+0x1e>
 8009aac:	682b      	ldr	r3, [r5, #0]
 8009aae:	b103      	cbz	r3, 8009ab2 <_read_r+0x1e>
 8009ab0:	6023      	str	r3, [r4, #0]
 8009ab2:	bd38      	pop	{r3, r4, r5, pc}
 8009ab4:	20000744 	.word	0x20000744

08009ab8 <_write_r>:
 8009ab8:	b538      	push	{r3, r4, r5, lr}
 8009aba:	4d07      	ldr	r5, [pc, #28]	; (8009ad8 <_write_r+0x20>)
 8009abc:	4604      	mov	r4, r0
 8009abe:	4608      	mov	r0, r1
 8009ac0:	4611      	mov	r1, r2
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	602a      	str	r2, [r5, #0]
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	f7f8 f83d 	bl	8001b46 <_write>
 8009acc:	1c43      	adds	r3, r0, #1
 8009ace:	d102      	bne.n	8009ad6 <_write_r+0x1e>
 8009ad0:	682b      	ldr	r3, [r5, #0]
 8009ad2:	b103      	cbz	r3, 8009ad6 <_write_r+0x1e>
 8009ad4:	6023      	str	r3, [r4, #0]
 8009ad6:	bd38      	pop	{r3, r4, r5, pc}
 8009ad8:	20000744 	.word	0x20000744

08009adc <__errno>:
 8009adc:	4b01      	ldr	r3, [pc, #4]	; (8009ae4 <__errno+0x8>)
 8009ade:	6818      	ldr	r0, [r3, #0]
 8009ae0:	4770      	bx	lr
 8009ae2:	bf00      	nop
 8009ae4:	20000084 	.word	0x20000084

08009ae8 <__libc_init_array>:
 8009ae8:	b570      	push	{r4, r5, r6, lr}
 8009aea:	4d0d      	ldr	r5, [pc, #52]	; (8009b20 <__libc_init_array+0x38>)
 8009aec:	4c0d      	ldr	r4, [pc, #52]	; (8009b24 <__libc_init_array+0x3c>)
 8009aee:	1b64      	subs	r4, r4, r5
 8009af0:	10a4      	asrs	r4, r4, #2
 8009af2:	2600      	movs	r6, #0
 8009af4:	42a6      	cmp	r6, r4
 8009af6:	d109      	bne.n	8009b0c <__libc_init_array+0x24>
 8009af8:	4d0b      	ldr	r5, [pc, #44]	; (8009b28 <__libc_init_array+0x40>)
 8009afa:	4c0c      	ldr	r4, [pc, #48]	; (8009b2c <__libc_init_array+0x44>)
 8009afc:	f002 f894 	bl	800bc28 <_init>
 8009b00:	1b64      	subs	r4, r4, r5
 8009b02:	10a4      	asrs	r4, r4, #2
 8009b04:	2600      	movs	r6, #0
 8009b06:	42a6      	cmp	r6, r4
 8009b08:	d105      	bne.n	8009b16 <__libc_init_array+0x2e>
 8009b0a:	bd70      	pop	{r4, r5, r6, pc}
 8009b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b10:	4798      	blx	r3
 8009b12:	3601      	adds	r6, #1
 8009b14:	e7ee      	b.n	8009af4 <__libc_init_array+0xc>
 8009b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b1a:	4798      	blx	r3
 8009b1c:	3601      	adds	r6, #1
 8009b1e:	e7f2      	b.n	8009b06 <__libc_init_array+0x1e>
 8009b20:	0800c194 	.word	0x0800c194
 8009b24:	0800c194 	.word	0x0800c194
 8009b28:	0800c194 	.word	0x0800c194
 8009b2c:	0800c198 	.word	0x0800c198

08009b30 <__retarget_lock_init_recursive>:
 8009b30:	4770      	bx	lr

08009b32 <__retarget_lock_acquire_recursive>:
 8009b32:	4770      	bx	lr

08009b34 <__retarget_lock_release_recursive>:
 8009b34:	4770      	bx	lr

08009b36 <quorem>:
 8009b36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b3a:	6903      	ldr	r3, [r0, #16]
 8009b3c:	690c      	ldr	r4, [r1, #16]
 8009b3e:	42a3      	cmp	r3, r4
 8009b40:	4607      	mov	r7, r0
 8009b42:	db7e      	blt.n	8009c42 <quorem+0x10c>
 8009b44:	3c01      	subs	r4, #1
 8009b46:	f101 0814 	add.w	r8, r1, #20
 8009b4a:	f100 0514 	add.w	r5, r0, #20
 8009b4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b52:	9301      	str	r3, [sp, #4]
 8009b54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009b58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	429a      	cmp	r2, r3
 8009b60:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009b64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b68:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b6c:	d331      	bcc.n	8009bd2 <quorem+0x9c>
 8009b6e:	f04f 0e00 	mov.w	lr, #0
 8009b72:	4640      	mov	r0, r8
 8009b74:	46ac      	mov	ip, r5
 8009b76:	46f2      	mov	sl, lr
 8009b78:	f850 2b04 	ldr.w	r2, [r0], #4
 8009b7c:	b293      	uxth	r3, r2
 8009b7e:	fb06 e303 	mla	r3, r6, r3, lr
 8009b82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009b86:	0c1a      	lsrs	r2, r3, #16
 8009b88:	b29b      	uxth	r3, r3
 8009b8a:	ebaa 0303 	sub.w	r3, sl, r3
 8009b8e:	f8dc a000 	ldr.w	sl, [ip]
 8009b92:	fa13 f38a 	uxtah	r3, r3, sl
 8009b96:	fb06 220e 	mla	r2, r6, lr, r2
 8009b9a:	9300      	str	r3, [sp, #0]
 8009b9c:	9b00      	ldr	r3, [sp, #0]
 8009b9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009ba2:	b292      	uxth	r2, r2
 8009ba4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009ba8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009bac:	f8bd 3000 	ldrh.w	r3, [sp]
 8009bb0:	4581      	cmp	r9, r0
 8009bb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bb6:	f84c 3b04 	str.w	r3, [ip], #4
 8009bba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009bbe:	d2db      	bcs.n	8009b78 <quorem+0x42>
 8009bc0:	f855 300b 	ldr.w	r3, [r5, fp]
 8009bc4:	b92b      	cbnz	r3, 8009bd2 <quorem+0x9c>
 8009bc6:	9b01      	ldr	r3, [sp, #4]
 8009bc8:	3b04      	subs	r3, #4
 8009bca:	429d      	cmp	r5, r3
 8009bcc:	461a      	mov	r2, r3
 8009bce:	d32c      	bcc.n	8009c2a <quorem+0xf4>
 8009bd0:	613c      	str	r4, [r7, #16]
 8009bd2:	4638      	mov	r0, r7
 8009bd4:	f001 f9a6 	bl	800af24 <__mcmp>
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	db22      	blt.n	8009c22 <quorem+0xec>
 8009bdc:	3601      	adds	r6, #1
 8009bde:	4629      	mov	r1, r5
 8009be0:	2000      	movs	r0, #0
 8009be2:	f858 2b04 	ldr.w	r2, [r8], #4
 8009be6:	f8d1 c000 	ldr.w	ip, [r1]
 8009bea:	b293      	uxth	r3, r2
 8009bec:	1ac3      	subs	r3, r0, r3
 8009bee:	0c12      	lsrs	r2, r2, #16
 8009bf0:	fa13 f38c 	uxtah	r3, r3, ip
 8009bf4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009bf8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c02:	45c1      	cmp	r9, r8
 8009c04:	f841 3b04 	str.w	r3, [r1], #4
 8009c08:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009c0c:	d2e9      	bcs.n	8009be2 <quorem+0xac>
 8009c0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c16:	b922      	cbnz	r2, 8009c22 <quorem+0xec>
 8009c18:	3b04      	subs	r3, #4
 8009c1a:	429d      	cmp	r5, r3
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	d30a      	bcc.n	8009c36 <quorem+0x100>
 8009c20:	613c      	str	r4, [r7, #16]
 8009c22:	4630      	mov	r0, r6
 8009c24:	b003      	add	sp, #12
 8009c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c2a:	6812      	ldr	r2, [r2, #0]
 8009c2c:	3b04      	subs	r3, #4
 8009c2e:	2a00      	cmp	r2, #0
 8009c30:	d1ce      	bne.n	8009bd0 <quorem+0x9a>
 8009c32:	3c01      	subs	r4, #1
 8009c34:	e7c9      	b.n	8009bca <quorem+0x94>
 8009c36:	6812      	ldr	r2, [r2, #0]
 8009c38:	3b04      	subs	r3, #4
 8009c3a:	2a00      	cmp	r2, #0
 8009c3c:	d1f0      	bne.n	8009c20 <quorem+0xea>
 8009c3e:	3c01      	subs	r4, #1
 8009c40:	e7eb      	b.n	8009c1a <quorem+0xe4>
 8009c42:	2000      	movs	r0, #0
 8009c44:	e7ee      	b.n	8009c24 <quorem+0xee>
	...

08009c48 <_dtoa_r>:
 8009c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c4c:	ed2d 8b04 	vpush	{d8-d9}
 8009c50:	69c5      	ldr	r5, [r0, #28]
 8009c52:	b093      	sub	sp, #76	; 0x4c
 8009c54:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009c58:	ec57 6b10 	vmov	r6, r7, d0
 8009c5c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009c60:	9107      	str	r1, [sp, #28]
 8009c62:	4604      	mov	r4, r0
 8009c64:	920a      	str	r2, [sp, #40]	; 0x28
 8009c66:	930d      	str	r3, [sp, #52]	; 0x34
 8009c68:	b975      	cbnz	r5, 8009c88 <_dtoa_r+0x40>
 8009c6a:	2010      	movs	r0, #16
 8009c6c:	f000 fe2a 	bl	800a8c4 <malloc>
 8009c70:	4602      	mov	r2, r0
 8009c72:	61e0      	str	r0, [r4, #28]
 8009c74:	b920      	cbnz	r0, 8009c80 <_dtoa_r+0x38>
 8009c76:	4bae      	ldr	r3, [pc, #696]	; (8009f30 <_dtoa_r+0x2e8>)
 8009c78:	21ef      	movs	r1, #239	; 0xef
 8009c7a:	48ae      	ldr	r0, [pc, #696]	; (8009f34 <_dtoa_r+0x2ec>)
 8009c7c:	f001 fc90 	bl	800b5a0 <__assert_func>
 8009c80:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009c84:	6005      	str	r5, [r0, #0]
 8009c86:	60c5      	str	r5, [r0, #12]
 8009c88:	69e3      	ldr	r3, [r4, #28]
 8009c8a:	6819      	ldr	r1, [r3, #0]
 8009c8c:	b151      	cbz	r1, 8009ca4 <_dtoa_r+0x5c>
 8009c8e:	685a      	ldr	r2, [r3, #4]
 8009c90:	604a      	str	r2, [r1, #4]
 8009c92:	2301      	movs	r3, #1
 8009c94:	4093      	lsls	r3, r2
 8009c96:	608b      	str	r3, [r1, #8]
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f000 ff07 	bl	800aaac <_Bfree>
 8009c9e:	69e3      	ldr	r3, [r4, #28]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	601a      	str	r2, [r3, #0]
 8009ca4:	1e3b      	subs	r3, r7, #0
 8009ca6:	bfbb      	ittet	lt
 8009ca8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009cac:	9303      	strlt	r3, [sp, #12]
 8009cae:	2300      	movge	r3, #0
 8009cb0:	2201      	movlt	r2, #1
 8009cb2:	bfac      	ite	ge
 8009cb4:	f8c8 3000 	strge.w	r3, [r8]
 8009cb8:	f8c8 2000 	strlt.w	r2, [r8]
 8009cbc:	4b9e      	ldr	r3, [pc, #632]	; (8009f38 <_dtoa_r+0x2f0>)
 8009cbe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009cc2:	ea33 0308 	bics.w	r3, r3, r8
 8009cc6:	d11b      	bne.n	8009d00 <_dtoa_r+0xb8>
 8009cc8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009cca:	f242 730f 	movw	r3, #9999	; 0x270f
 8009cce:	6013      	str	r3, [r2, #0]
 8009cd0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009cd4:	4333      	orrs	r3, r6
 8009cd6:	f000 8593 	beq.w	800a800 <_dtoa_r+0xbb8>
 8009cda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cdc:	b963      	cbnz	r3, 8009cf8 <_dtoa_r+0xb0>
 8009cde:	4b97      	ldr	r3, [pc, #604]	; (8009f3c <_dtoa_r+0x2f4>)
 8009ce0:	e027      	b.n	8009d32 <_dtoa_r+0xea>
 8009ce2:	4b97      	ldr	r3, [pc, #604]	; (8009f40 <_dtoa_r+0x2f8>)
 8009ce4:	9300      	str	r3, [sp, #0]
 8009ce6:	3308      	adds	r3, #8
 8009ce8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009cea:	6013      	str	r3, [r2, #0]
 8009cec:	9800      	ldr	r0, [sp, #0]
 8009cee:	b013      	add	sp, #76	; 0x4c
 8009cf0:	ecbd 8b04 	vpop	{d8-d9}
 8009cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf8:	4b90      	ldr	r3, [pc, #576]	; (8009f3c <_dtoa_r+0x2f4>)
 8009cfa:	9300      	str	r3, [sp, #0]
 8009cfc:	3303      	adds	r3, #3
 8009cfe:	e7f3      	b.n	8009ce8 <_dtoa_r+0xa0>
 8009d00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009d04:	2200      	movs	r2, #0
 8009d06:	ec51 0b17 	vmov	r0, r1, d7
 8009d0a:	eeb0 8a47 	vmov.f32	s16, s14
 8009d0e:	eef0 8a67 	vmov.f32	s17, s15
 8009d12:	2300      	movs	r3, #0
 8009d14:	f7f6 fed8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d18:	4681      	mov	r9, r0
 8009d1a:	b160      	cbz	r0, 8009d36 <_dtoa_r+0xee>
 8009d1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d1e:	2301      	movs	r3, #1
 8009d20:	6013      	str	r3, [r2, #0]
 8009d22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	f000 8568 	beq.w	800a7fa <_dtoa_r+0xbb2>
 8009d2a:	4b86      	ldr	r3, [pc, #536]	; (8009f44 <_dtoa_r+0x2fc>)
 8009d2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009d2e:	6013      	str	r3, [r2, #0]
 8009d30:	3b01      	subs	r3, #1
 8009d32:	9300      	str	r3, [sp, #0]
 8009d34:	e7da      	b.n	8009cec <_dtoa_r+0xa4>
 8009d36:	aa10      	add	r2, sp, #64	; 0x40
 8009d38:	a911      	add	r1, sp, #68	; 0x44
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	eeb0 0a48 	vmov.f32	s0, s16
 8009d40:	eef0 0a68 	vmov.f32	s1, s17
 8009d44:	f001 f994 	bl	800b070 <__d2b>
 8009d48:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009d4c:	4682      	mov	sl, r0
 8009d4e:	2d00      	cmp	r5, #0
 8009d50:	d07f      	beq.n	8009e52 <_dtoa_r+0x20a>
 8009d52:	ee18 3a90 	vmov	r3, s17
 8009d56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d5a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009d5e:	ec51 0b18 	vmov	r0, r1, d8
 8009d62:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009d66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009d6a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009d6e:	4619      	mov	r1, r3
 8009d70:	2200      	movs	r2, #0
 8009d72:	4b75      	ldr	r3, [pc, #468]	; (8009f48 <_dtoa_r+0x300>)
 8009d74:	f7f6 fa88 	bl	8000288 <__aeabi_dsub>
 8009d78:	a367      	add	r3, pc, #412	; (adr r3, 8009f18 <_dtoa_r+0x2d0>)
 8009d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d7e:	f7f6 fc3b 	bl	80005f8 <__aeabi_dmul>
 8009d82:	a367      	add	r3, pc, #412	; (adr r3, 8009f20 <_dtoa_r+0x2d8>)
 8009d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d88:	f7f6 fa80 	bl	800028c <__adddf3>
 8009d8c:	4606      	mov	r6, r0
 8009d8e:	4628      	mov	r0, r5
 8009d90:	460f      	mov	r7, r1
 8009d92:	f7f6 fbc7 	bl	8000524 <__aeabi_i2d>
 8009d96:	a364      	add	r3, pc, #400	; (adr r3, 8009f28 <_dtoa_r+0x2e0>)
 8009d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d9c:	f7f6 fc2c 	bl	80005f8 <__aeabi_dmul>
 8009da0:	4602      	mov	r2, r0
 8009da2:	460b      	mov	r3, r1
 8009da4:	4630      	mov	r0, r6
 8009da6:	4639      	mov	r1, r7
 8009da8:	f7f6 fa70 	bl	800028c <__adddf3>
 8009dac:	4606      	mov	r6, r0
 8009dae:	460f      	mov	r7, r1
 8009db0:	f7f6 fed2 	bl	8000b58 <__aeabi_d2iz>
 8009db4:	2200      	movs	r2, #0
 8009db6:	4683      	mov	fp, r0
 8009db8:	2300      	movs	r3, #0
 8009dba:	4630      	mov	r0, r6
 8009dbc:	4639      	mov	r1, r7
 8009dbe:	f7f6 fe8d 	bl	8000adc <__aeabi_dcmplt>
 8009dc2:	b148      	cbz	r0, 8009dd8 <_dtoa_r+0x190>
 8009dc4:	4658      	mov	r0, fp
 8009dc6:	f7f6 fbad 	bl	8000524 <__aeabi_i2d>
 8009dca:	4632      	mov	r2, r6
 8009dcc:	463b      	mov	r3, r7
 8009dce:	f7f6 fe7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dd2:	b908      	cbnz	r0, 8009dd8 <_dtoa_r+0x190>
 8009dd4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009dd8:	f1bb 0f16 	cmp.w	fp, #22
 8009ddc:	d857      	bhi.n	8009e8e <_dtoa_r+0x246>
 8009dde:	4b5b      	ldr	r3, [pc, #364]	; (8009f4c <_dtoa_r+0x304>)
 8009de0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de8:	ec51 0b18 	vmov	r0, r1, d8
 8009dec:	f7f6 fe76 	bl	8000adc <__aeabi_dcmplt>
 8009df0:	2800      	cmp	r0, #0
 8009df2:	d04e      	beq.n	8009e92 <_dtoa_r+0x24a>
 8009df4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009df8:	2300      	movs	r3, #0
 8009dfa:	930c      	str	r3, [sp, #48]	; 0x30
 8009dfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009dfe:	1b5b      	subs	r3, r3, r5
 8009e00:	1e5a      	subs	r2, r3, #1
 8009e02:	bf45      	ittet	mi
 8009e04:	f1c3 0301 	rsbmi	r3, r3, #1
 8009e08:	9305      	strmi	r3, [sp, #20]
 8009e0a:	2300      	movpl	r3, #0
 8009e0c:	2300      	movmi	r3, #0
 8009e0e:	9206      	str	r2, [sp, #24]
 8009e10:	bf54      	ite	pl
 8009e12:	9305      	strpl	r3, [sp, #20]
 8009e14:	9306      	strmi	r3, [sp, #24]
 8009e16:	f1bb 0f00 	cmp.w	fp, #0
 8009e1a:	db3c      	blt.n	8009e96 <_dtoa_r+0x24e>
 8009e1c:	9b06      	ldr	r3, [sp, #24]
 8009e1e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009e22:	445b      	add	r3, fp
 8009e24:	9306      	str	r3, [sp, #24]
 8009e26:	2300      	movs	r3, #0
 8009e28:	9308      	str	r3, [sp, #32]
 8009e2a:	9b07      	ldr	r3, [sp, #28]
 8009e2c:	2b09      	cmp	r3, #9
 8009e2e:	d868      	bhi.n	8009f02 <_dtoa_r+0x2ba>
 8009e30:	2b05      	cmp	r3, #5
 8009e32:	bfc4      	itt	gt
 8009e34:	3b04      	subgt	r3, #4
 8009e36:	9307      	strgt	r3, [sp, #28]
 8009e38:	9b07      	ldr	r3, [sp, #28]
 8009e3a:	f1a3 0302 	sub.w	r3, r3, #2
 8009e3e:	bfcc      	ite	gt
 8009e40:	2500      	movgt	r5, #0
 8009e42:	2501      	movle	r5, #1
 8009e44:	2b03      	cmp	r3, #3
 8009e46:	f200 8085 	bhi.w	8009f54 <_dtoa_r+0x30c>
 8009e4a:	e8df f003 	tbb	[pc, r3]
 8009e4e:	3b2e      	.short	0x3b2e
 8009e50:	5839      	.short	0x5839
 8009e52:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009e56:	441d      	add	r5, r3
 8009e58:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009e5c:	2b20      	cmp	r3, #32
 8009e5e:	bfc1      	itttt	gt
 8009e60:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009e64:	fa08 f803 	lslgt.w	r8, r8, r3
 8009e68:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8009e6c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009e70:	bfd6      	itet	le
 8009e72:	f1c3 0320 	rsble	r3, r3, #32
 8009e76:	ea48 0003 	orrgt.w	r0, r8, r3
 8009e7a:	fa06 f003 	lslle.w	r0, r6, r3
 8009e7e:	f7f6 fb41 	bl	8000504 <__aeabi_ui2d>
 8009e82:	2201      	movs	r2, #1
 8009e84:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009e88:	3d01      	subs	r5, #1
 8009e8a:	920e      	str	r2, [sp, #56]	; 0x38
 8009e8c:	e76f      	b.n	8009d6e <_dtoa_r+0x126>
 8009e8e:	2301      	movs	r3, #1
 8009e90:	e7b3      	b.n	8009dfa <_dtoa_r+0x1b2>
 8009e92:	900c      	str	r0, [sp, #48]	; 0x30
 8009e94:	e7b2      	b.n	8009dfc <_dtoa_r+0x1b4>
 8009e96:	9b05      	ldr	r3, [sp, #20]
 8009e98:	eba3 030b 	sub.w	r3, r3, fp
 8009e9c:	9305      	str	r3, [sp, #20]
 8009e9e:	f1cb 0300 	rsb	r3, fp, #0
 8009ea2:	9308      	str	r3, [sp, #32]
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ea8:	e7bf      	b.n	8009e2a <_dtoa_r+0x1e2>
 8009eaa:	2300      	movs	r3, #0
 8009eac:	9309      	str	r3, [sp, #36]	; 0x24
 8009eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	dc52      	bgt.n	8009f5a <_dtoa_r+0x312>
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	9301      	str	r3, [sp, #4]
 8009eb8:	9304      	str	r3, [sp, #16]
 8009eba:	461a      	mov	r2, r3
 8009ebc:	920a      	str	r2, [sp, #40]	; 0x28
 8009ebe:	e00b      	b.n	8009ed8 <_dtoa_r+0x290>
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e7f3      	b.n	8009eac <_dtoa_r+0x264>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	9309      	str	r3, [sp, #36]	; 0x24
 8009ec8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eca:	445b      	add	r3, fp
 8009ecc:	9301      	str	r3, [sp, #4]
 8009ece:	3301      	adds	r3, #1
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	9304      	str	r3, [sp, #16]
 8009ed4:	bfb8      	it	lt
 8009ed6:	2301      	movlt	r3, #1
 8009ed8:	69e0      	ldr	r0, [r4, #28]
 8009eda:	2100      	movs	r1, #0
 8009edc:	2204      	movs	r2, #4
 8009ede:	f102 0614 	add.w	r6, r2, #20
 8009ee2:	429e      	cmp	r6, r3
 8009ee4:	d93d      	bls.n	8009f62 <_dtoa_r+0x31a>
 8009ee6:	6041      	str	r1, [r0, #4]
 8009ee8:	4620      	mov	r0, r4
 8009eea:	f000 fd9f 	bl	800aa2c <_Balloc>
 8009eee:	9000      	str	r0, [sp, #0]
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	d139      	bne.n	8009f68 <_dtoa_r+0x320>
 8009ef4:	4b16      	ldr	r3, [pc, #88]	; (8009f50 <_dtoa_r+0x308>)
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	f240 11af 	movw	r1, #431	; 0x1af
 8009efc:	e6bd      	b.n	8009c7a <_dtoa_r+0x32>
 8009efe:	2301      	movs	r3, #1
 8009f00:	e7e1      	b.n	8009ec6 <_dtoa_r+0x27e>
 8009f02:	2501      	movs	r5, #1
 8009f04:	2300      	movs	r3, #0
 8009f06:	9307      	str	r3, [sp, #28]
 8009f08:	9509      	str	r5, [sp, #36]	; 0x24
 8009f0a:	f04f 33ff 	mov.w	r3, #4294967295
 8009f0e:	9301      	str	r3, [sp, #4]
 8009f10:	9304      	str	r3, [sp, #16]
 8009f12:	2200      	movs	r2, #0
 8009f14:	2312      	movs	r3, #18
 8009f16:	e7d1      	b.n	8009ebc <_dtoa_r+0x274>
 8009f18:	636f4361 	.word	0x636f4361
 8009f1c:	3fd287a7 	.word	0x3fd287a7
 8009f20:	8b60c8b3 	.word	0x8b60c8b3
 8009f24:	3fc68a28 	.word	0x3fc68a28
 8009f28:	509f79fb 	.word	0x509f79fb
 8009f2c:	3fd34413 	.word	0x3fd34413
 8009f30:	0800be59 	.word	0x0800be59
 8009f34:	0800be70 	.word	0x0800be70
 8009f38:	7ff00000 	.word	0x7ff00000
 8009f3c:	0800be55 	.word	0x0800be55
 8009f40:	0800be4c 	.word	0x0800be4c
 8009f44:	0800be29 	.word	0x0800be29
 8009f48:	3ff80000 	.word	0x3ff80000
 8009f4c:	0800bf60 	.word	0x0800bf60
 8009f50:	0800bec8 	.word	0x0800bec8
 8009f54:	2301      	movs	r3, #1
 8009f56:	9309      	str	r3, [sp, #36]	; 0x24
 8009f58:	e7d7      	b.n	8009f0a <_dtoa_r+0x2c2>
 8009f5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f5c:	9301      	str	r3, [sp, #4]
 8009f5e:	9304      	str	r3, [sp, #16]
 8009f60:	e7ba      	b.n	8009ed8 <_dtoa_r+0x290>
 8009f62:	3101      	adds	r1, #1
 8009f64:	0052      	lsls	r2, r2, #1
 8009f66:	e7ba      	b.n	8009ede <_dtoa_r+0x296>
 8009f68:	69e3      	ldr	r3, [r4, #28]
 8009f6a:	9a00      	ldr	r2, [sp, #0]
 8009f6c:	601a      	str	r2, [r3, #0]
 8009f6e:	9b04      	ldr	r3, [sp, #16]
 8009f70:	2b0e      	cmp	r3, #14
 8009f72:	f200 80a8 	bhi.w	800a0c6 <_dtoa_r+0x47e>
 8009f76:	2d00      	cmp	r5, #0
 8009f78:	f000 80a5 	beq.w	800a0c6 <_dtoa_r+0x47e>
 8009f7c:	f1bb 0f00 	cmp.w	fp, #0
 8009f80:	dd38      	ble.n	8009ff4 <_dtoa_r+0x3ac>
 8009f82:	4bc0      	ldr	r3, [pc, #768]	; (800a284 <_dtoa_r+0x63c>)
 8009f84:	f00b 020f 	and.w	r2, fp, #15
 8009f88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f8c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009f90:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009f94:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009f98:	d019      	beq.n	8009fce <_dtoa_r+0x386>
 8009f9a:	4bbb      	ldr	r3, [pc, #748]	; (800a288 <_dtoa_r+0x640>)
 8009f9c:	ec51 0b18 	vmov	r0, r1, d8
 8009fa0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009fa4:	f7f6 fc52 	bl	800084c <__aeabi_ddiv>
 8009fa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009fac:	f008 080f 	and.w	r8, r8, #15
 8009fb0:	2503      	movs	r5, #3
 8009fb2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a288 <_dtoa_r+0x640>
 8009fb6:	f1b8 0f00 	cmp.w	r8, #0
 8009fba:	d10a      	bne.n	8009fd2 <_dtoa_r+0x38a>
 8009fbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009fc0:	4632      	mov	r2, r6
 8009fc2:	463b      	mov	r3, r7
 8009fc4:	f7f6 fc42 	bl	800084c <__aeabi_ddiv>
 8009fc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009fcc:	e02b      	b.n	800a026 <_dtoa_r+0x3de>
 8009fce:	2502      	movs	r5, #2
 8009fd0:	e7ef      	b.n	8009fb2 <_dtoa_r+0x36a>
 8009fd2:	f018 0f01 	tst.w	r8, #1
 8009fd6:	d008      	beq.n	8009fea <_dtoa_r+0x3a2>
 8009fd8:	4630      	mov	r0, r6
 8009fda:	4639      	mov	r1, r7
 8009fdc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009fe0:	f7f6 fb0a 	bl	80005f8 <__aeabi_dmul>
 8009fe4:	3501      	adds	r5, #1
 8009fe6:	4606      	mov	r6, r0
 8009fe8:	460f      	mov	r7, r1
 8009fea:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009fee:	f109 0908 	add.w	r9, r9, #8
 8009ff2:	e7e0      	b.n	8009fb6 <_dtoa_r+0x36e>
 8009ff4:	f000 809f 	beq.w	800a136 <_dtoa_r+0x4ee>
 8009ff8:	f1cb 0600 	rsb	r6, fp, #0
 8009ffc:	4ba1      	ldr	r3, [pc, #644]	; (800a284 <_dtoa_r+0x63c>)
 8009ffe:	4fa2      	ldr	r7, [pc, #648]	; (800a288 <_dtoa_r+0x640>)
 800a000:	f006 020f 	and.w	r2, r6, #15
 800a004:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a00c:	ec51 0b18 	vmov	r0, r1, d8
 800a010:	f7f6 faf2 	bl	80005f8 <__aeabi_dmul>
 800a014:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a018:	1136      	asrs	r6, r6, #4
 800a01a:	2300      	movs	r3, #0
 800a01c:	2502      	movs	r5, #2
 800a01e:	2e00      	cmp	r6, #0
 800a020:	d17e      	bne.n	800a120 <_dtoa_r+0x4d8>
 800a022:	2b00      	cmp	r3, #0
 800a024:	d1d0      	bne.n	8009fc8 <_dtoa_r+0x380>
 800a026:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a028:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	f000 8084 	beq.w	800a13a <_dtoa_r+0x4f2>
 800a032:	4b96      	ldr	r3, [pc, #600]	; (800a28c <_dtoa_r+0x644>)
 800a034:	2200      	movs	r2, #0
 800a036:	4640      	mov	r0, r8
 800a038:	4649      	mov	r1, r9
 800a03a:	f7f6 fd4f 	bl	8000adc <__aeabi_dcmplt>
 800a03e:	2800      	cmp	r0, #0
 800a040:	d07b      	beq.n	800a13a <_dtoa_r+0x4f2>
 800a042:	9b04      	ldr	r3, [sp, #16]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d078      	beq.n	800a13a <_dtoa_r+0x4f2>
 800a048:	9b01      	ldr	r3, [sp, #4]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	dd39      	ble.n	800a0c2 <_dtoa_r+0x47a>
 800a04e:	4b90      	ldr	r3, [pc, #576]	; (800a290 <_dtoa_r+0x648>)
 800a050:	2200      	movs	r2, #0
 800a052:	4640      	mov	r0, r8
 800a054:	4649      	mov	r1, r9
 800a056:	f7f6 facf 	bl	80005f8 <__aeabi_dmul>
 800a05a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a05e:	9e01      	ldr	r6, [sp, #4]
 800a060:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a064:	3501      	adds	r5, #1
 800a066:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a06a:	4628      	mov	r0, r5
 800a06c:	f7f6 fa5a 	bl	8000524 <__aeabi_i2d>
 800a070:	4642      	mov	r2, r8
 800a072:	464b      	mov	r3, r9
 800a074:	f7f6 fac0 	bl	80005f8 <__aeabi_dmul>
 800a078:	4b86      	ldr	r3, [pc, #536]	; (800a294 <_dtoa_r+0x64c>)
 800a07a:	2200      	movs	r2, #0
 800a07c:	f7f6 f906 	bl	800028c <__adddf3>
 800a080:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a084:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a088:	9303      	str	r3, [sp, #12]
 800a08a:	2e00      	cmp	r6, #0
 800a08c:	d158      	bne.n	800a140 <_dtoa_r+0x4f8>
 800a08e:	4b82      	ldr	r3, [pc, #520]	; (800a298 <_dtoa_r+0x650>)
 800a090:	2200      	movs	r2, #0
 800a092:	4640      	mov	r0, r8
 800a094:	4649      	mov	r1, r9
 800a096:	f7f6 f8f7 	bl	8000288 <__aeabi_dsub>
 800a09a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a09e:	4680      	mov	r8, r0
 800a0a0:	4689      	mov	r9, r1
 800a0a2:	f7f6 fd39 	bl	8000b18 <__aeabi_dcmpgt>
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	f040 8296 	bne.w	800a5d8 <_dtoa_r+0x990>
 800a0ac:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a0b0:	4640      	mov	r0, r8
 800a0b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a0b6:	4649      	mov	r1, r9
 800a0b8:	f7f6 fd10 	bl	8000adc <__aeabi_dcmplt>
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	f040 8289 	bne.w	800a5d4 <_dtoa_r+0x98c>
 800a0c2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a0c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	f2c0 814e 	blt.w	800a36a <_dtoa_r+0x722>
 800a0ce:	f1bb 0f0e 	cmp.w	fp, #14
 800a0d2:	f300 814a 	bgt.w	800a36a <_dtoa_r+0x722>
 800a0d6:	4b6b      	ldr	r3, [pc, #428]	; (800a284 <_dtoa_r+0x63c>)
 800a0d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a0dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a0e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	f280 80dc 	bge.w	800a2a0 <_dtoa_r+0x658>
 800a0e8:	9b04      	ldr	r3, [sp, #16]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	f300 80d8 	bgt.w	800a2a0 <_dtoa_r+0x658>
 800a0f0:	f040 826f 	bne.w	800a5d2 <_dtoa_r+0x98a>
 800a0f4:	4b68      	ldr	r3, [pc, #416]	; (800a298 <_dtoa_r+0x650>)
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	4640      	mov	r0, r8
 800a0fa:	4649      	mov	r1, r9
 800a0fc:	f7f6 fa7c 	bl	80005f8 <__aeabi_dmul>
 800a100:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a104:	f7f6 fcfe 	bl	8000b04 <__aeabi_dcmpge>
 800a108:	9e04      	ldr	r6, [sp, #16]
 800a10a:	4637      	mov	r7, r6
 800a10c:	2800      	cmp	r0, #0
 800a10e:	f040 8245 	bne.w	800a59c <_dtoa_r+0x954>
 800a112:	9d00      	ldr	r5, [sp, #0]
 800a114:	2331      	movs	r3, #49	; 0x31
 800a116:	f805 3b01 	strb.w	r3, [r5], #1
 800a11a:	f10b 0b01 	add.w	fp, fp, #1
 800a11e:	e241      	b.n	800a5a4 <_dtoa_r+0x95c>
 800a120:	07f2      	lsls	r2, r6, #31
 800a122:	d505      	bpl.n	800a130 <_dtoa_r+0x4e8>
 800a124:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a128:	f7f6 fa66 	bl	80005f8 <__aeabi_dmul>
 800a12c:	3501      	adds	r5, #1
 800a12e:	2301      	movs	r3, #1
 800a130:	1076      	asrs	r6, r6, #1
 800a132:	3708      	adds	r7, #8
 800a134:	e773      	b.n	800a01e <_dtoa_r+0x3d6>
 800a136:	2502      	movs	r5, #2
 800a138:	e775      	b.n	800a026 <_dtoa_r+0x3de>
 800a13a:	9e04      	ldr	r6, [sp, #16]
 800a13c:	465f      	mov	r7, fp
 800a13e:	e792      	b.n	800a066 <_dtoa_r+0x41e>
 800a140:	9900      	ldr	r1, [sp, #0]
 800a142:	4b50      	ldr	r3, [pc, #320]	; (800a284 <_dtoa_r+0x63c>)
 800a144:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a148:	4431      	add	r1, r6
 800a14a:	9102      	str	r1, [sp, #8]
 800a14c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a14e:	eeb0 9a47 	vmov.f32	s18, s14
 800a152:	eef0 9a67 	vmov.f32	s19, s15
 800a156:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a15a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a15e:	2900      	cmp	r1, #0
 800a160:	d044      	beq.n	800a1ec <_dtoa_r+0x5a4>
 800a162:	494e      	ldr	r1, [pc, #312]	; (800a29c <_dtoa_r+0x654>)
 800a164:	2000      	movs	r0, #0
 800a166:	f7f6 fb71 	bl	800084c <__aeabi_ddiv>
 800a16a:	ec53 2b19 	vmov	r2, r3, d9
 800a16e:	f7f6 f88b 	bl	8000288 <__aeabi_dsub>
 800a172:	9d00      	ldr	r5, [sp, #0]
 800a174:	ec41 0b19 	vmov	d9, r0, r1
 800a178:	4649      	mov	r1, r9
 800a17a:	4640      	mov	r0, r8
 800a17c:	f7f6 fcec 	bl	8000b58 <__aeabi_d2iz>
 800a180:	4606      	mov	r6, r0
 800a182:	f7f6 f9cf 	bl	8000524 <__aeabi_i2d>
 800a186:	4602      	mov	r2, r0
 800a188:	460b      	mov	r3, r1
 800a18a:	4640      	mov	r0, r8
 800a18c:	4649      	mov	r1, r9
 800a18e:	f7f6 f87b 	bl	8000288 <__aeabi_dsub>
 800a192:	3630      	adds	r6, #48	; 0x30
 800a194:	f805 6b01 	strb.w	r6, [r5], #1
 800a198:	ec53 2b19 	vmov	r2, r3, d9
 800a19c:	4680      	mov	r8, r0
 800a19e:	4689      	mov	r9, r1
 800a1a0:	f7f6 fc9c 	bl	8000adc <__aeabi_dcmplt>
 800a1a4:	2800      	cmp	r0, #0
 800a1a6:	d164      	bne.n	800a272 <_dtoa_r+0x62a>
 800a1a8:	4642      	mov	r2, r8
 800a1aa:	464b      	mov	r3, r9
 800a1ac:	4937      	ldr	r1, [pc, #220]	; (800a28c <_dtoa_r+0x644>)
 800a1ae:	2000      	movs	r0, #0
 800a1b0:	f7f6 f86a 	bl	8000288 <__aeabi_dsub>
 800a1b4:	ec53 2b19 	vmov	r2, r3, d9
 800a1b8:	f7f6 fc90 	bl	8000adc <__aeabi_dcmplt>
 800a1bc:	2800      	cmp	r0, #0
 800a1be:	f040 80b6 	bne.w	800a32e <_dtoa_r+0x6e6>
 800a1c2:	9b02      	ldr	r3, [sp, #8]
 800a1c4:	429d      	cmp	r5, r3
 800a1c6:	f43f af7c 	beq.w	800a0c2 <_dtoa_r+0x47a>
 800a1ca:	4b31      	ldr	r3, [pc, #196]	; (800a290 <_dtoa_r+0x648>)
 800a1cc:	ec51 0b19 	vmov	r0, r1, d9
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	f7f6 fa11 	bl	80005f8 <__aeabi_dmul>
 800a1d6:	4b2e      	ldr	r3, [pc, #184]	; (800a290 <_dtoa_r+0x648>)
 800a1d8:	ec41 0b19 	vmov	d9, r0, r1
 800a1dc:	2200      	movs	r2, #0
 800a1de:	4640      	mov	r0, r8
 800a1e0:	4649      	mov	r1, r9
 800a1e2:	f7f6 fa09 	bl	80005f8 <__aeabi_dmul>
 800a1e6:	4680      	mov	r8, r0
 800a1e8:	4689      	mov	r9, r1
 800a1ea:	e7c5      	b.n	800a178 <_dtoa_r+0x530>
 800a1ec:	ec51 0b17 	vmov	r0, r1, d7
 800a1f0:	f7f6 fa02 	bl	80005f8 <__aeabi_dmul>
 800a1f4:	9b02      	ldr	r3, [sp, #8]
 800a1f6:	9d00      	ldr	r5, [sp, #0]
 800a1f8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1fa:	ec41 0b19 	vmov	d9, r0, r1
 800a1fe:	4649      	mov	r1, r9
 800a200:	4640      	mov	r0, r8
 800a202:	f7f6 fca9 	bl	8000b58 <__aeabi_d2iz>
 800a206:	4606      	mov	r6, r0
 800a208:	f7f6 f98c 	bl	8000524 <__aeabi_i2d>
 800a20c:	3630      	adds	r6, #48	; 0x30
 800a20e:	4602      	mov	r2, r0
 800a210:	460b      	mov	r3, r1
 800a212:	4640      	mov	r0, r8
 800a214:	4649      	mov	r1, r9
 800a216:	f7f6 f837 	bl	8000288 <__aeabi_dsub>
 800a21a:	f805 6b01 	strb.w	r6, [r5], #1
 800a21e:	9b02      	ldr	r3, [sp, #8]
 800a220:	429d      	cmp	r5, r3
 800a222:	4680      	mov	r8, r0
 800a224:	4689      	mov	r9, r1
 800a226:	f04f 0200 	mov.w	r2, #0
 800a22a:	d124      	bne.n	800a276 <_dtoa_r+0x62e>
 800a22c:	4b1b      	ldr	r3, [pc, #108]	; (800a29c <_dtoa_r+0x654>)
 800a22e:	ec51 0b19 	vmov	r0, r1, d9
 800a232:	f7f6 f82b 	bl	800028c <__adddf3>
 800a236:	4602      	mov	r2, r0
 800a238:	460b      	mov	r3, r1
 800a23a:	4640      	mov	r0, r8
 800a23c:	4649      	mov	r1, r9
 800a23e:	f7f6 fc6b 	bl	8000b18 <__aeabi_dcmpgt>
 800a242:	2800      	cmp	r0, #0
 800a244:	d173      	bne.n	800a32e <_dtoa_r+0x6e6>
 800a246:	ec53 2b19 	vmov	r2, r3, d9
 800a24a:	4914      	ldr	r1, [pc, #80]	; (800a29c <_dtoa_r+0x654>)
 800a24c:	2000      	movs	r0, #0
 800a24e:	f7f6 f81b 	bl	8000288 <__aeabi_dsub>
 800a252:	4602      	mov	r2, r0
 800a254:	460b      	mov	r3, r1
 800a256:	4640      	mov	r0, r8
 800a258:	4649      	mov	r1, r9
 800a25a:	f7f6 fc3f 	bl	8000adc <__aeabi_dcmplt>
 800a25e:	2800      	cmp	r0, #0
 800a260:	f43f af2f 	beq.w	800a0c2 <_dtoa_r+0x47a>
 800a264:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a266:	1e6b      	subs	r3, r5, #1
 800a268:	930f      	str	r3, [sp, #60]	; 0x3c
 800a26a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a26e:	2b30      	cmp	r3, #48	; 0x30
 800a270:	d0f8      	beq.n	800a264 <_dtoa_r+0x61c>
 800a272:	46bb      	mov	fp, r7
 800a274:	e04a      	b.n	800a30c <_dtoa_r+0x6c4>
 800a276:	4b06      	ldr	r3, [pc, #24]	; (800a290 <_dtoa_r+0x648>)
 800a278:	f7f6 f9be 	bl	80005f8 <__aeabi_dmul>
 800a27c:	4680      	mov	r8, r0
 800a27e:	4689      	mov	r9, r1
 800a280:	e7bd      	b.n	800a1fe <_dtoa_r+0x5b6>
 800a282:	bf00      	nop
 800a284:	0800bf60 	.word	0x0800bf60
 800a288:	0800bf38 	.word	0x0800bf38
 800a28c:	3ff00000 	.word	0x3ff00000
 800a290:	40240000 	.word	0x40240000
 800a294:	401c0000 	.word	0x401c0000
 800a298:	40140000 	.word	0x40140000
 800a29c:	3fe00000 	.word	0x3fe00000
 800a2a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a2a4:	9d00      	ldr	r5, [sp, #0]
 800a2a6:	4642      	mov	r2, r8
 800a2a8:	464b      	mov	r3, r9
 800a2aa:	4630      	mov	r0, r6
 800a2ac:	4639      	mov	r1, r7
 800a2ae:	f7f6 facd 	bl	800084c <__aeabi_ddiv>
 800a2b2:	f7f6 fc51 	bl	8000b58 <__aeabi_d2iz>
 800a2b6:	9001      	str	r0, [sp, #4]
 800a2b8:	f7f6 f934 	bl	8000524 <__aeabi_i2d>
 800a2bc:	4642      	mov	r2, r8
 800a2be:	464b      	mov	r3, r9
 800a2c0:	f7f6 f99a 	bl	80005f8 <__aeabi_dmul>
 800a2c4:	4602      	mov	r2, r0
 800a2c6:	460b      	mov	r3, r1
 800a2c8:	4630      	mov	r0, r6
 800a2ca:	4639      	mov	r1, r7
 800a2cc:	f7f5 ffdc 	bl	8000288 <__aeabi_dsub>
 800a2d0:	9e01      	ldr	r6, [sp, #4]
 800a2d2:	9f04      	ldr	r7, [sp, #16]
 800a2d4:	3630      	adds	r6, #48	; 0x30
 800a2d6:	f805 6b01 	strb.w	r6, [r5], #1
 800a2da:	9e00      	ldr	r6, [sp, #0]
 800a2dc:	1bae      	subs	r6, r5, r6
 800a2de:	42b7      	cmp	r7, r6
 800a2e0:	4602      	mov	r2, r0
 800a2e2:	460b      	mov	r3, r1
 800a2e4:	d134      	bne.n	800a350 <_dtoa_r+0x708>
 800a2e6:	f7f5 ffd1 	bl	800028c <__adddf3>
 800a2ea:	4642      	mov	r2, r8
 800a2ec:	464b      	mov	r3, r9
 800a2ee:	4606      	mov	r6, r0
 800a2f0:	460f      	mov	r7, r1
 800a2f2:	f7f6 fc11 	bl	8000b18 <__aeabi_dcmpgt>
 800a2f6:	b9c8      	cbnz	r0, 800a32c <_dtoa_r+0x6e4>
 800a2f8:	4642      	mov	r2, r8
 800a2fa:	464b      	mov	r3, r9
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	4639      	mov	r1, r7
 800a300:	f7f6 fbe2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a304:	b110      	cbz	r0, 800a30c <_dtoa_r+0x6c4>
 800a306:	9b01      	ldr	r3, [sp, #4]
 800a308:	07db      	lsls	r3, r3, #31
 800a30a:	d40f      	bmi.n	800a32c <_dtoa_r+0x6e4>
 800a30c:	4651      	mov	r1, sl
 800a30e:	4620      	mov	r0, r4
 800a310:	f000 fbcc 	bl	800aaac <_Bfree>
 800a314:	2300      	movs	r3, #0
 800a316:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a318:	702b      	strb	r3, [r5, #0]
 800a31a:	f10b 0301 	add.w	r3, fp, #1
 800a31e:	6013      	str	r3, [r2, #0]
 800a320:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a322:	2b00      	cmp	r3, #0
 800a324:	f43f ace2 	beq.w	8009cec <_dtoa_r+0xa4>
 800a328:	601d      	str	r5, [r3, #0]
 800a32a:	e4df      	b.n	8009cec <_dtoa_r+0xa4>
 800a32c:	465f      	mov	r7, fp
 800a32e:	462b      	mov	r3, r5
 800a330:	461d      	mov	r5, r3
 800a332:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a336:	2a39      	cmp	r2, #57	; 0x39
 800a338:	d106      	bne.n	800a348 <_dtoa_r+0x700>
 800a33a:	9a00      	ldr	r2, [sp, #0]
 800a33c:	429a      	cmp	r2, r3
 800a33e:	d1f7      	bne.n	800a330 <_dtoa_r+0x6e8>
 800a340:	9900      	ldr	r1, [sp, #0]
 800a342:	2230      	movs	r2, #48	; 0x30
 800a344:	3701      	adds	r7, #1
 800a346:	700a      	strb	r2, [r1, #0]
 800a348:	781a      	ldrb	r2, [r3, #0]
 800a34a:	3201      	adds	r2, #1
 800a34c:	701a      	strb	r2, [r3, #0]
 800a34e:	e790      	b.n	800a272 <_dtoa_r+0x62a>
 800a350:	4ba3      	ldr	r3, [pc, #652]	; (800a5e0 <_dtoa_r+0x998>)
 800a352:	2200      	movs	r2, #0
 800a354:	f7f6 f950 	bl	80005f8 <__aeabi_dmul>
 800a358:	2200      	movs	r2, #0
 800a35a:	2300      	movs	r3, #0
 800a35c:	4606      	mov	r6, r0
 800a35e:	460f      	mov	r7, r1
 800a360:	f7f6 fbb2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a364:	2800      	cmp	r0, #0
 800a366:	d09e      	beq.n	800a2a6 <_dtoa_r+0x65e>
 800a368:	e7d0      	b.n	800a30c <_dtoa_r+0x6c4>
 800a36a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a36c:	2a00      	cmp	r2, #0
 800a36e:	f000 80ca 	beq.w	800a506 <_dtoa_r+0x8be>
 800a372:	9a07      	ldr	r2, [sp, #28]
 800a374:	2a01      	cmp	r2, #1
 800a376:	f300 80ad 	bgt.w	800a4d4 <_dtoa_r+0x88c>
 800a37a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a37c:	2a00      	cmp	r2, #0
 800a37e:	f000 80a5 	beq.w	800a4cc <_dtoa_r+0x884>
 800a382:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a386:	9e08      	ldr	r6, [sp, #32]
 800a388:	9d05      	ldr	r5, [sp, #20]
 800a38a:	9a05      	ldr	r2, [sp, #20]
 800a38c:	441a      	add	r2, r3
 800a38e:	9205      	str	r2, [sp, #20]
 800a390:	9a06      	ldr	r2, [sp, #24]
 800a392:	2101      	movs	r1, #1
 800a394:	441a      	add	r2, r3
 800a396:	4620      	mov	r0, r4
 800a398:	9206      	str	r2, [sp, #24]
 800a39a:	f000 fc3d 	bl	800ac18 <__i2b>
 800a39e:	4607      	mov	r7, r0
 800a3a0:	b165      	cbz	r5, 800a3bc <_dtoa_r+0x774>
 800a3a2:	9b06      	ldr	r3, [sp, #24]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	dd09      	ble.n	800a3bc <_dtoa_r+0x774>
 800a3a8:	42ab      	cmp	r3, r5
 800a3aa:	9a05      	ldr	r2, [sp, #20]
 800a3ac:	bfa8      	it	ge
 800a3ae:	462b      	movge	r3, r5
 800a3b0:	1ad2      	subs	r2, r2, r3
 800a3b2:	9205      	str	r2, [sp, #20]
 800a3b4:	9a06      	ldr	r2, [sp, #24]
 800a3b6:	1aed      	subs	r5, r5, r3
 800a3b8:	1ad3      	subs	r3, r2, r3
 800a3ba:	9306      	str	r3, [sp, #24]
 800a3bc:	9b08      	ldr	r3, [sp, #32]
 800a3be:	b1f3      	cbz	r3, 800a3fe <_dtoa_r+0x7b6>
 800a3c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	f000 80a3 	beq.w	800a50e <_dtoa_r+0x8c6>
 800a3c8:	2e00      	cmp	r6, #0
 800a3ca:	dd10      	ble.n	800a3ee <_dtoa_r+0x7a6>
 800a3cc:	4639      	mov	r1, r7
 800a3ce:	4632      	mov	r2, r6
 800a3d0:	4620      	mov	r0, r4
 800a3d2:	f000 fce1 	bl	800ad98 <__pow5mult>
 800a3d6:	4652      	mov	r2, sl
 800a3d8:	4601      	mov	r1, r0
 800a3da:	4607      	mov	r7, r0
 800a3dc:	4620      	mov	r0, r4
 800a3de:	f000 fc31 	bl	800ac44 <__multiply>
 800a3e2:	4651      	mov	r1, sl
 800a3e4:	4680      	mov	r8, r0
 800a3e6:	4620      	mov	r0, r4
 800a3e8:	f000 fb60 	bl	800aaac <_Bfree>
 800a3ec:	46c2      	mov	sl, r8
 800a3ee:	9b08      	ldr	r3, [sp, #32]
 800a3f0:	1b9a      	subs	r2, r3, r6
 800a3f2:	d004      	beq.n	800a3fe <_dtoa_r+0x7b6>
 800a3f4:	4651      	mov	r1, sl
 800a3f6:	4620      	mov	r0, r4
 800a3f8:	f000 fcce 	bl	800ad98 <__pow5mult>
 800a3fc:	4682      	mov	sl, r0
 800a3fe:	2101      	movs	r1, #1
 800a400:	4620      	mov	r0, r4
 800a402:	f000 fc09 	bl	800ac18 <__i2b>
 800a406:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a408:	2b00      	cmp	r3, #0
 800a40a:	4606      	mov	r6, r0
 800a40c:	f340 8081 	ble.w	800a512 <_dtoa_r+0x8ca>
 800a410:	461a      	mov	r2, r3
 800a412:	4601      	mov	r1, r0
 800a414:	4620      	mov	r0, r4
 800a416:	f000 fcbf 	bl	800ad98 <__pow5mult>
 800a41a:	9b07      	ldr	r3, [sp, #28]
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	4606      	mov	r6, r0
 800a420:	dd7a      	ble.n	800a518 <_dtoa_r+0x8d0>
 800a422:	f04f 0800 	mov.w	r8, #0
 800a426:	6933      	ldr	r3, [r6, #16]
 800a428:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a42c:	6918      	ldr	r0, [r3, #16]
 800a42e:	f000 fba5 	bl	800ab7c <__hi0bits>
 800a432:	f1c0 0020 	rsb	r0, r0, #32
 800a436:	9b06      	ldr	r3, [sp, #24]
 800a438:	4418      	add	r0, r3
 800a43a:	f010 001f 	ands.w	r0, r0, #31
 800a43e:	f000 8094 	beq.w	800a56a <_dtoa_r+0x922>
 800a442:	f1c0 0320 	rsb	r3, r0, #32
 800a446:	2b04      	cmp	r3, #4
 800a448:	f340 8085 	ble.w	800a556 <_dtoa_r+0x90e>
 800a44c:	9b05      	ldr	r3, [sp, #20]
 800a44e:	f1c0 001c 	rsb	r0, r0, #28
 800a452:	4403      	add	r3, r0
 800a454:	9305      	str	r3, [sp, #20]
 800a456:	9b06      	ldr	r3, [sp, #24]
 800a458:	4403      	add	r3, r0
 800a45a:	4405      	add	r5, r0
 800a45c:	9306      	str	r3, [sp, #24]
 800a45e:	9b05      	ldr	r3, [sp, #20]
 800a460:	2b00      	cmp	r3, #0
 800a462:	dd05      	ble.n	800a470 <_dtoa_r+0x828>
 800a464:	4651      	mov	r1, sl
 800a466:	461a      	mov	r2, r3
 800a468:	4620      	mov	r0, r4
 800a46a:	f000 fcef 	bl	800ae4c <__lshift>
 800a46e:	4682      	mov	sl, r0
 800a470:	9b06      	ldr	r3, [sp, #24]
 800a472:	2b00      	cmp	r3, #0
 800a474:	dd05      	ble.n	800a482 <_dtoa_r+0x83a>
 800a476:	4631      	mov	r1, r6
 800a478:	461a      	mov	r2, r3
 800a47a:	4620      	mov	r0, r4
 800a47c:	f000 fce6 	bl	800ae4c <__lshift>
 800a480:	4606      	mov	r6, r0
 800a482:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a484:	2b00      	cmp	r3, #0
 800a486:	d072      	beq.n	800a56e <_dtoa_r+0x926>
 800a488:	4631      	mov	r1, r6
 800a48a:	4650      	mov	r0, sl
 800a48c:	f000 fd4a 	bl	800af24 <__mcmp>
 800a490:	2800      	cmp	r0, #0
 800a492:	da6c      	bge.n	800a56e <_dtoa_r+0x926>
 800a494:	2300      	movs	r3, #0
 800a496:	4651      	mov	r1, sl
 800a498:	220a      	movs	r2, #10
 800a49a:	4620      	mov	r0, r4
 800a49c:	f000 fb28 	bl	800aaf0 <__multadd>
 800a4a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a4a6:	4682      	mov	sl, r0
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	f000 81b0 	beq.w	800a80e <_dtoa_r+0xbc6>
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	4639      	mov	r1, r7
 800a4b2:	220a      	movs	r2, #10
 800a4b4:	4620      	mov	r0, r4
 800a4b6:	f000 fb1b 	bl	800aaf0 <__multadd>
 800a4ba:	9b01      	ldr	r3, [sp, #4]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	4607      	mov	r7, r0
 800a4c0:	f300 8096 	bgt.w	800a5f0 <_dtoa_r+0x9a8>
 800a4c4:	9b07      	ldr	r3, [sp, #28]
 800a4c6:	2b02      	cmp	r3, #2
 800a4c8:	dc59      	bgt.n	800a57e <_dtoa_r+0x936>
 800a4ca:	e091      	b.n	800a5f0 <_dtoa_r+0x9a8>
 800a4cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a4d2:	e758      	b.n	800a386 <_dtoa_r+0x73e>
 800a4d4:	9b04      	ldr	r3, [sp, #16]
 800a4d6:	1e5e      	subs	r6, r3, #1
 800a4d8:	9b08      	ldr	r3, [sp, #32]
 800a4da:	42b3      	cmp	r3, r6
 800a4dc:	bfbf      	itttt	lt
 800a4de:	9b08      	ldrlt	r3, [sp, #32]
 800a4e0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a4e2:	9608      	strlt	r6, [sp, #32]
 800a4e4:	1af3      	sublt	r3, r6, r3
 800a4e6:	bfb4      	ite	lt
 800a4e8:	18d2      	addlt	r2, r2, r3
 800a4ea:	1b9e      	subge	r6, r3, r6
 800a4ec:	9b04      	ldr	r3, [sp, #16]
 800a4ee:	bfbc      	itt	lt
 800a4f0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a4f2:	2600      	movlt	r6, #0
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	bfb7      	itett	lt
 800a4f8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a4fc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a500:	1a9d      	sublt	r5, r3, r2
 800a502:	2300      	movlt	r3, #0
 800a504:	e741      	b.n	800a38a <_dtoa_r+0x742>
 800a506:	9e08      	ldr	r6, [sp, #32]
 800a508:	9d05      	ldr	r5, [sp, #20]
 800a50a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a50c:	e748      	b.n	800a3a0 <_dtoa_r+0x758>
 800a50e:	9a08      	ldr	r2, [sp, #32]
 800a510:	e770      	b.n	800a3f4 <_dtoa_r+0x7ac>
 800a512:	9b07      	ldr	r3, [sp, #28]
 800a514:	2b01      	cmp	r3, #1
 800a516:	dc19      	bgt.n	800a54c <_dtoa_r+0x904>
 800a518:	9b02      	ldr	r3, [sp, #8]
 800a51a:	b9bb      	cbnz	r3, 800a54c <_dtoa_r+0x904>
 800a51c:	9b03      	ldr	r3, [sp, #12]
 800a51e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a522:	b99b      	cbnz	r3, 800a54c <_dtoa_r+0x904>
 800a524:	9b03      	ldr	r3, [sp, #12]
 800a526:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a52a:	0d1b      	lsrs	r3, r3, #20
 800a52c:	051b      	lsls	r3, r3, #20
 800a52e:	b183      	cbz	r3, 800a552 <_dtoa_r+0x90a>
 800a530:	9b05      	ldr	r3, [sp, #20]
 800a532:	3301      	adds	r3, #1
 800a534:	9305      	str	r3, [sp, #20]
 800a536:	9b06      	ldr	r3, [sp, #24]
 800a538:	3301      	adds	r3, #1
 800a53a:	9306      	str	r3, [sp, #24]
 800a53c:	f04f 0801 	mov.w	r8, #1
 800a540:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a542:	2b00      	cmp	r3, #0
 800a544:	f47f af6f 	bne.w	800a426 <_dtoa_r+0x7de>
 800a548:	2001      	movs	r0, #1
 800a54a:	e774      	b.n	800a436 <_dtoa_r+0x7ee>
 800a54c:	f04f 0800 	mov.w	r8, #0
 800a550:	e7f6      	b.n	800a540 <_dtoa_r+0x8f8>
 800a552:	4698      	mov	r8, r3
 800a554:	e7f4      	b.n	800a540 <_dtoa_r+0x8f8>
 800a556:	d082      	beq.n	800a45e <_dtoa_r+0x816>
 800a558:	9a05      	ldr	r2, [sp, #20]
 800a55a:	331c      	adds	r3, #28
 800a55c:	441a      	add	r2, r3
 800a55e:	9205      	str	r2, [sp, #20]
 800a560:	9a06      	ldr	r2, [sp, #24]
 800a562:	441a      	add	r2, r3
 800a564:	441d      	add	r5, r3
 800a566:	9206      	str	r2, [sp, #24]
 800a568:	e779      	b.n	800a45e <_dtoa_r+0x816>
 800a56a:	4603      	mov	r3, r0
 800a56c:	e7f4      	b.n	800a558 <_dtoa_r+0x910>
 800a56e:	9b04      	ldr	r3, [sp, #16]
 800a570:	2b00      	cmp	r3, #0
 800a572:	dc37      	bgt.n	800a5e4 <_dtoa_r+0x99c>
 800a574:	9b07      	ldr	r3, [sp, #28]
 800a576:	2b02      	cmp	r3, #2
 800a578:	dd34      	ble.n	800a5e4 <_dtoa_r+0x99c>
 800a57a:	9b04      	ldr	r3, [sp, #16]
 800a57c:	9301      	str	r3, [sp, #4]
 800a57e:	9b01      	ldr	r3, [sp, #4]
 800a580:	b963      	cbnz	r3, 800a59c <_dtoa_r+0x954>
 800a582:	4631      	mov	r1, r6
 800a584:	2205      	movs	r2, #5
 800a586:	4620      	mov	r0, r4
 800a588:	f000 fab2 	bl	800aaf0 <__multadd>
 800a58c:	4601      	mov	r1, r0
 800a58e:	4606      	mov	r6, r0
 800a590:	4650      	mov	r0, sl
 800a592:	f000 fcc7 	bl	800af24 <__mcmp>
 800a596:	2800      	cmp	r0, #0
 800a598:	f73f adbb 	bgt.w	800a112 <_dtoa_r+0x4ca>
 800a59c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a59e:	9d00      	ldr	r5, [sp, #0]
 800a5a0:	ea6f 0b03 	mvn.w	fp, r3
 800a5a4:	f04f 0800 	mov.w	r8, #0
 800a5a8:	4631      	mov	r1, r6
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	f000 fa7e 	bl	800aaac <_Bfree>
 800a5b0:	2f00      	cmp	r7, #0
 800a5b2:	f43f aeab 	beq.w	800a30c <_dtoa_r+0x6c4>
 800a5b6:	f1b8 0f00 	cmp.w	r8, #0
 800a5ba:	d005      	beq.n	800a5c8 <_dtoa_r+0x980>
 800a5bc:	45b8      	cmp	r8, r7
 800a5be:	d003      	beq.n	800a5c8 <_dtoa_r+0x980>
 800a5c0:	4641      	mov	r1, r8
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	f000 fa72 	bl	800aaac <_Bfree>
 800a5c8:	4639      	mov	r1, r7
 800a5ca:	4620      	mov	r0, r4
 800a5cc:	f000 fa6e 	bl	800aaac <_Bfree>
 800a5d0:	e69c      	b.n	800a30c <_dtoa_r+0x6c4>
 800a5d2:	2600      	movs	r6, #0
 800a5d4:	4637      	mov	r7, r6
 800a5d6:	e7e1      	b.n	800a59c <_dtoa_r+0x954>
 800a5d8:	46bb      	mov	fp, r7
 800a5da:	4637      	mov	r7, r6
 800a5dc:	e599      	b.n	800a112 <_dtoa_r+0x4ca>
 800a5de:	bf00      	nop
 800a5e0:	40240000 	.word	0x40240000
 800a5e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	f000 80c8 	beq.w	800a77c <_dtoa_r+0xb34>
 800a5ec:	9b04      	ldr	r3, [sp, #16]
 800a5ee:	9301      	str	r3, [sp, #4]
 800a5f0:	2d00      	cmp	r5, #0
 800a5f2:	dd05      	ble.n	800a600 <_dtoa_r+0x9b8>
 800a5f4:	4639      	mov	r1, r7
 800a5f6:	462a      	mov	r2, r5
 800a5f8:	4620      	mov	r0, r4
 800a5fa:	f000 fc27 	bl	800ae4c <__lshift>
 800a5fe:	4607      	mov	r7, r0
 800a600:	f1b8 0f00 	cmp.w	r8, #0
 800a604:	d05b      	beq.n	800a6be <_dtoa_r+0xa76>
 800a606:	6879      	ldr	r1, [r7, #4]
 800a608:	4620      	mov	r0, r4
 800a60a:	f000 fa0f 	bl	800aa2c <_Balloc>
 800a60e:	4605      	mov	r5, r0
 800a610:	b928      	cbnz	r0, 800a61e <_dtoa_r+0x9d6>
 800a612:	4b83      	ldr	r3, [pc, #524]	; (800a820 <_dtoa_r+0xbd8>)
 800a614:	4602      	mov	r2, r0
 800a616:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a61a:	f7ff bb2e 	b.w	8009c7a <_dtoa_r+0x32>
 800a61e:	693a      	ldr	r2, [r7, #16]
 800a620:	3202      	adds	r2, #2
 800a622:	0092      	lsls	r2, r2, #2
 800a624:	f107 010c 	add.w	r1, r7, #12
 800a628:	300c      	adds	r0, #12
 800a62a:	f000 ffab 	bl	800b584 <memcpy>
 800a62e:	2201      	movs	r2, #1
 800a630:	4629      	mov	r1, r5
 800a632:	4620      	mov	r0, r4
 800a634:	f000 fc0a 	bl	800ae4c <__lshift>
 800a638:	9b00      	ldr	r3, [sp, #0]
 800a63a:	3301      	adds	r3, #1
 800a63c:	9304      	str	r3, [sp, #16]
 800a63e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a642:	4413      	add	r3, r2
 800a644:	9308      	str	r3, [sp, #32]
 800a646:	9b02      	ldr	r3, [sp, #8]
 800a648:	f003 0301 	and.w	r3, r3, #1
 800a64c:	46b8      	mov	r8, r7
 800a64e:	9306      	str	r3, [sp, #24]
 800a650:	4607      	mov	r7, r0
 800a652:	9b04      	ldr	r3, [sp, #16]
 800a654:	4631      	mov	r1, r6
 800a656:	3b01      	subs	r3, #1
 800a658:	4650      	mov	r0, sl
 800a65a:	9301      	str	r3, [sp, #4]
 800a65c:	f7ff fa6b 	bl	8009b36 <quorem>
 800a660:	4641      	mov	r1, r8
 800a662:	9002      	str	r0, [sp, #8]
 800a664:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a668:	4650      	mov	r0, sl
 800a66a:	f000 fc5b 	bl	800af24 <__mcmp>
 800a66e:	463a      	mov	r2, r7
 800a670:	9005      	str	r0, [sp, #20]
 800a672:	4631      	mov	r1, r6
 800a674:	4620      	mov	r0, r4
 800a676:	f000 fc71 	bl	800af5c <__mdiff>
 800a67a:	68c2      	ldr	r2, [r0, #12]
 800a67c:	4605      	mov	r5, r0
 800a67e:	bb02      	cbnz	r2, 800a6c2 <_dtoa_r+0xa7a>
 800a680:	4601      	mov	r1, r0
 800a682:	4650      	mov	r0, sl
 800a684:	f000 fc4e 	bl	800af24 <__mcmp>
 800a688:	4602      	mov	r2, r0
 800a68a:	4629      	mov	r1, r5
 800a68c:	4620      	mov	r0, r4
 800a68e:	9209      	str	r2, [sp, #36]	; 0x24
 800a690:	f000 fa0c 	bl	800aaac <_Bfree>
 800a694:	9b07      	ldr	r3, [sp, #28]
 800a696:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a698:	9d04      	ldr	r5, [sp, #16]
 800a69a:	ea43 0102 	orr.w	r1, r3, r2
 800a69e:	9b06      	ldr	r3, [sp, #24]
 800a6a0:	4319      	orrs	r1, r3
 800a6a2:	d110      	bne.n	800a6c6 <_dtoa_r+0xa7e>
 800a6a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a6a8:	d029      	beq.n	800a6fe <_dtoa_r+0xab6>
 800a6aa:	9b05      	ldr	r3, [sp, #20]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	dd02      	ble.n	800a6b6 <_dtoa_r+0xa6e>
 800a6b0:	9b02      	ldr	r3, [sp, #8]
 800a6b2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a6b6:	9b01      	ldr	r3, [sp, #4]
 800a6b8:	f883 9000 	strb.w	r9, [r3]
 800a6bc:	e774      	b.n	800a5a8 <_dtoa_r+0x960>
 800a6be:	4638      	mov	r0, r7
 800a6c0:	e7ba      	b.n	800a638 <_dtoa_r+0x9f0>
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	e7e1      	b.n	800a68a <_dtoa_r+0xa42>
 800a6c6:	9b05      	ldr	r3, [sp, #20]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	db04      	blt.n	800a6d6 <_dtoa_r+0xa8e>
 800a6cc:	9907      	ldr	r1, [sp, #28]
 800a6ce:	430b      	orrs	r3, r1
 800a6d0:	9906      	ldr	r1, [sp, #24]
 800a6d2:	430b      	orrs	r3, r1
 800a6d4:	d120      	bne.n	800a718 <_dtoa_r+0xad0>
 800a6d6:	2a00      	cmp	r2, #0
 800a6d8:	dded      	ble.n	800a6b6 <_dtoa_r+0xa6e>
 800a6da:	4651      	mov	r1, sl
 800a6dc:	2201      	movs	r2, #1
 800a6de:	4620      	mov	r0, r4
 800a6e0:	f000 fbb4 	bl	800ae4c <__lshift>
 800a6e4:	4631      	mov	r1, r6
 800a6e6:	4682      	mov	sl, r0
 800a6e8:	f000 fc1c 	bl	800af24 <__mcmp>
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	dc03      	bgt.n	800a6f8 <_dtoa_r+0xab0>
 800a6f0:	d1e1      	bne.n	800a6b6 <_dtoa_r+0xa6e>
 800a6f2:	f019 0f01 	tst.w	r9, #1
 800a6f6:	d0de      	beq.n	800a6b6 <_dtoa_r+0xa6e>
 800a6f8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a6fc:	d1d8      	bne.n	800a6b0 <_dtoa_r+0xa68>
 800a6fe:	9a01      	ldr	r2, [sp, #4]
 800a700:	2339      	movs	r3, #57	; 0x39
 800a702:	7013      	strb	r3, [r2, #0]
 800a704:	462b      	mov	r3, r5
 800a706:	461d      	mov	r5, r3
 800a708:	3b01      	subs	r3, #1
 800a70a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a70e:	2a39      	cmp	r2, #57	; 0x39
 800a710:	d06c      	beq.n	800a7ec <_dtoa_r+0xba4>
 800a712:	3201      	adds	r2, #1
 800a714:	701a      	strb	r2, [r3, #0]
 800a716:	e747      	b.n	800a5a8 <_dtoa_r+0x960>
 800a718:	2a00      	cmp	r2, #0
 800a71a:	dd07      	ble.n	800a72c <_dtoa_r+0xae4>
 800a71c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a720:	d0ed      	beq.n	800a6fe <_dtoa_r+0xab6>
 800a722:	9a01      	ldr	r2, [sp, #4]
 800a724:	f109 0301 	add.w	r3, r9, #1
 800a728:	7013      	strb	r3, [r2, #0]
 800a72a:	e73d      	b.n	800a5a8 <_dtoa_r+0x960>
 800a72c:	9b04      	ldr	r3, [sp, #16]
 800a72e:	9a08      	ldr	r2, [sp, #32]
 800a730:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a734:	4293      	cmp	r3, r2
 800a736:	d043      	beq.n	800a7c0 <_dtoa_r+0xb78>
 800a738:	4651      	mov	r1, sl
 800a73a:	2300      	movs	r3, #0
 800a73c:	220a      	movs	r2, #10
 800a73e:	4620      	mov	r0, r4
 800a740:	f000 f9d6 	bl	800aaf0 <__multadd>
 800a744:	45b8      	cmp	r8, r7
 800a746:	4682      	mov	sl, r0
 800a748:	f04f 0300 	mov.w	r3, #0
 800a74c:	f04f 020a 	mov.w	r2, #10
 800a750:	4641      	mov	r1, r8
 800a752:	4620      	mov	r0, r4
 800a754:	d107      	bne.n	800a766 <_dtoa_r+0xb1e>
 800a756:	f000 f9cb 	bl	800aaf0 <__multadd>
 800a75a:	4680      	mov	r8, r0
 800a75c:	4607      	mov	r7, r0
 800a75e:	9b04      	ldr	r3, [sp, #16]
 800a760:	3301      	adds	r3, #1
 800a762:	9304      	str	r3, [sp, #16]
 800a764:	e775      	b.n	800a652 <_dtoa_r+0xa0a>
 800a766:	f000 f9c3 	bl	800aaf0 <__multadd>
 800a76a:	4639      	mov	r1, r7
 800a76c:	4680      	mov	r8, r0
 800a76e:	2300      	movs	r3, #0
 800a770:	220a      	movs	r2, #10
 800a772:	4620      	mov	r0, r4
 800a774:	f000 f9bc 	bl	800aaf0 <__multadd>
 800a778:	4607      	mov	r7, r0
 800a77a:	e7f0      	b.n	800a75e <_dtoa_r+0xb16>
 800a77c:	9b04      	ldr	r3, [sp, #16]
 800a77e:	9301      	str	r3, [sp, #4]
 800a780:	9d00      	ldr	r5, [sp, #0]
 800a782:	4631      	mov	r1, r6
 800a784:	4650      	mov	r0, sl
 800a786:	f7ff f9d6 	bl	8009b36 <quorem>
 800a78a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a78e:	9b00      	ldr	r3, [sp, #0]
 800a790:	f805 9b01 	strb.w	r9, [r5], #1
 800a794:	1aea      	subs	r2, r5, r3
 800a796:	9b01      	ldr	r3, [sp, #4]
 800a798:	4293      	cmp	r3, r2
 800a79a:	dd07      	ble.n	800a7ac <_dtoa_r+0xb64>
 800a79c:	4651      	mov	r1, sl
 800a79e:	2300      	movs	r3, #0
 800a7a0:	220a      	movs	r2, #10
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	f000 f9a4 	bl	800aaf0 <__multadd>
 800a7a8:	4682      	mov	sl, r0
 800a7aa:	e7ea      	b.n	800a782 <_dtoa_r+0xb3a>
 800a7ac:	9b01      	ldr	r3, [sp, #4]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	bfc8      	it	gt
 800a7b2:	461d      	movgt	r5, r3
 800a7b4:	9b00      	ldr	r3, [sp, #0]
 800a7b6:	bfd8      	it	le
 800a7b8:	2501      	movle	r5, #1
 800a7ba:	441d      	add	r5, r3
 800a7bc:	f04f 0800 	mov.w	r8, #0
 800a7c0:	4651      	mov	r1, sl
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	4620      	mov	r0, r4
 800a7c6:	f000 fb41 	bl	800ae4c <__lshift>
 800a7ca:	4631      	mov	r1, r6
 800a7cc:	4682      	mov	sl, r0
 800a7ce:	f000 fba9 	bl	800af24 <__mcmp>
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	dc96      	bgt.n	800a704 <_dtoa_r+0xabc>
 800a7d6:	d102      	bne.n	800a7de <_dtoa_r+0xb96>
 800a7d8:	f019 0f01 	tst.w	r9, #1
 800a7dc:	d192      	bne.n	800a704 <_dtoa_r+0xabc>
 800a7de:	462b      	mov	r3, r5
 800a7e0:	461d      	mov	r5, r3
 800a7e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7e6:	2a30      	cmp	r2, #48	; 0x30
 800a7e8:	d0fa      	beq.n	800a7e0 <_dtoa_r+0xb98>
 800a7ea:	e6dd      	b.n	800a5a8 <_dtoa_r+0x960>
 800a7ec:	9a00      	ldr	r2, [sp, #0]
 800a7ee:	429a      	cmp	r2, r3
 800a7f0:	d189      	bne.n	800a706 <_dtoa_r+0xabe>
 800a7f2:	f10b 0b01 	add.w	fp, fp, #1
 800a7f6:	2331      	movs	r3, #49	; 0x31
 800a7f8:	e796      	b.n	800a728 <_dtoa_r+0xae0>
 800a7fa:	4b0a      	ldr	r3, [pc, #40]	; (800a824 <_dtoa_r+0xbdc>)
 800a7fc:	f7ff ba99 	b.w	8009d32 <_dtoa_r+0xea>
 800a800:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a802:	2b00      	cmp	r3, #0
 800a804:	f47f aa6d 	bne.w	8009ce2 <_dtoa_r+0x9a>
 800a808:	4b07      	ldr	r3, [pc, #28]	; (800a828 <_dtoa_r+0xbe0>)
 800a80a:	f7ff ba92 	b.w	8009d32 <_dtoa_r+0xea>
 800a80e:	9b01      	ldr	r3, [sp, #4]
 800a810:	2b00      	cmp	r3, #0
 800a812:	dcb5      	bgt.n	800a780 <_dtoa_r+0xb38>
 800a814:	9b07      	ldr	r3, [sp, #28]
 800a816:	2b02      	cmp	r3, #2
 800a818:	f73f aeb1 	bgt.w	800a57e <_dtoa_r+0x936>
 800a81c:	e7b0      	b.n	800a780 <_dtoa_r+0xb38>
 800a81e:	bf00      	nop
 800a820:	0800bec8 	.word	0x0800bec8
 800a824:	0800be28 	.word	0x0800be28
 800a828:	0800be4c 	.word	0x0800be4c

0800a82c <_free_r>:
 800a82c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a82e:	2900      	cmp	r1, #0
 800a830:	d044      	beq.n	800a8bc <_free_r+0x90>
 800a832:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a836:	9001      	str	r0, [sp, #4]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f1a1 0404 	sub.w	r4, r1, #4
 800a83e:	bfb8      	it	lt
 800a840:	18e4      	addlt	r4, r4, r3
 800a842:	f000 f8e7 	bl	800aa14 <__malloc_lock>
 800a846:	4a1e      	ldr	r2, [pc, #120]	; (800a8c0 <_free_r+0x94>)
 800a848:	9801      	ldr	r0, [sp, #4]
 800a84a:	6813      	ldr	r3, [r2, #0]
 800a84c:	b933      	cbnz	r3, 800a85c <_free_r+0x30>
 800a84e:	6063      	str	r3, [r4, #4]
 800a850:	6014      	str	r4, [r2, #0]
 800a852:	b003      	add	sp, #12
 800a854:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a858:	f000 b8e2 	b.w	800aa20 <__malloc_unlock>
 800a85c:	42a3      	cmp	r3, r4
 800a85e:	d908      	bls.n	800a872 <_free_r+0x46>
 800a860:	6825      	ldr	r5, [r4, #0]
 800a862:	1961      	adds	r1, r4, r5
 800a864:	428b      	cmp	r3, r1
 800a866:	bf01      	itttt	eq
 800a868:	6819      	ldreq	r1, [r3, #0]
 800a86a:	685b      	ldreq	r3, [r3, #4]
 800a86c:	1949      	addeq	r1, r1, r5
 800a86e:	6021      	streq	r1, [r4, #0]
 800a870:	e7ed      	b.n	800a84e <_free_r+0x22>
 800a872:	461a      	mov	r2, r3
 800a874:	685b      	ldr	r3, [r3, #4]
 800a876:	b10b      	cbz	r3, 800a87c <_free_r+0x50>
 800a878:	42a3      	cmp	r3, r4
 800a87a:	d9fa      	bls.n	800a872 <_free_r+0x46>
 800a87c:	6811      	ldr	r1, [r2, #0]
 800a87e:	1855      	adds	r5, r2, r1
 800a880:	42a5      	cmp	r5, r4
 800a882:	d10b      	bne.n	800a89c <_free_r+0x70>
 800a884:	6824      	ldr	r4, [r4, #0]
 800a886:	4421      	add	r1, r4
 800a888:	1854      	adds	r4, r2, r1
 800a88a:	42a3      	cmp	r3, r4
 800a88c:	6011      	str	r1, [r2, #0]
 800a88e:	d1e0      	bne.n	800a852 <_free_r+0x26>
 800a890:	681c      	ldr	r4, [r3, #0]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	6053      	str	r3, [r2, #4]
 800a896:	440c      	add	r4, r1
 800a898:	6014      	str	r4, [r2, #0]
 800a89a:	e7da      	b.n	800a852 <_free_r+0x26>
 800a89c:	d902      	bls.n	800a8a4 <_free_r+0x78>
 800a89e:	230c      	movs	r3, #12
 800a8a0:	6003      	str	r3, [r0, #0]
 800a8a2:	e7d6      	b.n	800a852 <_free_r+0x26>
 800a8a4:	6825      	ldr	r5, [r4, #0]
 800a8a6:	1961      	adds	r1, r4, r5
 800a8a8:	428b      	cmp	r3, r1
 800a8aa:	bf04      	itt	eq
 800a8ac:	6819      	ldreq	r1, [r3, #0]
 800a8ae:	685b      	ldreq	r3, [r3, #4]
 800a8b0:	6063      	str	r3, [r4, #4]
 800a8b2:	bf04      	itt	eq
 800a8b4:	1949      	addeq	r1, r1, r5
 800a8b6:	6021      	streq	r1, [r4, #0]
 800a8b8:	6054      	str	r4, [r2, #4]
 800a8ba:	e7ca      	b.n	800a852 <_free_r+0x26>
 800a8bc:	b003      	add	sp, #12
 800a8be:	bd30      	pop	{r4, r5, pc}
 800a8c0:	2000074c 	.word	0x2000074c

0800a8c4 <malloc>:
 800a8c4:	4b02      	ldr	r3, [pc, #8]	; (800a8d0 <malloc+0xc>)
 800a8c6:	4601      	mov	r1, r0
 800a8c8:	6818      	ldr	r0, [r3, #0]
 800a8ca:	f000 b823 	b.w	800a914 <_malloc_r>
 800a8ce:	bf00      	nop
 800a8d0:	20000084 	.word	0x20000084

0800a8d4 <sbrk_aligned>:
 800a8d4:	b570      	push	{r4, r5, r6, lr}
 800a8d6:	4e0e      	ldr	r6, [pc, #56]	; (800a910 <sbrk_aligned+0x3c>)
 800a8d8:	460c      	mov	r4, r1
 800a8da:	6831      	ldr	r1, [r6, #0]
 800a8dc:	4605      	mov	r5, r0
 800a8de:	b911      	cbnz	r1, 800a8e6 <sbrk_aligned+0x12>
 800a8e0:	f000 fe40 	bl	800b564 <_sbrk_r>
 800a8e4:	6030      	str	r0, [r6, #0]
 800a8e6:	4621      	mov	r1, r4
 800a8e8:	4628      	mov	r0, r5
 800a8ea:	f000 fe3b 	bl	800b564 <_sbrk_r>
 800a8ee:	1c43      	adds	r3, r0, #1
 800a8f0:	d00a      	beq.n	800a908 <sbrk_aligned+0x34>
 800a8f2:	1cc4      	adds	r4, r0, #3
 800a8f4:	f024 0403 	bic.w	r4, r4, #3
 800a8f8:	42a0      	cmp	r0, r4
 800a8fa:	d007      	beq.n	800a90c <sbrk_aligned+0x38>
 800a8fc:	1a21      	subs	r1, r4, r0
 800a8fe:	4628      	mov	r0, r5
 800a900:	f000 fe30 	bl	800b564 <_sbrk_r>
 800a904:	3001      	adds	r0, #1
 800a906:	d101      	bne.n	800a90c <sbrk_aligned+0x38>
 800a908:	f04f 34ff 	mov.w	r4, #4294967295
 800a90c:	4620      	mov	r0, r4
 800a90e:	bd70      	pop	{r4, r5, r6, pc}
 800a910:	20000750 	.word	0x20000750

0800a914 <_malloc_r>:
 800a914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a918:	1ccd      	adds	r5, r1, #3
 800a91a:	f025 0503 	bic.w	r5, r5, #3
 800a91e:	3508      	adds	r5, #8
 800a920:	2d0c      	cmp	r5, #12
 800a922:	bf38      	it	cc
 800a924:	250c      	movcc	r5, #12
 800a926:	2d00      	cmp	r5, #0
 800a928:	4607      	mov	r7, r0
 800a92a:	db01      	blt.n	800a930 <_malloc_r+0x1c>
 800a92c:	42a9      	cmp	r1, r5
 800a92e:	d905      	bls.n	800a93c <_malloc_r+0x28>
 800a930:	230c      	movs	r3, #12
 800a932:	603b      	str	r3, [r7, #0]
 800a934:	2600      	movs	r6, #0
 800a936:	4630      	mov	r0, r6
 800a938:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a93c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800aa10 <_malloc_r+0xfc>
 800a940:	f000 f868 	bl	800aa14 <__malloc_lock>
 800a944:	f8d8 3000 	ldr.w	r3, [r8]
 800a948:	461c      	mov	r4, r3
 800a94a:	bb5c      	cbnz	r4, 800a9a4 <_malloc_r+0x90>
 800a94c:	4629      	mov	r1, r5
 800a94e:	4638      	mov	r0, r7
 800a950:	f7ff ffc0 	bl	800a8d4 <sbrk_aligned>
 800a954:	1c43      	adds	r3, r0, #1
 800a956:	4604      	mov	r4, r0
 800a958:	d155      	bne.n	800aa06 <_malloc_r+0xf2>
 800a95a:	f8d8 4000 	ldr.w	r4, [r8]
 800a95e:	4626      	mov	r6, r4
 800a960:	2e00      	cmp	r6, #0
 800a962:	d145      	bne.n	800a9f0 <_malloc_r+0xdc>
 800a964:	2c00      	cmp	r4, #0
 800a966:	d048      	beq.n	800a9fa <_malloc_r+0xe6>
 800a968:	6823      	ldr	r3, [r4, #0]
 800a96a:	4631      	mov	r1, r6
 800a96c:	4638      	mov	r0, r7
 800a96e:	eb04 0903 	add.w	r9, r4, r3
 800a972:	f000 fdf7 	bl	800b564 <_sbrk_r>
 800a976:	4581      	cmp	r9, r0
 800a978:	d13f      	bne.n	800a9fa <_malloc_r+0xe6>
 800a97a:	6821      	ldr	r1, [r4, #0]
 800a97c:	1a6d      	subs	r5, r5, r1
 800a97e:	4629      	mov	r1, r5
 800a980:	4638      	mov	r0, r7
 800a982:	f7ff ffa7 	bl	800a8d4 <sbrk_aligned>
 800a986:	3001      	adds	r0, #1
 800a988:	d037      	beq.n	800a9fa <_malloc_r+0xe6>
 800a98a:	6823      	ldr	r3, [r4, #0]
 800a98c:	442b      	add	r3, r5
 800a98e:	6023      	str	r3, [r4, #0]
 800a990:	f8d8 3000 	ldr.w	r3, [r8]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d038      	beq.n	800aa0a <_malloc_r+0xf6>
 800a998:	685a      	ldr	r2, [r3, #4]
 800a99a:	42a2      	cmp	r2, r4
 800a99c:	d12b      	bne.n	800a9f6 <_malloc_r+0xe2>
 800a99e:	2200      	movs	r2, #0
 800a9a0:	605a      	str	r2, [r3, #4]
 800a9a2:	e00f      	b.n	800a9c4 <_malloc_r+0xb0>
 800a9a4:	6822      	ldr	r2, [r4, #0]
 800a9a6:	1b52      	subs	r2, r2, r5
 800a9a8:	d41f      	bmi.n	800a9ea <_malloc_r+0xd6>
 800a9aa:	2a0b      	cmp	r2, #11
 800a9ac:	d917      	bls.n	800a9de <_malloc_r+0xca>
 800a9ae:	1961      	adds	r1, r4, r5
 800a9b0:	42a3      	cmp	r3, r4
 800a9b2:	6025      	str	r5, [r4, #0]
 800a9b4:	bf18      	it	ne
 800a9b6:	6059      	strne	r1, [r3, #4]
 800a9b8:	6863      	ldr	r3, [r4, #4]
 800a9ba:	bf08      	it	eq
 800a9bc:	f8c8 1000 	streq.w	r1, [r8]
 800a9c0:	5162      	str	r2, [r4, r5]
 800a9c2:	604b      	str	r3, [r1, #4]
 800a9c4:	4638      	mov	r0, r7
 800a9c6:	f104 060b 	add.w	r6, r4, #11
 800a9ca:	f000 f829 	bl	800aa20 <__malloc_unlock>
 800a9ce:	f026 0607 	bic.w	r6, r6, #7
 800a9d2:	1d23      	adds	r3, r4, #4
 800a9d4:	1af2      	subs	r2, r6, r3
 800a9d6:	d0ae      	beq.n	800a936 <_malloc_r+0x22>
 800a9d8:	1b9b      	subs	r3, r3, r6
 800a9da:	50a3      	str	r3, [r4, r2]
 800a9dc:	e7ab      	b.n	800a936 <_malloc_r+0x22>
 800a9de:	42a3      	cmp	r3, r4
 800a9e0:	6862      	ldr	r2, [r4, #4]
 800a9e2:	d1dd      	bne.n	800a9a0 <_malloc_r+0x8c>
 800a9e4:	f8c8 2000 	str.w	r2, [r8]
 800a9e8:	e7ec      	b.n	800a9c4 <_malloc_r+0xb0>
 800a9ea:	4623      	mov	r3, r4
 800a9ec:	6864      	ldr	r4, [r4, #4]
 800a9ee:	e7ac      	b.n	800a94a <_malloc_r+0x36>
 800a9f0:	4634      	mov	r4, r6
 800a9f2:	6876      	ldr	r6, [r6, #4]
 800a9f4:	e7b4      	b.n	800a960 <_malloc_r+0x4c>
 800a9f6:	4613      	mov	r3, r2
 800a9f8:	e7cc      	b.n	800a994 <_malloc_r+0x80>
 800a9fa:	230c      	movs	r3, #12
 800a9fc:	603b      	str	r3, [r7, #0]
 800a9fe:	4638      	mov	r0, r7
 800aa00:	f000 f80e 	bl	800aa20 <__malloc_unlock>
 800aa04:	e797      	b.n	800a936 <_malloc_r+0x22>
 800aa06:	6025      	str	r5, [r4, #0]
 800aa08:	e7dc      	b.n	800a9c4 <_malloc_r+0xb0>
 800aa0a:	605b      	str	r3, [r3, #4]
 800aa0c:	deff      	udf	#255	; 0xff
 800aa0e:	bf00      	nop
 800aa10:	2000074c 	.word	0x2000074c

0800aa14 <__malloc_lock>:
 800aa14:	4801      	ldr	r0, [pc, #4]	; (800aa1c <__malloc_lock+0x8>)
 800aa16:	f7ff b88c 	b.w	8009b32 <__retarget_lock_acquire_recursive>
 800aa1a:	bf00      	nop
 800aa1c:	20000748 	.word	0x20000748

0800aa20 <__malloc_unlock>:
 800aa20:	4801      	ldr	r0, [pc, #4]	; (800aa28 <__malloc_unlock+0x8>)
 800aa22:	f7ff b887 	b.w	8009b34 <__retarget_lock_release_recursive>
 800aa26:	bf00      	nop
 800aa28:	20000748 	.word	0x20000748

0800aa2c <_Balloc>:
 800aa2c:	b570      	push	{r4, r5, r6, lr}
 800aa2e:	69c6      	ldr	r6, [r0, #28]
 800aa30:	4604      	mov	r4, r0
 800aa32:	460d      	mov	r5, r1
 800aa34:	b976      	cbnz	r6, 800aa54 <_Balloc+0x28>
 800aa36:	2010      	movs	r0, #16
 800aa38:	f7ff ff44 	bl	800a8c4 <malloc>
 800aa3c:	4602      	mov	r2, r0
 800aa3e:	61e0      	str	r0, [r4, #28]
 800aa40:	b920      	cbnz	r0, 800aa4c <_Balloc+0x20>
 800aa42:	4b18      	ldr	r3, [pc, #96]	; (800aaa4 <_Balloc+0x78>)
 800aa44:	4818      	ldr	r0, [pc, #96]	; (800aaa8 <_Balloc+0x7c>)
 800aa46:	216b      	movs	r1, #107	; 0x6b
 800aa48:	f000 fdaa 	bl	800b5a0 <__assert_func>
 800aa4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa50:	6006      	str	r6, [r0, #0]
 800aa52:	60c6      	str	r6, [r0, #12]
 800aa54:	69e6      	ldr	r6, [r4, #28]
 800aa56:	68f3      	ldr	r3, [r6, #12]
 800aa58:	b183      	cbz	r3, 800aa7c <_Balloc+0x50>
 800aa5a:	69e3      	ldr	r3, [r4, #28]
 800aa5c:	68db      	ldr	r3, [r3, #12]
 800aa5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aa62:	b9b8      	cbnz	r0, 800aa94 <_Balloc+0x68>
 800aa64:	2101      	movs	r1, #1
 800aa66:	fa01 f605 	lsl.w	r6, r1, r5
 800aa6a:	1d72      	adds	r2, r6, #5
 800aa6c:	0092      	lsls	r2, r2, #2
 800aa6e:	4620      	mov	r0, r4
 800aa70:	f000 fdb4 	bl	800b5dc <_calloc_r>
 800aa74:	b160      	cbz	r0, 800aa90 <_Balloc+0x64>
 800aa76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aa7a:	e00e      	b.n	800aa9a <_Balloc+0x6e>
 800aa7c:	2221      	movs	r2, #33	; 0x21
 800aa7e:	2104      	movs	r1, #4
 800aa80:	4620      	mov	r0, r4
 800aa82:	f000 fdab 	bl	800b5dc <_calloc_r>
 800aa86:	69e3      	ldr	r3, [r4, #28]
 800aa88:	60f0      	str	r0, [r6, #12]
 800aa8a:	68db      	ldr	r3, [r3, #12]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d1e4      	bne.n	800aa5a <_Balloc+0x2e>
 800aa90:	2000      	movs	r0, #0
 800aa92:	bd70      	pop	{r4, r5, r6, pc}
 800aa94:	6802      	ldr	r2, [r0, #0]
 800aa96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aaa0:	e7f7      	b.n	800aa92 <_Balloc+0x66>
 800aaa2:	bf00      	nop
 800aaa4:	0800be59 	.word	0x0800be59
 800aaa8:	0800bed9 	.word	0x0800bed9

0800aaac <_Bfree>:
 800aaac:	b570      	push	{r4, r5, r6, lr}
 800aaae:	69c6      	ldr	r6, [r0, #28]
 800aab0:	4605      	mov	r5, r0
 800aab2:	460c      	mov	r4, r1
 800aab4:	b976      	cbnz	r6, 800aad4 <_Bfree+0x28>
 800aab6:	2010      	movs	r0, #16
 800aab8:	f7ff ff04 	bl	800a8c4 <malloc>
 800aabc:	4602      	mov	r2, r0
 800aabe:	61e8      	str	r0, [r5, #28]
 800aac0:	b920      	cbnz	r0, 800aacc <_Bfree+0x20>
 800aac2:	4b09      	ldr	r3, [pc, #36]	; (800aae8 <_Bfree+0x3c>)
 800aac4:	4809      	ldr	r0, [pc, #36]	; (800aaec <_Bfree+0x40>)
 800aac6:	218f      	movs	r1, #143	; 0x8f
 800aac8:	f000 fd6a 	bl	800b5a0 <__assert_func>
 800aacc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aad0:	6006      	str	r6, [r0, #0]
 800aad2:	60c6      	str	r6, [r0, #12]
 800aad4:	b13c      	cbz	r4, 800aae6 <_Bfree+0x3a>
 800aad6:	69eb      	ldr	r3, [r5, #28]
 800aad8:	6862      	ldr	r2, [r4, #4]
 800aada:	68db      	ldr	r3, [r3, #12]
 800aadc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aae0:	6021      	str	r1, [r4, #0]
 800aae2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aae6:	bd70      	pop	{r4, r5, r6, pc}
 800aae8:	0800be59 	.word	0x0800be59
 800aaec:	0800bed9 	.word	0x0800bed9

0800aaf0 <__multadd>:
 800aaf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaf4:	690d      	ldr	r5, [r1, #16]
 800aaf6:	4607      	mov	r7, r0
 800aaf8:	460c      	mov	r4, r1
 800aafa:	461e      	mov	r6, r3
 800aafc:	f101 0c14 	add.w	ip, r1, #20
 800ab00:	2000      	movs	r0, #0
 800ab02:	f8dc 3000 	ldr.w	r3, [ip]
 800ab06:	b299      	uxth	r1, r3
 800ab08:	fb02 6101 	mla	r1, r2, r1, r6
 800ab0c:	0c1e      	lsrs	r6, r3, #16
 800ab0e:	0c0b      	lsrs	r3, r1, #16
 800ab10:	fb02 3306 	mla	r3, r2, r6, r3
 800ab14:	b289      	uxth	r1, r1
 800ab16:	3001      	adds	r0, #1
 800ab18:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab1c:	4285      	cmp	r5, r0
 800ab1e:	f84c 1b04 	str.w	r1, [ip], #4
 800ab22:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab26:	dcec      	bgt.n	800ab02 <__multadd+0x12>
 800ab28:	b30e      	cbz	r6, 800ab6e <__multadd+0x7e>
 800ab2a:	68a3      	ldr	r3, [r4, #8]
 800ab2c:	42ab      	cmp	r3, r5
 800ab2e:	dc19      	bgt.n	800ab64 <__multadd+0x74>
 800ab30:	6861      	ldr	r1, [r4, #4]
 800ab32:	4638      	mov	r0, r7
 800ab34:	3101      	adds	r1, #1
 800ab36:	f7ff ff79 	bl	800aa2c <_Balloc>
 800ab3a:	4680      	mov	r8, r0
 800ab3c:	b928      	cbnz	r0, 800ab4a <__multadd+0x5a>
 800ab3e:	4602      	mov	r2, r0
 800ab40:	4b0c      	ldr	r3, [pc, #48]	; (800ab74 <__multadd+0x84>)
 800ab42:	480d      	ldr	r0, [pc, #52]	; (800ab78 <__multadd+0x88>)
 800ab44:	21ba      	movs	r1, #186	; 0xba
 800ab46:	f000 fd2b 	bl	800b5a0 <__assert_func>
 800ab4a:	6922      	ldr	r2, [r4, #16]
 800ab4c:	3202      	adds	r2, #2
 800ab4e:	f104 010c 	add.w	r1, r4, #12
 800ab52:	0092      	lsls	r2, r2, #2
 800ab54:	300c      	adds	r0, #12
 800ab56:	f000 fd15 	bl	800b584 <memcpy>
 800ab5a:	4621      	mov	r1, r4
 800ab5c:	4638      	mov	r0, r7
 800ab5e:	f7ff ffa5 	bl	800aaac <_Bfree>
 800ab62:	4644      	mov	r4, r8
 800ab64:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab68:	3501      	adds	r5, #1
 800ab6a:	615e      	str	r6, [r3, #20]
 800ab6c:	6125      	str	r5, [r4, #16]
 800ab6e:	4620      	mov	r0, r4
 800ab70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab74:	0800bec8 	.word	0x0800bec8
 800ab78:	0800bed9 	.word	0x0800bed9

0800ab7c <__hi0bits>:
 800ab7c:	0c03      	lsrs	r3, r0, #16
 800ab7e:	041b      	lsls	r3, r3, #16
 800ab80:	b9d3      	cbnz	r3, 800abb8 <__hi0bits+0x3c>
 800ab82:	0400      	lsls	r0, r0, #16
 800ab84:	2310      	movs	r3, #16
 800ab86:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ab8a:	bf04      	itt	eq
 800ab8c:	0200      	lsleq	r0, r0, #8
 800ab8e:	3308      	addeq	r3, #8
 800ab90:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ab94:	bf04      	itt	eq
 800ab96:	0100      	lsleq	r0, r0, #4
 800ab98:	3304      	addeq	r3, #4
 800ab9a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ab9e:	bf04      	itt	eq
 800aba0:	0080      	lsleq	r0, r0, #2
 800aba2:	3302      	addeq	r3, #2
 800aba4:	2800      	cmp	r0, #0
 800aba6:	db05      	blt.n	800abb4 <__hi0bits+0x38>
 800aba8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800abac:	f103 0301 	add.w	r3, r3, #1
 800abb0:	bf08      	it	eq
 800abb2:	2320      	moveq	r3, #32
 800abb4:	4618      	mov	r0, r3
 800abb6:	4770      	bx	lr
 800abb8:	2300      	movs	r3, #0
 800abba:	e7e4      	b.n	800ab86 <__hi0bits+0xa>

0800abbc <__lo0bits>:
 800abbc:	6803      	ldr	r3, [r0, #0]
 800abbe:	f013 0207 	ands.w	r2, r3, #7
 800abc2:	d00c      	beq.n	800abde <__lo0bits+0x22>
 800abc4:	07d9      	lsls	r1, r3, #31
 800abc6:	d422      	bmi.n	800ac0e <__lo0bits+0x52>
 800abc8:	079a      	lsls	r2, r3, #30
 800abca:	bf49      	itett	mi
 800abcc:	085b      	lsrmi	r3, r3, #1
 800abce:	089b      	lsrpl	r3, r3, #2
 800abd0:	6003      	strmi	r3, [r0, #0]
 800abd2:	2201      	movmi	r2, #1
 800abd4:	bf5c      	itt	pl
 800abd6:	6003      	strpl	r3, [r0, #0]
 800abd8:	2202      	movpl	r2, #2
 800abda:	4610      	mov	r0, r2
 800abdc:	4770      	bx	lr
 800abde:	b299      	uxth	r1, r3
 800abe0:	b909      	cbnz	r1, 800abe6 <__lo0bits+0x2a>
 800abe2:	0c1b      	lsrs	r3, r3, #16
 800abe4:	2210      	movs	r2, #16
 800abe6:	b2d9      	uxtb	r1, r3
 800abe8:	b909      	cbnz	r1, 800abee <__lo0bits+0x32>
 800abea:	3208      	adds	r2, #8
 800abec:	0a1b      	lsrs	r3, r3, #8
 800abee:	0719      	lsls	r1, r3, #28
 800abf0:	bf04      	itt	eq
 800abf2:	091b      	lsreq	r3, r3, #4
 800abf4:	3204      	addeq	r2, #4
 800abf6:	0799      	lsls	r1, r3, #30
 800abf8:	bf04      	itt	eq
 800abfa:	089b      	lsreq	r3, r3, #2
 800abfc:	3202      	addeq	r2, #2
 800abfe:	07d9      	lsls	r1, r3, #31
 800ac00:	d403      	bmi.n	800ac0a <__lo0bits+0x4e>
 800ac02:	085b      	lsrs	r3, r3, #1
 800ac04:	f102 0201 	add.w	r2, r2, #1
 800ac08:	d003      	beq.n	800ac12 <__lo0bits+0x56>
 800ac0a:	6003      	str	r3, [r0, #0]
 800ac0c:	e7e5      	b.n	800abda <__lo0bits+0x1e>
 800ac0e:	2200      	movs	r2, #0
 800ac10:	e7e3      	b.n	800abda <__lo0bits+0x1e>
 800ac12:	2220      	movs	r2, #32
 800ac14:	e7e1      	b.n	800abda <__lo0bits+0x1e>
	...

0800ac18 <__i2b>:
 800ac18:	b510      	push	{r4, lr}
 800ac1a:	460c      	mov	r4, r1
 800ac1c:	2101      	movs	r1, #1
 800ac1e:	f7ff ff05 	bl	800aa2c <_Balloc>
 800ac22:	4602      	mov	r2, r0
 800ac24:	b928      	cbnz	r0, 800ac32 <__i2b+0x1a>
 800ac26:	4b05      	ldr	r3, [pc, #20]	; (800ac3c <__i2b+0x24>)
 800ac28:	4805      	ldr	r0, [pc, #20]	; (800ac40 <__i2b+0x28>)
 800ac2a:	f240 1145 	movw	r1, #325	; 0x145
 800ac2e:	f000 fcb7 	bl	800b5a0 <__assert_func>
 800ac32:	2301      	movs	r3, #1
 800ac34:	6144      	str	r4, [r0, #20]
 800ac36:	6103      	str	r3, [r0, #16]
 800ac38:	bd10      	pop	{r4, pc}
 800ac3a:	bf00      	nop
 800ac3c:	0800bec8 	.word	0x0800bec8
 800ac40:	0800bed9 	.word	0x0800bed9

0800ac44 <__multiply>:
 800ac44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac48:	4691      	mov	r9, r2
 800ac4a:	690a      	ldr	r2, [r1, #16]
 800ac4c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ac50:	429a      	cmp	r2, r3
 800ac52:	bfb8      	it	lt
 800ac54:	460b      	movlt	r3, r1
 800ac56:	460c      	mov	r4, r1
 800ac58:	bfbc      	itt	lt
 800ac5a:	464c      	movlt	r4, r9
 800ac5c:	4699      	movlt	r9, r3
 800ac5e:	6927      	ldr	r7, [r4, #16]
 800ac60:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ac64:	68a3      	ldr	r3, [r4, #8]
 800ac66:	6861      	ldr	r1, [r4, #4]
 800ac68:	eb07 060a 	add.w	r6, r7, sl
 800ac6c:	42b3      	cmp	r3, r6
 800ac6e:	b085      	sub	sp, #20
 800ac70:	bfb8      	it	lt
 800ac72:	3101      	addlt	r1, #1
 800ac74:	f7ff feda 	bl	800aa2c <_Balloc>
 800ac78:	b930      	cbnz	r0, 800ac88 <__multiply+0x44>
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	4b44      	ldr	r3, [pc, #272]	; (800ad90 <__multiply+0x14c>)
 800ac7e:	4845      	ldr	r0, [pc, #276]	; (800ad94 <__multiply+0x150>)
 800ac80:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ac84:	f000 fc8c 	bl	800b5a0 <__assert_func>
 800ac88:	f100 0514 	add.w	r5, r0, #20
 800ac8c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ac90:	462b      	mov	r3, r5
 800ac92:	2200      	movs	r2, #0
 800ac94:	4543      	cmp	r3, r8
 800ac96:	d321      	bcc.n	800acdc <__multiply+0x98>
 800ac98:	f104 0314 	add.w	r3, r4, #20
 800ac9c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800aca0:	f109 0314 	add.w	r3, r9, #20
 800aca4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800aca8:	9202      	str	r2, [sp, #8]
 800acaa:	1b3a      	subs	r2, r7, r4
 800acac:	3a15      	subs	r2, #21
 800acae:	f022 0203 	bic.w	r2, r2, #3
 800acb2:	3204      	adds	r2, #4
 800acb4:	f104 0115 	add.w	r1, r4, #21
 800acb8:	428f      	cmp	r7, r1
 800acba:	bf38      	it	cc
 800acbc:	2204      	movcc	r2, #4
 800acbe:	9201      	str	r2, [sp, #4]
 800acc0:	9a02      	ldr	r2, [sp, #8]
 800acc2:	9303      	str	r3, [sp, #12]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	d80c      	bhi.n	800ace2 <__multiply+0x9e>
 800acc8:	2e00      	cmp	r6, #0
 800acca:	dd03      	ble.n	800acd4 <__multiply+0x90>
 800accc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d05b      	beq.n	800ad8c <__multiply+0x148>
 800acd4:	6106      	str	r6, [r0, #16]
 800acd6:	b005      	add	sp, #20
 800acd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acdc:	f843 2b04 	str.w	r2, [r3], #4
 800ace0:	e7d8      	b.n	800ac94 <__multiply+0x50>
 800ace2:	f8b3 a000 	ldrh.w	sl, [r3]
 800ace6:	f1ba 0f00 	cmp.w	sl, #0
 800acea:	d024      	beq.n	800ad36 <__multiply+0xf2>
 800acec:	f104 0e14 	add.w	lr, r4, #20
 800acf0:	46a9      	mov	r9, r5
 800acf2:	f04f 0c00 	mov.w	ip, #0
 800acf6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800acfa:	f8d9 1000 	ldr.w	r1, [r9]
 800acfe:	fa1f fb82 	uxth.w	fp, r2
 800ad02:	b289      	uxth	r1, r1
 800ad04:	fb0a 110b 	mla	r1, sl, fp, r1
 800ad08:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ad0c:	f8d9 2000 	ldr.w	r2, [r9]
 800ad10:	4461      	add	r1, ip
 800ad12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ad16:	fb0a c20b 	mla	r2, sl, fp, ip
 800ad1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ad1e:	b289      	uxth	r1, r1
 800ad20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ad24:	4577      	cmp	r7, lr
 800ad26:	f849 1b04 	str.w	r1, [r9], #4
 800ad2a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ad2e:	d8e2      	bhi.n	800acf6 <__multiply+0xb2>
 800ad30:	9a01      	ldr	r2, [sp, #4]
 800ad32:	f845 c002 	str.w	ip, [r5, r2]
 800ad36:	9a03      	ldr	r2, [sp, #12]
 800ad38:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ad3c:	3304      	adds	r3, #4
 800ad3e:	f1b9 0f00 	cmp.w	r9, #0
 800ad42:	d021      	beq.n	800ad88 <__multiply+0x144>
 800ad44:	6829      	ldr	r1, [r5, #0]
 800ad46:	f104 0c14 	add.w	ip, r4, #20
 800ad4a:	46ae      	mov	lr, r5
 800ad4c:	f04f 0a00 	mov.w	sl, #0
 800ad50:	f8bc b000 	ldrh.w	fp, [ip]
 800ad54:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ad58:	fb09 220b 	mla	r2, r9, fp, r2
 800ad5c:	4452      	add	r2, sl
 800ad5e:	b289      	uxth	r1, r1
 800ad60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ad64:	f84e 1b04 	str.w	r1, [lr], #4
 800ad68:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ad6c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ad70:	f8be 1000 	ldrh.w	r1, [lr]
 800ad74:	fb09 110a 	mla	r1, r9, sl, r1
 800ad78:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ad7c:	4567      	cmp	r7, ip
 800ad7e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ad82:	d8e5      	bhi.n	800ad50 <__multiply+0x10c>
 800ad84:	9a01      	ldr	r2, [sp, #4]
 800ad86:	50a9      	str	r1, [r5, r2]
 800ad88:	3504      	adds	r5, #4
 800ad8a:	e799      	b.n	800acc0 <__multiply+0x7c>
 800ad8c:	3e01      	subs	r6, #1
 800ad8e:	e79b      	b.n	800acc8 <__multiply+0x84>
 800ad90:	0800bec8 	.word	0x0800bec8
 800ad94:	0800bed9 	.word	0x0800bed9

0800ad98 <__pow5mult>:
 800ad98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad9c:	4615      	mov	r5, r2
 800ad9e:	f012 0203 	ands.w	r2, r2, #3
 800ada2:	4606      	mov	r6, r0
 800ada4:	460f      	mov	r7, r1
 800ada6:	d007      	beq.n	800adb8 <__pow5mult+0x20>
 800ada8:	4c25      	ldr	r4, [pc, #148]	; (800ae40 <__pow5mult+0xa8>)
 800adaa:	3a01      	subs	r2, #1
 800adac:	2300      	movs	r3, #0
 800adae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800adb2:	f7ff fe9d 	bl	800aaf0 <__multadd>
 800adb6:	4607      	mov	r7, r0
 800adb8:	10ad      	asrs	r5, r5, #2
 800adba:	d03d      	beq.n	800ae38 <__pow5mult+0xa0>
 800adbc:	69f4      	ldr	r4, [r6, #28]
 800adbe:	b97c      	cbnz	r4, 800ade0 <__pow5mult+0x48>
 800adc0:	2010      	movs	r0, #16
 800adc2:	f7ff fd7f 	bl	800a8c4 <malloc>
 800adc6:	4602      	mov	r2, r0
 800adc8:	61f0      	str	r0, [r6, #28]
 800adca:	b928      	cbnz	r0, 800add8 <__pow5mult+0x40>
 800adcc:	4b1d      	ldr	r3, [pc, #116]	; (800ae44 <__pow5mult+0xac>)
 800adce:	481e      	ldr	r0, [pc, #120]	; (800ae48 <__pow5mult+0xb0>)
 800add0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800add4:	f000 fbe4 	bl	800b5a0 <__assert_func>
 800add8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800addc:	6004      	str	r4, [r0, #0]
 800adde:	60c4      	str	r4, [r0, #12]
 800ade0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ade4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ade8:	b94c      	cbnz	r4, 800adfe <__pow5mult+0x66>
 800adea:	f240 2171 	movw	r1, #625	; 0x271
 800adee:	4630      	mov	r0, r6
 800adf0:	f7ff ff12 	bl	800ac18 <__i2b>
 800adf4:	2300      	movs	r3, #0
 800adf6:	f8c8 0008 	str.w	r0, [r8, #8]
 800adfa:	4604      	mov	r4, r0
 800adfc:	6003      	str	r3, [r0, #0]
 800adfe:	f04f 0900 	mov.w	r9, #0
 800ae02:	07eb      	lsls	r3, r5, #31
 800ae04:	d50a      	bpl.n	800ae1c <__pow5mult+0x84>
 800ae06:	4639      	mov	r1, r7
 800ae08:	4622      	mov	r2, r4
 800ae0a:	4630      	mov	r0, r6
 800ae0c:	f7ff ff1a 	bl	800ac44 <__multiply>
 800ae10:	4639      	mov	r1, r7
 800ae12:	4680      	mov	r8, r0
 800ae14:	4630      	mov	r0, r6
 800ae16:	f7ff fe49 	bl	800aaac <_Bfree>
 800ae1a:	4647      	mov	r7, r8
 800ae1c:	106d      	asrs	r5, r5, #1
 800ae1e:	d00b      	beq.n	800ae38 <__pow5mult+0xa0>
 800ae20:	6820      	ldr	r0, [r4, #0]
 800ae22:	b938      	cbnz	r0, 800ae34 <__pow5mult+0x9c>
 800ae24:	4622      	mov	r2, r4
 800ae26:	4621      	mov	r1, r4
 800ae28:	4630      	mov	r0, r6
 800ae2a:	f7ff ff0b 	bl	800ac44 <__multiply>
 800ae2e:	6020      	str	r0, [r4, #0]
 800ae30:	f8c0 9000 	str.w	r9, [r0]
 800ae34:	4604      	mov	r4, r0
 800ae36:	e7e4      	b.n	800ae02 <__pow5mult+0x6a>
 800ae38:	4638      	mov	r0, r7
 800ae3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae3e:	bf00      	nop
 800ae40:	0800c028 	.word	0x0800c028
 800ae44:	0800be59 	.word	0x0800be59
 800ae48:	0800bed9 	.word	0x0800bed9

0800ae4c <__lshift>:
 800ae4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae50:	460c      	mov	r4, r1
 800ae52:	6849      	ldr	r1, [r1, #4]
 800ae54:	6923      	ldr	r3, [r4, #16]
 800ae56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ae5a:	68a3      	ldr	r3, [r4, #8]
 800ae5c:	4607      	mov	r7, r0
 800ae5e:	4691      	mov	r9, r2
 800ae60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ae64:	f108 0601 	add.w	r6, r8, #1
 800ae68:	42b3      	cmp	r3, r6
 800ae6a:	db0b      	blt.n	800ae84 <__lshift+0x38>
 800ae6c:	4638      	mov	r0, r7
 800ae6e:	f7ff fddd 	bl	800aa2c <_Balloc>
 800ae72:	4605      	mov	r5, r0
 800ae74:	b948      	cbnz	r0, 800ae8a <__lshift+0x3e>
 800ae76:	4602      	mov	r2, r0
 800ae78:	4b28      	ldr	r3, [pc, #160]	; (800af1c <__lshift+0xd0>)
 800ae7a:	4829      	ldr	r0, [pc, #164]	; (800af20 <__lshift+0xd4>)
 800ae7c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ae80:	f000 fb8e 	bl	800b5a0 <__assert_func>
 800ae84:	3101      	adds	r1, #1
 800ae86:	005b      	lsls	r3, r3, #1
 800ae88:	e7ee      	b.n	800ae68 <__lshift+0x1c>
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	f100 0114 	add.w	r1, r0, #20
 800ae90:	f100 0210 	add.w	r2, r0, #16
 800ae94:	4618      	mov	r0, r3
 800ae96:	4553      	cmp	r3, sl
 800ae98:	db33      	blt.n	800af02 <__lshift+0xb6>
 800ae9a:	6920      	ldr	r0, [r4, #16]
 800ae9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aea0:	f104 0314 	add.w	r3, r4, #20
 800aea4:	f019 091f 	ands.w	r9, r9, #31
 800aea8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aeac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aeb0:	d02b      	beq.n	800af0a <__lshift+0xbe>
 800aeb2:	f1c9 0e20 	rsb	lr, r9, #32
 800aeb6:	468a      	mov	sl, r1
 800aeb8:	2200      	movs	r2, #0
 800aeba:	6818      	ldr	r0, [r3, #0]
 800aebc:	fa00 f009 	lsl.w	r0, r0, r9
 800aec0:	4310      	orrs	r0, r2
 800aec2:	f84a 0b04 	str.w	r0, [sl], #4
 800aec6:	f853 2b04 	ldr.w	r2, [r3], #4
 800aeca:	459c      	cmp	ip, r3
 800aecc:	fa22 f20e 	lsr.w	r2, r2, lr
 800aed0:	d8f3      	bhi.n	800aeba <__lshift+0x6e>
 800aed2:	ebac 0304 	sub.w	r3, ip, r4
 800aed6:	3b15      	subs	r3, #21
 800aed8:	f023 0303 	bic.w	r3, r3, #3
 800aedc:	3304      	adds	r3, #4
 800aede:	f104 0015 	add.w	r0, r4, #21
 800aee2:	4584      	cmp	ip, r0
 800aee4:	bf38      	it	cc
 800aee6:	2304      	movcc	r3, #4
 800aee8:	50ca      	str	r2, [r1, r3]
 800aeea:	b10a      	cbz	r2, 800aef0 <__lshift+0xa4>
 800aeec:	f108 0602 	add.w	r6, r8, #2
 800aef0:	3e01      	subs	r6, #1
 800aef2:	4638      	mov	r0, r7
 800aef4:	612e      	str	r6, [r5, #16]
 800aef6:	4621      	mov	r1, r4
 800aef8:	f7ff fdd8 	bl	800aaac <_Bfree>
 800aefc:	4628      	mov	r0, r5
 800aefe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af02:	f842 0f04 	str.w	r0, [r2, #4]!
 800af06:	3301      	adds	r3, #1
 800af08:	e7c5      	b.n	800ae96 <__lshift+0x4a>
 800af0a:	3904      	subs	r1, #4
 800af0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800af10:	f841 2f04 	str.w	r2, [r1, #4]!
 800af14:	459c      	cmp	ip, r3
 800af16:	d8f9      	bhi.n	800af0c <__lshift+0xc0>
 800af18:	e7ea      	b.n	800aef0 <__lshift+0xa4>
 800af1a:	bf00      	nop
 800af1c:	0800bec8 	.word	0x0800bec8
 800af20:	0800bed9 	.word	0x0800bed9

0800af24 <__mcmp>:
 800af24:	b530      	push	{r4, r5, lr}
 800af26:	6902      	ldr	r2, [r0, #16]
 800af28:	690c      	ldr	r4, [r1, #16]
 800af2a:	1b12      	subs	r2, r2, r4
 800af2c:	d10e      	bne.n	800af4c <__mcmp+0x28>
 800af2e:	f100 0314 	add.w	r3, r0, #20
 800af32:	3114      	adds	r1, #20
 800af34:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800af38:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800af3c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800af40:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800af44:	42a5      	cmp	r5, r4
 800af46:	d003      	beq.n	800af50 <__mcmp+0x2c>
 800af48:	d305      	bcc.n	800af56 <__mcmp+0x32>
 800af4a:	2201      	movs	r2, #1
 800af4c:	4610      	mov	r0, r2
 800af4e:	bd30      	pop	{r4, r5, pc}
 800af50:	4283      	cmp	r3, r0
 800af52:	d3f3      	bcc.n	800af3c <__mcmp+0x18>
 800af54:	e7fa      	b.n	800af4c <__mcmp+0x28>
 800af56:	f04f 32ff 	mov.w	r2, #4294967295
 800af5a:	e7f7      	b.n	800af4c <__mcmp+0x28>

0800af5c <__mdiff>:
 800af5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af60:	460c      	mov	r4, r1
 800af62:	4606      	mov	r6, r0
 800af64:	4611      	mov	r1, r2
 800af66:	4620      	mov	r0, r4
 800af68:	4690      	mov	r8, r2
 800af6a:	f7ff ffdb 	bl	800af24 <__mcmp>
 800af6e:	1e05      	subs	r5, r0, #0
 800af70:	d110      	bne.n	800af94 <__mdiff+0x38>
 800af72:	4629      	mov	r1, r5
 800af74:	4630      	mov	r0, r6
 800af76:	f7ff fd59 	bl	800aa2c <_Balloc>
 800af7a:	b930      	cbnz	r0, 800af8a <__mdiff+0x2e>
 800af7c:	4b3a      	ldr	r3, [pc, #232]	; (800b068 <__mdiff+0x10c>)
 800af7e:	4602      	mov	r2, r0
 800af80:	f240 2137 	movw	r1, #567	; 0x237
 800af84:	4839      	ldr	r0, [pc, #228]	; (800b06c <__mdiff+0x110>)
 800af86:	f000 fb0b 	bl	800b5a0 <__assert_func>
 800af8a:	2301      	movs	r3, #1
 800af8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800af90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af94:	bfa4      	itt	ge
 800af96:	4643      	movge	r3, r8
 800af98:	46a0      	movge	r8, r4
 800af9a:	4630      	mov	r0, r6
 800af9c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800afa0:	bfa6      	itte	ge
 800afa2:	461c      	movge	r4, r3
 800afa4:	2500      	movge	r5, #0
 800afa6:	2501      	movlt	r5, #1
 800afa8:	f7ff fd40 	bl	800aa2c <_Balloc>
 800afac:	b920      	cbnz	r0, 800afb8 <__mdiff+0x5c>
 800afae:	4b2e      	ldr	r3, [pc, #184]	; (800b068 <__mdiff+0x10c>)
 800afb0:	4602      	mov	r2, r0
 800afb2:	f240 2145 	movw	r1, #581	; 0x245
 800afb6:	e7e5      	b.n	800af84 <__mdiff+0x28>
 800afb8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800afbc:	6926      	ldr	r6, [r4, #16]
 800afbe:	60c5      	str	r5, [r0, #12]
 800afc0:	f104 0914 	add.w	r9, r4, #20
 800afc4:	f108 0514 	add.w	r5, r8, #20
 800afc8:	f100 0e14 	add.w	lr, r0, #20
 800afcc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800afd0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800afd4:	f108 0210 	add.w	r2, r8, #16
 800afd8:	46f2      	mov	sl, lr
 800afda:	2100      	movs	r1, #0
 800afdc:	f859 3b04 	ldr.w	r3, [r9], #4
 800afe0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800afe4:	fa11 f88b 	uxtah	r8, r1, fp
 800afe8:	b299      	uxth	r1, r3
 800afea:	0c1b      	lsrs	r3, r3, #16
 800afec:	eba8 0801 	sub.w	r8, r8, r1
 800aff0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800aff4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800aff8:	fa1f f888 	uxth.w	r8, r8
 800affc:	1419      	asrs	r1, r3, #16
 800affe:	454e      	cmp	r6, r9
 800b000:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b004:	f84a 3b04 	str.w	r3, [sl], #4
 800b008:	d8e8      	bhi.n	800afdc <__mdiff+0x80>
 800b00a:	1b33      	subs	r3, r6, r4
 800b00c:	3b15      	subs	r3, #21
 800b00e:	f023 0303 	bic.w	r3, r3, #3
 800b012:	3304      	adds	r3, #4
 800b014:	3415      	adds	r4, #21
 800b016:	42a6      	cmp	r6, r4
 800b018:	bf38      	it	cc
 800b01a:	2304      	movcc	r3, #4
 800b01c:	441d      	add	r5, r3
 800b01e:	4473      	add	r3, lr
 800b020:	469e      	mov	lr, r3
 800b022:	462e      	mov	r6, r5
 800b024:	4566      	cmp	r6, ip
 800b026:	d30e      	bcc.n	800b046 <__mdiff+0xea>
 800b028:	f10c 0203 	add.w	r2, ip, #3
 800b02c:	1b52      	subs	r2, r2, r5
 800b02e:	f022 0203 	bic.w	r2, r2, #3
 800b032:	3d03      	subs	r5, #3
 800b034:	45ac      	cmp	ip, r5
 800b036:	bf38      	it	cc
 800b038:	2200      	movcc	r2, #0
 800b03a:	4413      	add	r3, r2
 800b03c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b040:	b17a      	cbz	r2, 800b062 <__mdiff+0x106>
 800b042:	6107      	str	r7, [r0, #16]
 800b044:	e7a4      	b.n	800af90 <__mdiff+0x34>
 800b046:	f856 8b04 	ldr.w	r8, [r6], #4
 800b04a:	fa11 f288 	uxtah	r2, r1, r8
 800b04e:	1414      	asrs	r4, r2, #16
 800b050:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b054:	b292      	uxth	r2, r2
 800b056:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b05a:	f84e 2b04 	str.w	r2, [lr], #4
 800b05e:	1421      	asrs	r1, r4, #16
 800b060:	e7e0      	b.n	800b024 <__mdiff+0xc8>
 800b062:	3f01      	subs	r7, #1
 800b064:	e7ea      	b.n	800b03c <__mdiff+0xe0>
 800b066:	bf00      	nop
 800b068:	0800bec8 	.word	0x0800bec8
 800b06c:	0800bed9 	.word	0x0800bed9

0800b070 <__d2b>:
 800b070:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b074:	460f      	mov	r7, r1
 800b076:	2101      	movs	r1, #1
 800b078:	ec59 8b10 	vmov	r8, r9, d0
 800b07c:	4616      	mov	r6, r2
 800b07e:	f7ff fcd5 	bl	800aa2c <_Balloc>
 800b082:	4604      	mov	r4, r0
 800b084:	b930      	cbnz	r0, 800b094 <__d2b+0x24>
 800b086:	4602      	mov	r2, r0
 800b088:	4b24      	ldr	r3, [pc, #144]	; (800b11c <__d2b+0xac>)
 800b08a:	4825      	ldr	r0, [pc, #148]	; (800b120 <__d2b+0xb0>)
 800b08c:	f240 310f 	movw	r1, #783	; 0x30f
 800b090:	f000 fa86 	bl	800b5a0 <__assert_func>
 800b094:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b098:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b09c:	bb2d      	cbnz	r5, 800b0ea <__d2b+0x7a>
 800b09e:	9301      	str	r3, [sp, #4]
 800b0a0:	f1b8 0300 	subs.w	r3, r8, #0
 800b0a4:	d026      	beq.n	800b0f4 <__d2b+0x84>
 800b0a6:	4668      	mov	r0, sp
 800b0a8:	9300      	str	r3, [sp, #0]
 800b0aa:	f7ff fd87 	bl	800abbc <__lo0bits>
 800b0ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b0b2:	b1e8      	cbz	r0, 800b0f0 <__d2b+0x80>
 800b0b4:	f1c0 0320 	rsb	r3, r0, #32
 800b0b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b0bc:	430b      	orrs	r3, r1
 800b0be:	40c2      	lsrs	r2, r0
 800b0c0:	6163      	str	r3, [r4, #20]
 800b0c2:	9201      	str	r2, [sp, #4]
 800b0c4:	9b01      	ldr	r3, [sp, #4]
 800b0c6:	61a3      	str	r3, [r4, #24]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	bf14      	ite	ne
 800b0cc:	2202      	movne	r2, #2
 800b0ce:	2201      	moveq	r2, #1
 800b0d0:	6122      	str	r2, [r4, #16]
 800b0d2:	b1bd      	cbz	r5, 800b104 <__d2b+0x94>
 800b0d4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b0d8:	4405      	add	r5, r0
 800b0da:	603d      	str	r5, [r7, #0]
 800b0dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b0e0:	6030      	str	r0, [r6, #0]
 800b0e2:	4620      	mov	r0, r4
 800b0e4:	b003      	add	sp, #12
 800b0e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b0ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b0ee:	e7d6      	b.n	800b09e <__d2b+0x2e>
 800b0f0:	6161      	str	r1, [r4, #20]
 800b0f2:	e7e7      	b.n	800b0c4 <__d2b+0x54>
 800b0f4:	a801      	add	r0, sp, #4
 800b0f6:	f7ff fd61 	bl	800abbc <__lo0bits>
 800b0fa:	9b01      	ldr	r3, [sp, #4]
 800b0fc:	6163      	str	r3, [r4, #20]
 800b0fe:	3020      	adds	r0, #32
 800b100:	2201      	movs	r2, #1
 800b102:	e7e5      	b.n	800b0d0 <__d2b+0x60>
 800b104:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b108:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b10c:	6038      	str	r0, [r7, #0]
 800b10e:	6918      	ldr	r0, [r3, #16]
 800b110:	f7ff fd34 	bl	800ab7c <__hi0bits>
 800b114:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b118:	e7e2      	b.n	800b0e0 <__d2b+0x70>
 800b11a:	bf00      	nop
 800b11c:	0800bec8 	.word	0x0800bec8
 800b120:	0800bed9 	.word	0x0800bed9

0800b124 <__ssputs_r>:
 800b124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b128:	688e      	ldr	r6, [r1, #8]
 800b12a:	461f      	mov	r7, r3
 800b12c:	42be      	cmp	r6, r7
 800b12e:	680b      	ldr	r3, [r1, #0]
 800b130:	4682      	mov	sl, r0
 800b132:	460c      	mov	r4, r1
 800b134:	4690      	mov	r8, r2
 800b136:	d82c      	bhi.n	800b192 <__ssputs_r+0x6e>
 800b138:	898a      	ldrh	r2, [r1, #12]
 800b13a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b13e:	d026      	beq.n	800b18e <__ssputs_r+0x6a>
 800b140:	6965      	ldr	r5, [r4, #20]
 800b142:	6909      	ldr	r1, [r1, #16]
 800b144:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b148:	eba3 0901 	sub.w	r9, r3, r1
 800b14c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b150:	1c7b      	adds	r3, r7, #1
 800b152:	444b      	add	r3, r9
 800b154:	106d      	asrs	r5, r5, #1
 800b156:	429d      	cmp	r5, r3
 800b158:	bf38      	it	cc
 800b15a:	461d      	movcc	r5, r3
 800b15c:	0553      	lsls	r3, r2, #21
 800b15e:	d527      	bpl.n	800b1b0 <__ssputs_r+0x8c>
 800b160:	4629      	mov	r1, r5
 800b162:	f7ff fbd7 	bl	800a914 <_malloc_r>
 800b166:	4606      	mov	r6, r0
 800b168:	b360      	cbz	r0, 800b1c4 <__ssputs_r+0xa0>
 800b16a:	6921      	ldr	r1, [r4, #16]
 800b16c:	464a      	mov	r2, r9
 800b16e:	f000 fa09 	bl	800b584 <memcpy>
 800b172:	89a3      	ldrh	r3, [r4, #12]
 800b174:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b178:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b17c:	81a3      	strh	r3, [r4, #12]
 800b17e:	6126      	str	r6, [r4, #16]
 800b180:	6165      	str	r5, [r4, #20]
 800b182:	444e      	add	r6, r9
 800b184:	eba5 0509 	sub.w	r5, r5, r9
 800b188:	6026      	str	r6, [r4, #0]
 800b18a:	60a5      	str	r5, [r4, #8]
 800b18c:	463e      	mov	r6, r7
 800b18e:	42be      	cmp	r6, r7
 800b190:	d900      	bls.n	800b194 <__ssputs_r+0x70>
 800b192:	463e      	mov	r6, r7
 800b194:	6820      	ldr	r0, [r4, #0]
 800b196:	4632      	mov	r2, r6
 800b198:	4641      	mov	r1, r8
 800b19a:	f000 f9c9 	bl	800b530 <memmove>
 800b19e:	68a3      	ldr	r3, [r4, #8]
 800b1a0:	1b9b      	subs	r3, r3, r6
 800b1a2:	60a3      	str	r3, [r4, #8]
 800b1a4:	6823      	ldr	r3, [r4, #0]
 800b1a6:	4433      	add	r3, r6
 800b1a8:	6023      	str	r3, [r4, #0]
 800b1aa:	2000      	movs	r0, #0
 800b1ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1b0:	462a      	mov	r2, r5
 800b1b2:	f000 fa3b 	bl	800b62c <_realloc_r>
 800b1b6:	4606      	mov	r6, r0
 800b1b8:	2800      	cmp	r0, #0
 800b1ba:	d1e0      	bne.n	800b17e <__ssputs_r+0x5a>
 800b1bc:	6921      	ldr	r1, [r4, #16]
 800b1be:	4650      	mov	r0, sl
 800b1c0:	f7ff fb34 	bl	800a82c <_free_r>
 800b1c4:	230c      	movs	r3, #12
 800b1c6:	f8ca 3000 	str.w	r3, [sl]
 800b1ca:	89a3      	ldrh	r3, [r4, #12]
 800b1cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1d0:	81a3      	strh	r3, [r4, #12]
 800b1d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b1d6:	e7e9      	b.n	800b1ac <__ssputs_r+0x88>

0800b1d8 <_svfiprintf_r>:
 800b1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1dc:	4698      	mov	r8, r3
 800b1de:	898b      	ldrh	r3, [r1, #12]
 800b1e0:	061b      	lsls	r3, r3, #24
 800b1e2:	b09d      	sub	sp, #116	; 0x74
 800b1e4:	4607      	mov	r7, r0
 800b1e6:	460d      	mov	r5, r1
 800b1e8:	4614      	mov	r4, r2
 800b1ea:	d50e      	bpl.n	800b20a <_svfiprintf_r+0x32>
 800b1ec:	690b      	ldr	r3, [r1, #16]
 800b1ee:	b963      	cbnz	r3, 800b20a <_svfiprintf_r+0x32>
 800b1f0:	2140      	movs	r1, #64	; 0x40
 800b1f2:	f7ff fb8f 	bl	800a914 <_malloc_r>
 800b1f6:	6028      	str	r0, [r5, #0]
 800b1f8:	6128      	str	r0, [r5, #16]
 800b1fa:	b920      	cbnz	r0, 800b206 <_svfiprintf_r+0x2e>
 800b1fc:	230c      	movs	r3, #12
 800b1fe:	603b      	str	r3, [r7, #0]
 800b200:	f04f 30ff 	mov.w	r0, #4294967295
 800b204:	e0d0      	b.n	800b3a8 <_svfiprintf_r+0x1d0>
 800b206:	2340      	movs	r3, #64	; 0x40
 800b208:	616b      	str	r3, [r5, #20]
 800b20a:	2300      	movs	r3, #0
 800b20c:	9309      	str	r3, [sp, #36]	; 0x24
 800b20e:	2320      	movs	r3, #32
 800b210:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b214:	f8cd 800c 	str.w	r8, [sp, #12]
 800b218:	2330      	movs	r3, #48	; 0x30
 800b21a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b3c0 <_svfiprintf_r+0x1e8>
 800b21e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b222:	f04f 0901 	mov.w	r9, #1
 800b226:	4623      	mov	r3, r4
 800b228:	469a      	mov	sl, r3
 800b22a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b22e:	b10a      	cbz	r2, 800b234 <_svfiprintf_r+0x5c>
 800b230:	2a25      	cmp	r2, #37	; 0x25
 800b232:	d1f9      	bne.n	800b228 <_svfiprintf_r+0x50>
 800b234:	ebba 0b04 	subs.w	fp, sl, r4
 800b238:	d00b      	beq.n	800b252 <_svfiprintf_r+0x7a>
 800b23a:	465b      	mov	r3, fp
 800b23c:	4622      	mov	r2, r4
 800b23e:	4629      	mov	r1, r5
 800b240:	4638      	mov	r0, r7
 800b242:	f7ff ff6f 	bl	800b124 <__ssputs_r>
 800b246:	3001      	adds	r0, #1
 800b248:	f000 80a9 	beq.w	800b39e <_svfiprintf_r+0x1c6>
 800b24c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b24e:	445a      	add	r2, fp
 800b250:	9209      	str	r2, [sp, #36]	; 0x24
 800b252:	f89a 3000 	ldrb.w	r3, [sl]
 800b256:	2b00      	cmp	r3, #0
 800b258:	f000 80a1 	beq.w	800b39e <_svfiprintf_r+0x1c6>
 800b25c:	2300      	movs	r3, #0
 800b25e:	f04f 32ff 	mov.w	r2, #4294967295
 800b262:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b266:	f10a 0a01 	add.w	sl, sl, #1
 800b26a:	9304      	str	r3, [sp, #16]
 800b26c:	9307      	str	r3, [sp, #28]
 800b26e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b272:	931a      	str	r3, [sp, #104]	; 0x68
 800b274:	4654      	mov	r4, sl
 800b276:	2205      	movs	r2, #5
 800b278:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b27c:	4850      	ldr	r0, [pc, #320]	; (800b3c0 <_svfiprintf_r+0x1e8>)
 800b27e:	f7f4 ffa7 	bl	80001d0 <memchr>
 800b282:	9a04      	ldr	r2, [sp, #16]
 800b284:	b9d8      	cbnz	r0, 800b2be <_svfiprintf_r+0xe6>
 800b286:	06d0      	lsls	r0, r2, #27
 800b288:	bf44      	itt	mi
 800b28a:	2320      	movmi	r3, #32
 800b28c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b290:	0711      	lsls	r1, r2, #28
 800b292:	bf44      	itt	mi
 800b294:	232b      	movmi	r3, #43	; 0x2b
 800b296:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b29a:	f89a 3000 	ldrb.w	r3, [sl]
 800b29e:	2b2a      	cmp	r3, #42	; 0x2a
 800b2a0:	d015      	beq.n	800b2ce <_svfiprintf_r+0xf6>
 800b2a2:	9a07      	ldr	r2, [sp, #28]
 800b2a4:	4654      	mov	r4, sl
 800b2a6:	2000      	movs	r0, #0
 800b2a8:	f04f 0c0a 	mov.w	ip, #10
 800b2ac:	4621      	mov	r1, r4
 800b2ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2b2:	3b30      	subs	r3, #48	; 0x30
 800b2b4:	2b09      	cmp	r3, #9
 800b2b6:	d94d      	bls.n	800b354 <_svfiprintf_r+0x17c>
 800b2b8:	b1b0      	cbz	r0, 800b2e8 <_svfiprintf_r+0x110>
 800b2ba:	9207      	str	r2, [sp, #28]
 800b2bc:	e014      	b.n	800b2e8 <_svfiprintf_r+0x110>
 800b2be:	eba0 0308 	sub.w	r3, r0, r8
 800b2c2:	fa09 f303 	lsl.w	r3, r9, r3
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	9304      	str	r3, [sp, #16]
 800b2ca:	46a2      	mov	sl, r4
 800b2cc:	e7d2      	b.n	800b274 <_svfiprintf_r+0x9c>
 800b2ce:	9b03      	ldr	r3, [sp, #12]
 800b2d0:	1d19      	adds	r1, r3, #4
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	9103      	str	r1, [sp, #12]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	bfbb      	ittet	lt
 800b2da:	425b      	neglt	r3, r3
 800b2dc:	f042 0202 	orrlt.w	r2, r2, #2
 800b2e0:	9307      	strge	r3, [sp, #28]
 800b2e2:	9307      	strlt	r3, [sp, #28]
 800b2e4:	bfb8      	it	lt
 800b2e6:	9204      	strlt	r2, [sp, #16]
 800b2e8:	7823      	ldrb	r3, [r4, #0]
 800b2ea:	2b2e      	cmp	r3, #46	; 0x2e
 800b2ec:	d10c      	bne.n	800b308 <_svfiprintf_r+0x130>
 800b2ee:	7863      	ldrb	r3, [r4, #1]
 800b2f0:	2b2a      	cmp	r3, #42	; 0x2a
 800b2f2:	d134      	bne.n	800b35e <_svfiprintf_r+0x186>
 800b2f4:	9b03      	ldr	r3, [sp, #12]
 800b2f6:	1d1a      	adds	r2, r3, #4
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	9203      	str	r2, [sp, #12]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	bfb8      	it	lt
 800b300:	f04f 33ff 	movlt.w	r3, #4294967295
 800b304:	3402      	adds	r4, #2
 800b306:	9305      	str	r3, [sp, #20]
 800b308:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b3d0 <_svfiprintf_r+0x1f8>
 800b30c:	7821      	ldrb	r1, [r4, #0]
 800b30e:	2203      	movs	r2, #3
 800b310:	4650      	mov	r0, sl
 800b312:	f7f4 ff5d 	bl	80001d0 <memchr>
 800b316:	b138      	cbz	r0, 800b328 <_svfiprintf_r+0x150>
 800b318:	9b04      	ldr	r3, [sp, #16]
 800b31a:	eba0 000a 	sub.w	r0, r0, sl
 800b31e:	2240      	movs	r2, #64	; 0x40
 800b320:	4082      	lsls	r2, r0
 800b322:	4313      	orrs	r3, r2
 800b324:	3401      	adds	r4, #1
 800b326:	9304      	str	r3, [sp, #16]
 800b328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b32c:	4825      	ldr	r0, [pc, #148]	; (800b3c4 <_svfiprintf_r+0x1ec>)
 800b32e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b332:	2206      	movs	r2, #6
 800b334:	f7f4 ff4c 	bl	80001d0 <memchr>
 800b338:	2800      	cmp	r0, #0
 800b33a:	d038      	beq.n	800b3ae <_svfiprintf_r+0x1d6>
 800b33c:	4b22      	ldr	r3, [pc, #136]	; (800b3c8 <_svfiprintf_r+0x1f0>)
 800b33e:	bb1b      	cbnz	r3, 800b388 <_svfiprintf_r+0x1b0>
 800b340:	9b03      	ldr	r3, [sp, #12]
 800b342:	3307      	adds	r3, #7
 800b344:	f023 0307 	bic.w	r3, r3, #7
 800b348:	3308      	adds	r3, #8
 800b34a:	9303      	str	r3, [sp, #12]
 800b34c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b34e:	4433      	add	r3, r6
 800b350:	9309      	str	r3, [sp, #36]	; 0x24
 800b352:	e768      	b.n	800b226 <_svfiprintf_r+0x4e>
 800b354:	fb0c 3202 	mla	r2, ip, r2, r3
 800b358:	460c      	mov	r4, r1
 800b35a:	2001      	movs	r0, #1
 800b35c:	e7a6      	b.n	800b2ac <_svfiprintf_r+0xd4>
 800b35e:	2300      	movs	r3, #0
 800b360:	3401      	adds	r4, #1
 800b362:	9305      	str	r3, [sp, #20]
 800b364:	4619      	mov	r1, r3
 800b366:	f04f 0c0a 	mov.w	ip, #10
 800b36a:	4620      	mov	r0, r4
 800b36c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b370:	3a30      	subs	r2, #48	; 0x30
 800b372:	2a09      	cmp	r2, #9
 800b374:	d903      	bls.n	800b37e <_svfiprintf_r+0x1a6>
 800b376:	2b00      	cmp	r3, #0
 800b378:	d0c6      	beq.n	800b308 <_svfiprintf_r+0x130>
 800b37a:	9105      	str	r1, [sp, #20]
 800b37c:	e7c4      	b.n	800b308 <_svfiprintf_r+0x130>
 800b37e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b382:	4604      	mov	r4, r0
 800b384:	2301      	movs	r3, #1
 800b386:	e7f0      	b.n	800b36a <_svfiprintf_r+0x192>
 800b388:	ab03      	add	r3, sp, #12
 800b38a:	9300      	str	r3, [sp, #0]
 800b38c:	462a      	mov	r2, r5
 800b38e:	4b0f      	ldr	r3, [pc, #60]	; (800b3cc <_svfiprintf_r+0x1f4>)
 800b390:	a904      	add	r1, sp, #16
 800b392:	4638      	mov	r0, r7
 800b394:	f7fd fe4c 	bl	8009030 <_printf_float>
 800b398:	1c42      	adds	r2, r0, #1
 800b39a:	4606      	mov	r6, r0
 800b39c:	d1d6      	bne.n	800b34c <_svfiprintf_r+0x174>
 800b39e:	89ab      	ldrh	r3, [r5, #12]
 800b3a0:	065b      	lsls	r3, r3, #25
 800b3a2:	f53f af2d 	bmi.w	800b200 <_svfiprintf_r+0x28>
 800b3a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3a8:	b01d      	add	sp, #116	; 0x74
 800b3aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ae:	ab03      	add	r3, sp, #12
 800b3b0:	9300      	str	r3, [sp, #0]
 800b3b2:	462a      	mov	r2, r5
 800b3b4:	4b05      	ldr	r3, [pc, #20]	; (800b3cc <_svfiprintf_r+0x1f4>)
 800b3b6:	a904      	add	r1, sp, #16
 800b3b8:	4638      	mov	r0, r7
 800b3ba:	f7fe f8dd 	bl	8009578 <_printf_i>
 800b3be:	e7eb      	b.n	800b398 <_svfiprintf_r+0x1c0>
 800b3c0:	0800c034 	.word	0x0800c034
 800b3c4:	0800c03e 	.word	0x0800c03e
 800b3c8:	08009031 	.word	0x08009031
 800b3cc:	0800b125 	.word	0x0800b125
 800b3d0:	0800c03a 	.word	0x0800c03a

0800b3d4 <__sflush_r>:
 800b3d4:	898a      	ldrh	r2, [r1, #12]
 800b3d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3da:	4605      	mov	r5, r0
 800b3dc:	0710      	lsls	r0, r2, #28
 800b3de:	460c      	mov	r4, r1
 800b3e0:	d458      	bmi.n	800b494 <__sflush_r+0xc0>
 800b3e2:	684b      	ldr	r3, [r1, #4]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	dc05      	bgt.n	800b3f4 <__sflush_r+0x20>
 800b3e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	dc02      	bgt.n	800b3f4 <__sflush_r+0x20>
 800b3ee:	2000      	movs	r0, #0
 800b3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b3f6:	2e00      	cmp	r6, #0
 800b3f8:	d0f9      	beq.n	800b3ee <__sflush_r+0x1a>
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b400:	682f      	ldr	r7, [r5, #0]
 800b402:	6a21      	ldr	r1, [r4, #32]
 800b404:	602b      	str	r3, [r5, #0]
 800b406:	d032      	beq.n	800b46e <__sflush_r+0x9a>
 800b408:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b40a:	89a3      	ldrh	r3, [r4, #12]
 800b40c:	075a      	lsls	r2, r3, #29
 800b40e:	d505      	bpl.n	800b41c <__sflush_r+0x48>
 800b410:	6863      	ldr	r3, [r4, #4]
 800b412:	1ac0      	subs	r0, r0, r3
 800b414:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b416:	b10b      	cbz	r3, 800b41c <__sflush_r+0x48>
 800b418:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b41a:	1ac0      	subs	r0, r0, r3
 800b41c:	2300      	movs	r3, #0
 800b41e:	4602      	mov	r2, r0
 800b420:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b422:	6a21      	ldr	r1, [r4, #32]
 800b424:	4628      	mov	r0, r5
 800b426:	47b0      	blx	r6
 800b428:	1c43      	adds	r3, r0, #1
 800b42a:	89a3      	ldrh	r3, [r4, #12]
 800b42c:	d106      	bne.n	800b43c <__sflush_r+0x68>
 800b42e:	6829      	ldr	r1, [r5, #0]
 800b430:	291d      	cmp	r1, #29
 800b432:	d82b      	bhi.n	800b48c <__sflush_r+0xb8>
 800b434:	4a29      	ldr	r2, [pc, #164]	; (800b4dc <__sflush_r+0x108>)
 800b436:	410a      	asrs	r2, r1
 800b438:	07d6      	lsls	r6, r2, #31
 800b43a:	d427      	bmi.n	800b48c <__sflush_r+0xb8>
 800b43c:	2200      	movs	r2, #0
 800b43e:	6062      	str	r2, [r4, #4]
 800b440:	04d9      	lsls	r1, r3, #19
 800b442:	6922      	ldr	r2, [r4, #16]
 800b444:	6022      	str	r2, [r4, #0]
 800b446:	d504      	bpl.n	800b452 <__sflush_r+0x7e>
 800b448:	1c42      	adds	r2, r0, #1
 800b44a:	d101      	bne.n	800b450 <__sflush_r+0x7c>
 800b44c:	682b      	ldr	r3, [r5, #0]
 800b44e:	b903      	cbnz	r3, 800b452 <__sflush_r+0x7e>
 800b450:	6560      	str	r0, [r4, #84]	; 0x54
 800b452:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b454:	602f      	str	r7, [r5, #0]
 800b456:	2900      	cmp	r1, #0
 800b458:	d0c9      	beq.n	800b3ee <__sflush_r+0x1a>
 800b45a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b45e:	4299      	cmp	r1, r3
 800b460:	d002      	beq.n	800b468 <__sflush_r+0x94>
 800b462:	4628      	mov	r0, r5
 800b464:	f7ff f9e2 	bl	800a82c <_free_r>
 800b468:	2000      	movs	r0, #0
 800b46a:	6360      	str	r0, [r4, #52]	; 0x34
 800b46c:	e7c0      	b.n	800b3f0 <__sflush_r+0x1c>
 800b46e:	2301      	movs	r3, #1
 800b470:	4628      	mov	r0, r5
 800b472:	47b0      	blx	r6
 800b474:	1c41      	adds	r1, r0, #1
 800b476:	d1c8      	bne.n	800b40a <__sflush_r+0x36>
 800b478:	682b      	ldr	r3, [r5, #0]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d0c5      	beq.n	800b40a <__sflush_r+0x36>
 800b47e:	2b1d      	cmp	r3, #29
 800b480:	d001      	beq.n	800b486 <__sflush_r+0xb2>
 800b482:	2b16      	cmp	r3, #22
 800b484:	d101      	bne.n	800b48a <__sflush_r+0xb6>
 800b486:	602f      	str	r7, [r5, #0]
 800b488:	e7b1      	b.n	800b3ee <__sflush_r+0x1a>
 800b48a:	89a3      	ldrh	r3, [r4, #12]
 800b48c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b490:	81a3      	strh	r3, [r4, #12]
 800b492:	e7ad      	b.n	800b3f0 <__sflush_r+0x1c>
 800b494:	690f      	ldr	r7, [r1, #16]
 800b496:	2f00      	cmp	r7, #0
 800b498:	d0a9      	beq.n	800b3ee <__sflush_r+0x1a>
 800b49a:	0793      	lsls	r3, r2, #30
 800b49c:	680e      	ldr	r6, [r1, #0]
 800b49e:	bf08      	it	eq
 800b4a0:	694b      	ldreq	r3, [r1, #20]
 800b4a2:	600f      	str	r7, [r1, #0]
 800b4a4:	bf18      	it	ne
 800b4a6:	2300      	movne	r3, #0
 800b4a8:	eba6 0807 	sub.w	r8, r6, r7
 800b4ac:	608b      	str	r3, [r1, #8]
 800b4ae:	f1b8 0f00 	cmp.w	r8, #0
 800b4b2:	dd9c      	ble.n	800b3ee <__sflush_r+0x1a>
 800b4b4:	6a21      	ldr	r1, [r4, #32]
 800b4b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b4b8:	4643      	mov	r3, r8
 800b4ba:	463a      	mov	r2, r7
 800b4bc:	4628      	mov	r0, r5
 800b4be:	47b0      	blx	r6
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	dc06      	bgt.n	800b4d2 <__sflush_r+0xfe>
 800b4c4:	89a3      	ldrh	r3, [r4, #12]
 800b4c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4ca:	81a3      	strh	r3, [r4, #12]
 800b4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b4d0:	e78e      	b.n	800b3f0 <__sflush_r+0x1c>
 800b4d2:	4407      	add	r7, r0
 800b4d4:	eba8 0800 	sub.w	r8, r8, r0
 800b4d8:	e7e9      	b.n	800b4ae <__sflush_r+0xda>
 800b4da:	bf00      	nop
 800b4dc:	dfbffffe 	.word	0xdfbffffe

0800b4e0 <_fflush_r>:
 800b4e0:	b538      	push	{r3, r4, r5, lr}
 800b4e2:	690b      	ldr	r3, [r1, #16]
 800b4e4:	4605      	mov	r5, r0
 800b4e6:	460c      	mov	r4, r1
 800b4e8:	b913      	cbnz	r3, 800b4f0 <_fflush_r+0x10>
 800b4ea:	2500      	movs	r5, #0
 800b4ec:	4628      	mov	r0, r5
 800b4ee:	bd38      	pop	{r3, r4, r5, pc}
 800b4f0:	b118      	cbz	r0, 800b4fa <_fflush_r+0x1a>
 800b4f2:	6a03      	ldr	r3, [r0, #32]
 800b4f4:	b90b      	cbnz	r3, 800b4fa <_fflush_r+0x1a>
 800b4f6:	f7fe f9ed 	bl	80098d4 <__sinit>
 800b4fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d0f3      	beq.n	800b4ea <_fflush_r+0xa>
 800b502:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b504:	07d0      	lsls	r0, r2, #31
 800b506:	d404      	bmi.n	800b512 <_fflush_r+0x32>
 800b508:	0599      	lsls	r1, r3, #22
 800b50a:	d402      	bmi.n	800b512 <_fflush_r+0x32>
 800b50c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b50e:	f7fe fb10 	bl	8009b32 <__retarget_lock_acquire_recursive>
 800b512:	4628      	mov	r0, r5
 800b514:	4621      	mov	r1, r4
 800b516:	f7ff ff5d 	bl	800b3d4 <__sflush_r>
 800b51a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b51c:	07da      	lsls	r2, r3, #31
 800b51e:	4605      	mov	r5, r0
 800b520:	d4e4      	bmi.n	800b4ec <_fflush_r+0xc>
 800b522:	89a3      	ldrh	r3, [r4, #12]
 800b524:	059b      	lsls	r3, r3, #22
 800b526:	d4e1      	bmi.n	800b4ec <_fflush_r+0xc>
 800b528:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b52a:	f7fe fb03 	bl	8009b34 <__retarget_lock_release_recursive>
 800b52e:	e7dd      	b.n	800b4ec <_fflush_r+0xc>

0800b530 <memmove>:
 800b530:	4288      	cmp	r0, r1
 800b532:	b510      	push	{r4, lr}
 800b534:	eb01 0402 	add.w	r4, r1, r2
 800b538:	d902      	bls.n	800b540 <memmove+0x10>
 800b53a:	4284      	cmp	r4, r0
 800b53c:	4623      	mov	r3, r4
 800b53e:	d807      	bhi.n	800b550 <memmove+0x20>
 800b540:	1e43      	subs	r3, r0, #1
 800b542:	42a1      	cmp	r1, r4
 800b544:	d008      	beq.n	800b558 <memmove+0x28>
 800b546:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b54a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b54e:	e7f8      	b.n	800b542 <memmove+0x12>
 800b550:	4402      	add	r2, r0
 800b552:	4601      	mov	r1, r0
 800b554:	428a      	cmp	r2, r1
 800b556:	d100      	bne.n	800b55a <memmove+0x2a>
 800b558:	bd10      	pop	{r4, pc}
 800b55a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b55e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b562:	e7f7      	b.n	800b554 <memmove+0x24>

0800b564 <_sbrk_r>:
 800b564:	b538      	push	{r3, r4, r5, lr}
 800b566:	4d06      	ldr	r5, [pc, #24]	; (800b580 <_sbrk_r+0x1c>)
 800b568:	2300      	movs	r3, #0
 800b56a:	4604      	mov	r4, r0
 800b56c:	4608      	mov	r0, r1
 800b56e:	602b      	str	r3, [r5, #0]
 800b570:	f7f6 fb3a 	bl	8001be8 <_sbrk>
 800b574:	1c43      	adds	r3, r0, #1
 800b576:	d102      	bne.n	800b57e <_sbrk_r+0x1a>
 800b578:	682b      	ldr	r3, [r5, #0]
 800b57a:	b103      	cbz	r3, 800b57e <_sbrk_r+0x1a>
 800b57c:	6023      	str	r3, [r4, #0]
 800b57e:	bd38      	pop	{r3, r4, r5, pc}
 800b580:	20000744 	.word	0x20000744

0800b584 <memcpy>:
 800b584:	440a      	add	r2, r1
 800b586:	4291      	cmp	r1, r2
 800b588:	f100 33ff 	add.w	r3, r0, #4294967295
 800b58c:	d100      	bne.n	800b590 <memcpy+0xc>
 800b58e:	4770      	bx	lr
 800b590:	b510      	push	{r4, lr}
 800b592:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b596:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b59a:	4291      	cmp	r1, r2
 800b59c:	d1f9      	bne.n	800b592 <memcpy+0xe>
 800b59e:	bd10      	pop	{r4, pc}

0800b5a0 <__assert_func>:
 800b5a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b5a2:	4614      	mov	r4, r2
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	4b09      	ldr	r3, [pc, #36]	; (800b5cc <__assert_func+0x2c>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	4605      	mov	r5, r0
 800b5ac:	68d8      	ldr	r0, [r3, #12]
 800b5ae:	b14c      	cbz	r4, 800b5c4 <__assert_func+0x24>
 800b5b0:	4b07      	ldr	r3, [pc, #28]	; (800b5d0 <__assert_func+0x30>)
 800b5b2:	9100      	str	r1, [sp, #0]
 800b5b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b5b8:	4906      	ldr	r1, [pc, #24]	; (800b5d4 <__assert_func+0x34>)
 800b5ba:	462b      	mov	r3, r5
 800b5bc:	f000 f872 	bl	800b6a4 <fiprintf>
 800b5c0:	f000 f882 	bl	800b6c8 <abort>
 800b5c4:	4b04      	ldr	r3, [pc, #16]	; (800b5d8 <__assert_func+0x38>)
 800b5c6:	461c      	mov	r4, r3
 800b5c8:	e7f3      	b.n	800b5b2 <__assert_func+0x12>
 800b5ca:	bf00      	nop
 800b5cc:	20000084 	.word	0x20000084
 800b5d0:	0800c04f 	.word	0x0800c04f
 800b5d4:	0800c05c 	.word	0x0800c05c
 800b5d8:	0800c08a 	.word	0x0800c08a

0800b5dc <_calloc_r>:
 800b5dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b5de:	fba1 2402 	umull	r2, r4, r1, r2
 800b5e2:	b94c      	cbnz	r4, 800b5f8 <_calloc_r+0x1c>
 800b5e4:	4611      	mov	r1, r2
 800b5e6:	9201      	str	r2, [sp, #4]
 800b5e8:	f7ff f994 	bl	800a914 <_malloc_r>
 800b5ec:	9a01      	ldr	r2, [sp, #4]
 800b5ee:	4605      	mov	r5, r0
 800b5f0:	b930      	cbnz	r0, 800b600 <_calloc_r+0x24>
 800b5f2:	4628      	mov	r0, r5
 800b5f4:	b003      	add	sp, #12
 800b5f6:	bd30      	pop	{r4, r5, pc}
 800b5f8:	220c      	movs	r2, #12
 800b5fa:	6002      	str	r2, [r0, #0]
 800b5fc:	2500      	movs	r5, #0
 800b5fe:	e7f8      	b.n	800b5f2 <_calloc_r+0x16>
 800b600:	4621      	mov	r1, r4
 800b602:	f7fe fa19 	bl	8009a38 <memset>
 800b606:	e7f4      	b.n	800b5f2 <_calloc_r+0x16>

0800b608 <__ascii_mbtowc>:
 800b608:	b082      	sub	sp, #8
 800b60a:	b901      	cbnz	r1, 800b60e <__ascii_mbtowc+0x6>
 800b60c:	a901      	add	r1, sp, #4
 800b60e:	b142      	cbz	r2, 800b622 <__ascii_mbtowc+0x1a>
 800b610:	b14b      	cbz	r3, 800b626 <__ascii_mbtowc+0x1e>
 800b612:	7813      	ldrb	r3, [r2, #0]
 800b614:	600b      	str	r3, [r1, #0]
 800b616:	7812      	ldrb	r2, [r2, #0]
 800b618:	1e10      	subs	r0, r2, #0
 800b61a:	bf18      	it	ne
 800b61c:	2001      	movne	r0, #1
 800b61e:	b002      	add	sp, #8
 800b620:	4770      	bx	lr
 800b622:	4610      	mov	r0, r2
 800b624:	e7fb      	b.n	800b61e <__ascii_mbtowc+0x16>
 800b626:	f06f 0001 	mvn.w	r0, #1
 800b62a:	e7f8      	b.n	800b61e <__ascii_mbtowc+0x16>

0800b62c <_realloc_r>:
 800b62c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b630:	4680      	mov	r8, r0
 800b632:	4614      	mov	r4, r2
 800b634:	460e      	mov	r6, r1
 800b636:	b921      	cbnz	r1, 800b642 <_realloc_r+0x16>
 800b638:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b63c:	4611      	mov	r1, r2
 800b63e:	f7ff b969 	b.w	800a914 <_malloc_r>
 800b642:	b92a      	cbnz	r2, 800b650 <_realloc_r+0x24>
 800b644:	f7ff f8f2 	bl	800a82c <_free_r>
 800b648:	4625      	mov	r5, r4
 800b64a:	4628      	mov	r0, r5
 800b64c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b650:	f000 f841 	bl	800b6d6 <_malloc_usable_size_r>
 800b654:	4284      	cmp	r4, r0
 800b656:	4607      	mov	r7, r0
 800b658:	d802      	bhi.n	800b660 <_realloc_r+0x34>
 800b65a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b65e:	d812      	bhi.n	800b686 <_realloc_r+0x5a>
 800b660:	4621      	mov	r1, r4
 800b662:	4640      	mov	r0, r8
 800b664:	f7ff f956 	bl	800a914 <_malloc_r>
 800b668:	4605      	mov	r5, r0
 800b66a:	2800      	cmp	r0, #0
 800b66c:	d0ed      	beq.n	800b64a <_realloc_r+0x1e>
 800b66e:	42bc      	cmp	r4, r7
 800b670:	4622      	mov	r2, r4
 800b672:	4631      	mov	r1, r6
 800b674:	bf28      	it	cs
 800b676:	463a      	movcs	r2, r7
 800b678:	f7ff ff84 	bl	800b584 <memcpy>
 800b67c:	4631      	mov	r1, r6
 800b67e:	4640      	mov	r0, r8
 800b680:	f7ff f8d4 	bl	800a82c <_free_r>
 800b684:	e7e1      	b.n	800b64a <_realloc_r+0x1e>
 800b686:	4635      	mov	r5, r6
 800b688:	e7df      	b.n	800b64a <_realloc_r+0x1e>

0800b68a <__ascii_wctomb>:
 800b68a:	b149      	cbz	r1, 800b6a0 <__ascii_wctomb+0x16>
 800b68c:	2aff      	cmp	r2, #255	; 0xff
 800b68e:	bf85      	ittet	hi
 800b690:	238a      	movhi	r3, #138	; 0x8a
 800b692:	6003      	strhi	r3, [r0, #0]
 800b694:	700a      	strbls	r2, [r1, #0]
 800b696:	f04f 30ff 	movhi.w	r0, #4294967295
 800b69a:	bf98      	it	ls
 800b69c:	2001      	movls	r0, #1
 800b69e:	4770      	bx	lr
 800b6a0:	4608      	mov	r0, r1
 800b6a2:	4770      	bx	lr

0800b6a4 <fiprintf>:
 800b6a4:	b40e      	push	{r1, r2, r3}
 800b6a6:	b503      	push	{r0, r1, lr}
 800b6a8:	4601      	mov	r1, r0
 800b6aa:	ab03      	add	r3, sp, #12
 800b6ac:	4805      	ldr	r0, [pc, #20]	; (800b6c4 <fiprintf+0x20>)
 800b6ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6b2:	6800      	ldr	r0, [r0, #0]
 800b6b4:	9301      	str	r3, [sp, #4]
 800b6b6:	f000 f83f 	bl	800b738 <_vfiprintf_r>
 800b6ba:	b002      	add	sp, #8
 800b6bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6c0:	b003      	add	sp, #12
 800b6c2:	4770      	bx	lr
 800b6c4:	20000084 	.word	0x20000084

0800b6c8 <abort>:
 800b6c8:	b508      	push	{r3, lr}
 800b6ca:	2006      	movs	r0, #6
 800b6cc:	f000 fa0c 	bl	800bae8 <raise>
 800b6d0:	2001      	movs	r0, #1
 800b6d2:	f7f6 fa11 	bl	8001af8 <_exit>

0800b6d6 <_malloc_usable_size_r>:
 800b6d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6da:	1f18      	subs	r0, r3, #4
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	bfbc      	itt	lt
 800b6e0:	580b      	ldrlt	r3, [r1, r0]
 800b6e2:	18c0      	addlt	r0, r0, r3
 800b6e4:	4770      	bx	lr

0800b6e6 <__sfputc_r>:
 800b6e6:	6893      	ldr	r3, [r2, #8]
 800b6e8:	3b01      	subs	r3, #1
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	b410      	push	{r4}
 800b6ee:	6093      	str	r3, [r2, #8]
 800b6f0:	da08      	bge.n	800b704 <__sfputc_r+0x1e>
 800b6f2:	6994      	ldr	r4, [r2, #24]
 800b6f4:	42a3      	cmp	r3, r4
 800b6f6:	db01      	blt.n	800b6fc <__sfputc_r+0x16>
 800b6f8:	290a      	cmp	r1, #10
 800b6fa:	d103      	bne.n	800b704 <__sfputc_r+0x1e>
 800b6fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b700:	f000 b934 	b.w	800b96c <__swbuf_r>
 800b704:	6813      	ldr	r3, [r2, #0]
 800b706:	1c58      	adds	r0, r3, #1
 800b708:	6010      	str	r0, [r2, #0]
 800b70a:	7019      	strb	r1, [r3, #0]
 800b70c:	4608      	mov	r0, r1
 800b70e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b712:	4770      	bx	lr

0800b714 <__sfputs_r>:
 800b714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b716:	4606      	mov	r6, r0
 800b718:	460f      	mov	r7, r1
 800b71a:	4614      	mov	r4, r2
 800b71c:	18d5      	adds	r5, r2, r3
 800b71e:	42ac      	cmp	r4, r5
 800b720:	d101      	bne.n	800b726 <__sfputs_r+0x12>
 800b722:	2000      	movs	r0, #0
 800b724:	e007      	b.n	800b736 <__sfputs_r+0x22>
 800b726:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b72a:	463a      	mov	r2, r7
 800b72c:	4630      	mov	r0, r6
 800b72e:	f7ff ffda 	bl	800b6e6 <__sfputc_r>
 800b732:	1c43      	adds	r3, r0, #1
 800b734:	d1f3      	bne.n	800b71e <__sfputs_r+0xa>
 800b736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b738 <_vfiprintf_r>:
 800b738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b73c:	460d      	mov	r5, r1
 800b73e:	b09d      	sub	sp, #116	; 0x74
 800b740:	4614      	mov	r4, r2
 800b742:	4698      	mov	r8, r3
 800b744:	4606      	mov	r6, r0
 800b746:	b118      	cbz	r0, 800b750 <_vfiprintf_r+0x18>
 800b748:	6a03      	ldr	r3, [r0, #32]
 800b74a:	b90b      	cbnz	r3, 800b750 <_vfiprintf_r+0x18>
 800b74c:	f7fe f8c2 	bl	80098d4 <__sinit>
 800b750:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b752:	07d9      	lsls	r1, r3, #31
 800b754:	d405      	bmi.n	800b762 <_vfiprintf_r+0x2a>
 800b756:	89ab      	ldrh	r3, [r5, #12]
 800b758:	059a      	lsls	r2, r3, #22
 800b75a:	d402      	bmi.n	800b762 <_vfiprintf_r+0x2a>
 800b75c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b75e:	f7fe f9e8 	bl	8009b32 <__retarget_lock_acquire_recursive>
 800b762:	89ab      	ldrh	r3, [r5, #12]
 800b764:	071b      	lsls	r3, r3, #28
 800b766:	d501      	bpl.n	800b76c <_vfiprintf_r+0x34>
 800b768:	692b      	ldr	r3, [r5, #16]
 800b76a:	b99b      	cbnz	r3, 800b794 <_vfiprintf_r+0x5c>
 800b76c:	4629      	mov	r1, r5
 800b76e:	4630      	mov	r0, r6
 800b770:	f000 f93a 	bl	800b9e8 <__swsetup_r>
 800b774:	b170      	cbz	r0, 800b794 <_vfiprintf_r+0x5c>
 800b776:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b778:	07dc      	lsls	r4, r3, #31
 800b77a:	d504      	bpl.n	800b786 <_vfiprintf_r+0x4e>
 800b77c:	f04f 30ff 	mov.w	r0, #4294967295
 800b780:	b01d      	add	sp, #116	; 0x74
 800b782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b786:	89ab      	ldrh	r3, [r5, #12]
 800b788:	0598      	lsls	r0, r3, #22
 800b78a:	d4f7      	bmi.n	800b77c <_vfiprintf_r+0x44>
 800b78c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b78e:	f7fe f9d1 	bl	8009b34 <__retarget_lock_release_recursive>
 800b792:	e7f3      	b.n	800b77c <_vfiprintf_r+0x44>
 800b794:	2300      	movs	r3, #0
 800b796:	9309      	str	r3, [sp, #36]	; 0x24
 800b798:	2320      	movs	r3, #32
 800b79a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b79e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7a2:	2330      	movs	r3, #48	; 0x30
 800b7a4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b958 <_vfiprintf_r+0x220>
 800b7a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b7ac:	f04f 0901 	mov.w	r9, #1
 800b7b0:	4623      	mov	r3, r4
 800b7b2:	469a      	mov	sl, r3
 800b7b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7b8:	b10a      	cbz	r2, 800b7be <_vfiprintf_r+0x86>
 800b7ba:	2a25      	cmp	r2, #37	; 0x25
 800b7bc:	d1f9      	bne.n	800b7b2 <_vfiprintf_r+0x7a>
 800b7be:	ebba 0b04 	subs.w	fp, sl, r4
 800b7c2:	d00b      	beq.n	800b7dc <_vfiprintf_r+0xa4>
 800b7c4:	465b      	mov	r3, fp
 800b7c6:	4622      	mov	r2, r4
 800b7c8:	4629      	mov	r1, r5
 800b7ca:	4630      	mov	r0, r6
 800b7cc:	f7ff ffa2 	bl	800b714 <__sfputs_r>
 800b7d0:	3001      	adds	r0, #1
 800b7d2:	f000 80a9 	beq.w	800b928 <_vfiprintf_r+0x1f0>
 800b7d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b7d8:	445a      	add	r2, fp
 800b7da:	9209      	str	r2, [sp, #36]	; 0x24
 800b7dc:	f89a 3000 	ldrb.w	r3, [sl]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	f000 80a1 	beq.w	800b928 <_vfiprintf_r+0x1f0>
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	f04f 32ff 	mov.w	r2, #4294967295
 800b7ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b7f0:	f10a 0a01 	add.w	sl, sl, #1
 800b7f4:	9304      	str	r3, [sp, #16]
 800b7f6:	9307      	str	r3, [sp, #28]
 800b7f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b7fc:	931a      	str	r3, [sp, #104]	; 0x68
 800b7fe:	4654      	mov	r4, sl
 800b800:	2205      	movs	r2, #5
 800b802:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b806:	4854      	ldr	r0, [pc, #336]	; (800b958 <_vfiprintf_r+0x220>)
 800b808:	f7f4 fce2 	bl	80001d0 <memchr>
 800b80c:	9a04      	ldr	r2, [sp, #16]
 800b80e:	b9d8      	cbnz	r0, 800b848 <_vfiprintf_r+0x110>
 800b810:	06d1      	lsls	r1, r2, #27
 800b812:	bf44      	itt	mi
 800b814:	2320      	movmi	r3, #32
 800b816:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b81a:	0713      	lsls	r3, r2, #28
 800b81c:	bf44      	itt	mi
 800b81e:	232b      	movmi	r3, #43	; 0x2b
 800b820:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b824:	f89a 3000 	ldrb.w	r3, [sl]
 800b828:	2b2a      	cmp	r3, #42	; 0x2a
 800b82a:	d015      	beq.n	800b858 <_vfiprintf_r+0x120>
 800b82c:	9a07      	ldr	r2, [sp, #28]
 800b82e:	4654      	mov	r4, sl
 800b830:	2000      	movs	r0, #0
 800b832:	f04f 0c0a 	mov.w	ip, #10
 800b836:	4621      	mov	r1, r4
 800b838:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b83c:	3b30      	subs	r3, #48	; 0x30
 800b83e:	2b09      	cmp	r3, #9
 800b840:	d94d      	bls.n	800b8de <_vfiprintf_r+0x1a6>
 800b842:	b1b0      	cbz	r0, 800b872 <_vfiprintf_r+0x13a>
 800b844:	9207      	str	r2, [sp, #28]
 800b846:	e014      	b.n	800b872 <_vfiprintf_r+0x13a>
 800b848:	eba0 0308 	sub.w	r3, r0, r8
 800b84c:	fa09 f303 	lsl.w	r3, r9, r3
 800b850:	4313      	orrs	r3, r2
 800b852:	9304      	str	r3, [sp, #16]
 800b854:	46a2      	mov	sl, r4
 800b856:	e7d2      	b.n	800b7fe <_vfiprintf_r+0xc6>
 800b858:	9b03      	ldr	r3, [sp, #12]
 800b85a:	1d19      	adds	r1, r3, #4
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	9103      	str	r1, [sp, #12]
 800b860:	2b00      	cmp	r3, #0
 800b862:	bfbb      	ittet	lt
 800b864:	425b      	neglt	r3, r3
 800b866:	f042 0202 	orrlt.w	r2, r2, #2
 800b86a:	9307      	strge	r3, [sp, #28]
 800b86c:	9307      	strlt	r3, [sp, #28]
 800b86e:	bfb8      	it	lt
 800b870:	9204      	strlt	r2, [sp, #16]
 800b872:	7823      	ldrb	r3, [r4, #0]
 800b874:	2b2e      	cmp	r3, #46	; 0x2e
 800b876:	d10c      	bne.n	800b892 <_vfiprintf_r+0x15a>
 800b878:	7863      	ldrb	r3, [r4, #1]
 800b87a:	2b2a      	cmp	r3, #42	; 0x2a
 800b87c:	d134      	bne.n	800b8e8 <_vfiprintf_r+0x1b0>
 800b87e:	9b03      	ldr	r3, [sp, #12]
 800b880:	1d1a      	adds	r2, r3, #4
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	9203      	str	r2, [sp, #12]
 800b886:	2b00      	cmp	r3, #0
 800b888:	bfb8      	it	lt
 800b88a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b88e:	3402      	adds	r4, #2
 800b890:	9305      	str	r3, [sp, #20]
 800b892:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b968 <_vfiprintf_r+0x230>
 800b896:	7821      	ldrb	r1, [r4, #0]
 800b898:	2203      	movs	r2, #3
 800b89a:	4650      	mov	r0, sl
 800b89c:	f7f4 fc98 	bl	80001d0 <memchr>
 800b8a0:	b138      	cbz	r0, 800b8b2 <_vfiprintf_r+0x17a>
 800b8a2:	9b04      	ldr	r3, [sp, #16]
 800b8a4:	eba0 000a 	sub.w	r0, r0, sl
 800b8a8:	2240      	movs	r2, #64	; 0x40
 800b8aa:	4082      	lsls	r2, r0
 800b8ac:	4313      	orrs	r3, r2
 800b8ae:	3401      	adds	r4, #1
 800b8b0:	9304      	str	r3, [sp, #16]
 800b8b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8b6:	4829      	ldr	r0, [pc, #164]	; (800b95c <_vfiprintf_r+0x224>)
 800b8b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b8bc:	2206      	movs	r2, #6
 800b8be:	f7f4 fc87 	bl	80001d0 <memchr>
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	d03f      	beq.n	800b946 <_vfiprintf_r+0x20e>
 800b8c6:	4b26      	ldr	r3, [pc, #152]	; (800b960 <_vfiprintf_r+0x228>)
 800b8c8:	bb1b      	cbnz	r3, 800b912 <_vfiprintf_r+0x1da>
 800b8ca:	9b03      	ldr	r3, [sp, #12]
 800b8cc:	3307      	adds	r3, #7
 800b8ce:	f023 0307 	bic.w	r3, r3, #7
 800b8d2:	3308      	adds	r3, #8
 800b8d4:	9303      	str	r3, [sp, #12]
 800b8d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8d8:	443b      	add	r3, r7
 800b8da:	9309      	str	r3, [sp, #36]	; 0x24
 800b8dc:	e768      	b.n	800b7b0 <_vfiprintf_r+0x78>
 800b8de:	fb0c 3202 	mla	r2, ip, r2, r3
 800b8e2:	460c      	mov	r4, r1
 800b8e4:	2001      	movs	r0, #1
 800b8e6:	e7a6      	b.n	800b836 <_vfiprintf_r+0xfe>
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	3401      	adds	r4, #1
 800b8ec:	9305      	str	r3, [sp, #20]
 800b8ee:	4619      	mov	r1, r3
 800b8f0:	f04f 0c0a 	mov.w	ip, #10
 800b8f4:	4620      	mov	r0, r4
 800b8f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8fa:	3a30      	subs	r2, #48	; 0x30
 800b8fc:	2a09      	cmp	r2, #9
 800b8fe:	d903      	bls.n	800b908 <_vfiprintf_r+0x1d0>
 800b900:	2b00      	cmp	r3, #0
 800b902:	d0c6      	beq.n	800b892 <_vfiprintf_r+0x15a>
 800b904:	9105      	str	r1, [sp, #20]
 800b906:	e7c4      	b.n	800b892 <_vfiprintf_r+0x15a>
 800b908:	fb0c 2101 	mla	r1, ip, r1, r2
 800b90c:	4604      	mov	r4, r0
 800b90e:	2301      	movs	r3, #1
 800b910:	e7f0      	b.n	800b8f4 <_vfiprintf_r+0x1bc>
 800b912:	ab03      	add	r3, sp, #12
 800b914:	9300      	str	r3, [sp, #0]
 800b916:	462a      	mov	r2, r5
 800b918:	4b12      	ldr	r3, [pc, #72]	; (800b964 <_vfiprintf_r+0x22c>)
 800b91a:	a904      	add	r1, sp, #16
 800b91c:	4630      	mov	r0, r6
 800b91e:	f7fd fb87 	bl	8009030 <_printf_float>
 800b922:	4607      	mov	r7, r0
 800b924:	1c78      	adds	r0, r7, #1
 800b926:	d1d6      	bne.n	800b8d6 <_vfiprintf_r+0x19e>
 800b928:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b92a:	07d9      	lsls	r1, r3, #31
 800b92c:	d405      	bmi.n	800b93a <_vfiprintf_r+0x202>
 800b92e:	89ab      	ldrh	r3, [r5, #12]
 800b930:	059a      	lsls	r2, r3, #22
 800b932:	d402      	bmi.n	800b93a <_vfiprintf_r+0x202>
 800b934:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b936:	f7fe f8fd 	bl	8009b34 <__retarget_lock_release_recursive>
 800b93a:	89ab      	ldrh	r3, [r5, #12]
 800b93c:	065b      	lsls	r3, r3, #25
 800b93e:	f53f af1d 	bmi.w	800b77c <_vfiprintf_r+0x44>
 800b942:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b944:	e71c      	b.n	800b780 <_vfiprintf_r+0x48>
 800b946:	ab03      	add	r3, sp, #12
 800b948:	9300      	str	r3, [sp, #0]
 800b94a:	462a      	mov	r2, r5
 800b94c:	4b05      	ldr	r3, [pc, #20]	; (800b964 <_vfiprintf_r+0x22c>)
 800b94e:	a904      	add	r1, sp, #16
 800b950:	4630      	mov	r0, r6
 800b952:	f7fd fe11 	bl	8009578 <_printf_i>
 800b956:	e7e4      	b.n	800b922 <_vfiprintf_r+0x1ea>
 800b958:	0800c034 	.word	0x0800c034
 800b95c:	0800c03e 	.word	0x0800c03e
 800b960:	08009031 	.word	0x08009031
 800b964:	0800b715 	.word	0x0800b715
 800b968:	0800c03a 	.word	0x0800c03a

0800b96c <__swbuf_r>:
 800b96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b96e:	460e      	mov	r6, r1
 800b970:	4614      	mov	r4, r2
 800b972:	4605      	mov	r5, r0
 800b974:	b118      	cbz	r0, 800b97e <__swbuf_r+0x12>
 800b976:	6a03      	ldr	r3, [r0, #32]
 800b978:	b90b      	cbnz	r3, 800b97e <__swbuf_r+0x12>
 800b97a:	f7fd ffab 	bl	80098d4 <__sinit>
 800b97e:	69a3      	ldr	r3, [r4, #24]
 800b980:	60a3      	str	r3, [r4, #8]
 800b982:	89a3      	ldrh	r3, [r4, #12]
 800b984:	071a      	lsls	r2, r3, #28
 800b986:	d525      	bpl.n	800b9d4 <__swbuf_r+0x68>
 800b988:	6923      	ldr	r3, [r4, #16]
 800b98a:	b31b      	cbz	r3, 800b9d4 <__swbuf_r+0x68>
 800b98c:	6823      	ldr	r3, [r4, #0]
 800b98e:	6922      	ldr	r2, [r4, #16]
 800b990:	1a98      	subs	r0, r3, r2
 800b992:	6963      	ldr	r3, [r4, #20]
 800b994:	b2f6      	uxtb	r6, r6
 800b996:	4283      	cmp	r3, r0
 800b998:	4637      	mov	r7, r6
 800b99a:	dc04      	bgt.n	800b9a6 <__swbuf_r+0x3a>
 800b99c:	4621      	mov	r1, r4
 800b99e:	4628      	mov	r0, r5
 800b9a0:	f7ff fd9e 	bl	800b4e0 <_fflush_r>
 800b9a4:	b9e0      	cbnz	r0, 800b9e0 <__swbuf_r+0x74>
 800b9a6:	68a3      	ldr	r3, [r4, #8]
 800b9a8:	3b01      	subs	r3, #1
 800b9aa:	60a3      	str	r3, [r4, #8]
 800b9ac:	6823      	ldr	r3, [r4, #0]
 800b9ae:	1c5a      	adds	r2, r3, #1
 800b9b0:	6022      	str	r2, [r4, #0]
 800b9b2:	701e      	strb	r6, [r3, #0]
 800b9b4:	6962      	ldr	r2, [r4, #20]
 800b9b6:	1c43      	adds	r3, r0, #1
 800b9b8:	429a      	cmp	r2, r3
 800b9ba:	d004      	beq.n	800b9c6 <__swbuf_r+0x5a>
 800b9bc:	89a3      	ldrh	r3, [r4, #12]
 800b9be:	07db      	lsls	r3, r3, #31
 800b9c0:	d506      	bpl.n	800b9d0 <__swbuf_r+0x64>
 800b9c2:	2e0a      	cmp	r6, #10
 800b9c4:	d104      	bne.n	800b9d0 <__swbuf_r+0x64>
 800b9c6:	4621      	mov	r1, r4
 800b9c8:	4628      	mov	r0, r5
 800b9ca:	f7ff fd89 	bl	800b4e0 <_fflush_r>
 800b9ce:	b938      	cbnz	r0, 800b9e0 <__swbuf_r+0x74>
 800b9d0:	4638      	mov	r0, r7
 800b9d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9d4:	4621      	mov	r1, r4
 800b9d6:	4628      	mov	r0, r5
 800b9d8:	f000 f806 	bl	800b9e8 <__swsetup_r>
 800b9dc:	2800      	cmp	r0, #0
 800b9de:	d0d5      	beq.n	800b98c <__swbuf_r+0x20>
 800b9e0:	f04f 37ff 	mov.w	r7, #4294967295
 800b9e4:	e7f4      	b.n	800b9d0 <__swbuf_r+0x64>
	...

0800b9e8 <__swsetup_r>:
 800b9e8:	b538      	push	{r3, r4, r5, lr}
 800b9ea:	4b2a      	ldr	r3, [pc, #168]	; (800ba94 <__swsetup_r+0xac>)
 800b9ec:	4605      	mov	r5, r0
 800b9ee:	6818      	ldr	r0, [r3, #0]
 800b9f0:	460c      	mov	r4, r1
 800b9f2:	b118      	cbz	r0, 800b9fc <__swsetup_r+0x14>
 800b9f4:	6a03      	ldr	r3, [r0, #32]
 800b9f6:	b90b      	cbnz	r3, 800b9fc <__swsetup_r+0x14>
 800b9f8:	f7fd ff6c 	bl	80098d4 <__sinit>
 800b9fc:	89a3      	ldrh	r3, [r4, #12]
 800b9fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba02:	0718      	lsls	r0, r3, #28
 800ba04:	d422      	bmi.n	800ba4c <__swsetup_r+0x64>
 800ba06:	06d9      	lsls	r1, r3, #27
 800ba08:	d407      	bmi.n	800ba1a <__swsetup_r+0x32>
 800ba0a:	2309      	movs	r3, #9
 800ba0c:	602b      	str	r3, [r5, #0]
 800ba0e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ba12:	81a3      	strh	r3, [r4, #12]
 800ba14:	f04f 30ff 	mov.w	r0, #4294967295
 800ba18:	e034      	b.n	800ba84 <__swsetup_r+0x9c>
 800ba1a:	0758      	lsls	r0, r3, #29
 800ba1c:	d512      	bpl.n	800ba44 <__swsetup_r+0x5c>
 800ba1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba20:	b141      	cbz	r1, 800ba34 <__swsetup_r+0x4c>
 800ba22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba26:	4299      	cmp	r1, r3
 800ba28:	d002      	beq.n	800ba30 <__swsetup_r+0x48>
 800ba2a:	4628      	mov	r0, r5
 800ba2c:	f7fe fefe 	bl	800a82c <_free_r>
 800ba30:	2300      	movs	r3, #0
 800ba32:	6363      	str	r3, [r4, #52]	; 0x34
 800ba34:	89a3      	ldrh	r3, [r4, #12]
 800ba36:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ba3a:	81a3      	strh	r3, [r4, #12]
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	6063      	str	r3, [r4, #4]
 800ba40:	6923      	ldr	r3, [r4, #16]
 800ba42:	6023      	str	r3, [r4, #0]
 800ba44:	89a3      	ldrh	r3, [r4, #12]
 800ba46:	f043 0308 	orr.w	r3, r3, #8
 800ba4a:	81a3      	strh	r3, [r4, #12]
 800ba4c:	6923      	ldr	r3, [r4, #16]
 800ba4e:	b94b      	cbnz	r3, 800ba64 <__swsetup_r+0x7c>
 800ba50:	89a3      	ldrh	r3, [r4, #12]
 800ba52:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ba56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba5a:	d003      	beq.n	800ba64 <__swsetup_r+0x7c>
 800ba5c:	4621      	mov	r1, r4
 800ba5e:	4628      	mov	r0, r5
 800ba60:	f000 f884 	bl	800bb6c <__smakebuf_r>
 800ba64:	89a0      	ldrh	r0, [r4, #12]
 800ba66:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba6a:	f010 0301 	ands.w	r3, r0, #1
 800ba6e:	d00a      	beq.n	800ba86 <__swsetup_r+0x9e>
 800ba70:	2300      	movs	r3, #0
 800ba72:	60a3      	str	r3, [r4, #8]
 800ba74:	6963      	ldr	r3, [r4, #20]
 800ba76:	425b      	negs	r3, r3
 800ba78:	61a3      	str	r3, [r4, #24]
 800ba7a:	6923      	ldr	r3, [r4, #16]
 800ba7c:	b943      	cbnz	r3, 800ba90 <__swsetup_r+0xa8>
 800ba7e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ba82:	d1c4      	bne.n	800ba0e <__swsetup_r+0x26>
 800ba84:	bd38      	pop	{r3, r4, r5, pc}
 800ba86:	0781      	lsls	r1, r0, #30
 800ba88:	bf58      	it	pl
 800ba8a:	6963      	ldrpl	r3, [r4, #20]
 800ba8c:	60a3      	str	r3, [r4, #8]
 800ba8e:	e7f4      	b.n	800ba7a <__swsetup_r+0x92>
 800ba90:	2000      	movs	r0, #0
 800ba92:	e7f7      	b.n	800ba84 <__swsetup_r+0x9c>
 800ba94:	20000084 	.word	0x20000084

0800ba98 <_raise_r>:
 800ba98:	291f      	cmp	r1, #31
 800ba9a:	b538      	push	{r3, r4, r5, lr}
 800ba9c:	4604      	mov	r4, r0
 800ba9e:	460d      	mov	r5, r1
 800baa0:	d904      	bls.n	800baac <_raise_r+0x14>
 800baa2:	2316      	movs	r3, #22
 800baa4:	6003      	str	r3, [r0, #0]
 800baa6:	f04f 30ff 	mov.w	r0, #4294967295
 800baaa:	bd38      	pop	{r3, r4, r5, pc}
 800baac:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800baae:	b112      	cbz	r2, 800bab6 <_raise_r+0x1e>
 800bab0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bab4:	b94b      	cbnz	r3, 800baca <_raise_r+0x32>
 800bab6:	4620      	mov	r0, r4
 800bab8:	f000 f830 	bl	800bb1c <_getpid_r>
 800babc:	462a      	mov	r2, r5
 800babe:	4601      	mov	r1, r0
 800bac0:	4620      	mov	r0, r4
 800bac2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bac6:	f000 b817 	b.w	800baf8 <_kill_r>
 800baca:	2b01      	cmp	r3, #1
 800bacc:	d00a      	beq.n	800bae4 <_raise_r+0x4c>
 800bace:	1c59      	adds	r1, r3, #1
 800bad0:	d103      	bne.n	800bada <_raise_r+0x42>
 800bad2:	2316      	movs	r3, #22
 800bad4:	6003      	str	r3, [r0, #0]
 800bad6:	2001      	movs	r0, #1
 800bad8:	e7e7      	b.n	800baaa <_raise_r+0x12>
 800bada:	2400      	movs	r4, #0
 800badc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bae0:	4628      	mov	r0, r5
 800bae2:	4798      	blx	r3
 800bae4:	2000      	movs	r0, #0
 800bae6:	e7e0      	b.n	800baaa <_raise_r+0x12>

0800bae8 <raise>:
 800bae8:	4b02      	ldr	r3, [pc, #8]	; (800baf4 <raise+0xc>)
 800baea:	4601      	mov	r1, r0
 800baec:	6818      	ldr	r0, [r3, #0]
 800baee:	f7ff bfd3 	b.w	800ba98 <_raise_r>
 800baf2:	bf00      	nop
 800baf4:	20000084 	.word	0x20000084

0800baf8 <_kill_r>:
 800baf8:	b538      	push	{r3, r4, r5, lr}
 800bafa:	4d07      	ldr	r5, [pc, #28]	; (800bb18 <_kill_r+0x20>)
 800bafc:	2300      	movs	r3, #0
 800bafe:	4604      	mov	r4, r0
 800bb00:	4608      	mov	r0, r1
 800bb02:	4611      	mov	r1, r2
 800bb04:	602b      	str	r3, [r5, #0]
 800bb06:	f7f5 ffe7 	bl	8001ad8 <_kill>
 800bb0a:	1c43      	adds	r3, r0, #1
 800bb0c:	d102      	bne.n	800bb14 <_kill_r+0x1c>
 800bb0e:	682b      	ldr	r3, [r5, #0]
 800bb10:	b103      	cbz	r3, 800bb14 <_kill_r+0x1c>
 800bb12:	6023      	str	r3, [r4, #0]
 800bb14:	bd38      	pop	{r3, r4, r5, pc}
 800bb16:	bf00      	nop
 800bb18:	20000744 	.word	0x20000744

0800bb1c <_getpid_r>:
 800bb1c:	f7f5 bfd4 	b.w	8001ac8 <_getpid>

0800bb20 <__swhatbuf_r>:
 800bb20:	b570      	push	{r4, r5, r6, lr}
 800bb22:	460c      	mov	r4, r1
 800bb24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb28:	2900      	cmp	r1, #0
 800bb2a:	b096      	sub	sp, #88	; 0x58
 800bb2c:	4615      	mov	r5, r2
 800bb2e:	461e      	mov	r6, r3
 800bb30:	da0d      	bge.n	800bb4e <__swhatbuf_r+0x2e>
 800bb32:	89a3      	ldrh	r3, [r4, #12]
 800bb34:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bb38:	f04f 0100 	mov.w	r1, #0
 800bb3c:	bf0c      	ite	eq
 800bb3e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bb42:	2340      	movne	r3, #64	; 0x40
 800bb44:	2000      	movs	r0, #0
 800bb46:	6031      	str	r1, [r6, #0]
 800bb48:	602b      	str	r3, [r5, #0]
 800bb4a:	b016      	add	sp, #88	; 0x58
 800bb4c:	bd70      	pop	{r4, r5, r6, pc}
 800bb4e:	466a      	mov	r2, sp
 800bb50:	f000 f848 	bl	800bbe4 <_fstat_r>
 800bb54:	2800      	cmp	r0, #0
 800bb56:	dbec      	blt.n	800bb32 <__swhatbuf_r+0x12>
 800bb58:	9901      	ldr	r1, [sp, #4]
 800bb5a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bb5e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bb62:	4259      	negs	r1, r3
 800bb64:	4159      	adcs	r1, r3
 800bb66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb6a:	e7eb      	b.n	800bb44 <__swhatbuf_r+0x24>

0800bb6c <__smakebuf_r>:
 800bb6c:	898b      	ldrh	r3, [r1, #12]
 800bb6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bb70:	079d      	lsls	r5, r3, #30
 800bb72:	4606      	mov	r6, r0
 800bb74:	460c      	mov	r4, r1
 800bb76:	d507      	bpl.n	800bb88 <__smakebuf_r+0x1c>
 800bb78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bb7c:	6023      	str	r3, [r4, #0]
 800bb7e:	6123      	str	r3, [r4, #16]
 800bb80:	2301      	movs	r3, #1
 800bb82:	6163      	str	r3, [r4, #20]
 800bb84:	b002      	add	sp, #8
 800bb86:	bd70      	pop	{r4, r5, r6, pc}
 800bb88:	ab01      	add	r3, sp, #4
 800bb8a:	466a      	mov	r2, sp
 800bb8c:	f7ff ffc8 	bl	800bb20 <__swhatbuf_r>
 800bb90:	9900      	ldr	r1, [sp, #0]
 800bb92:	4605      	mov	r5, r0
 800bb94:	4630      	mov	r0, r6
 800bb96:	f7fe febd 	bl	800a914 <_malloc_r>
 800bb9a:	b948      	cbnz	r0, 800bbb0 <__smakebuf_r+0x44>
 800bb9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bba0:	059a      	lsls	r2, r3, #22
 800bba2:	d4ef      	bmi.n	800bb84 <__smakebuf_r+0x18>
 800bba4:	f023 0303 	bic.w	r3, r3, #3
 800bba8:	f043 0302 	orr.w	r3, r3, #2
 800bbac:	81a3      	strh	r3, [r4, #12]
 800bbae:	e7e3      	b.n	800bb78 <__smakebuf_r+0xc>
 800bbb0:	89a3      	ldrh	r3, [r4, #12]
 800bbb2:	6020      	str	r0, [r4, #0]
 800bbb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbb8:	81a3      	strh	r3, [r4, #12]
 800bbba:	9b00      	ldr	r3, [sp, #0]
 800bbbc:	6163      	str	r3, [r4, #20]
 800bbbe:	9b01      	ldr	r3, [sp, #4]
 800bbc0:	6120      	str	r0, [r4, #16]
 800bbc2:	b15b      	cbz	r3, 800bbdc <__smakebuf_r+0x70>
 800bbc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbc8:	4630      	mov	r0, r6
 800bbca:	f000 f81d 	bl	800bc08 <_isatty_r>
 800bbce:	b128      	cbz	r0, 800bbdc <__smakebuf_r+0x70>
 800bbd0:	89a3      	ldrh	r3, [r4, #12]
 800bbd2:	f023 0303 	bic.w	r3, r3, #3
 800bbd6:	f043 0301 	orr.w	r3, r3, #1
 800bbda:	81a3      	strh	r3, [r4, #12]
 800bbdc:	89a3      	ldrh	r3, [r4, #12]
 800bbde:	431d      	orrs	r5, r3
 800bbe0:	81a5      	strh	r5, [r4, #12]
 800bbe2:	e7cf      	b.n	800bb84 <__smakebuf_r+0x18>

0800bbe4 <_fstat_r>:
 800bbe4:	b538      	push	{r3, r4, r5, lr}
 800bbe6:	4d07      	ldr	r5, [pc, #28]	; (800bc04 <_fstat_r+0x20>)
 800bbe8:	2300      	movs	r3, #0
 800bbea:	4604      	mov	r4, r0
 800bbec:	4608      	mov	r0, r1
 800bbee:	4611      	mov	r1, r2
 800bbf0:	602b      	str	r3, [r5, #0]
 800bbf2:	f7f5 ffd0 	bl	8001b96 <_fstat>
 800bbf6:	1c43      	adds	r3, r0, #1
 800bbf8:	d102      	bne.n	800bc00 <_fstat_r+0x1c>
 800bbfa:	682b      	ldr	r3, [r5, #0]
 800bbfc:	b103      	cbz	r3, 800bc00 <_fstat_r+0x1c>
 800bbfe:	6023      	str	r3, [r4, #0]
 800bc00:	bd38      	pop	{r3, r4, r5, pc}
 800bc02:	bf00      	nop
 800bc04:	20000744 	.word	0x20000744

0800bc08 <_isatty_r>:
 800bc08:	b538      	push	{r3, r4, r5, lr}
 800bc0a:	4d06      	ldr	r5, [pc, #24]	; (800bc24 <_isatty_r+0x1c>)
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	4604      	mov	r4, r0
 800bc10:	4608      	mov	r0, r1
 800bc12:	602b      	str	r3, [r5, #0]
 800bc14:	f7f5 ffcf 	bl	8001bb6 <_isatty>
 800bc18:	1c43      	adds	r3, r0, #1
 800bc1a:	d102      	bne.n	800bc22 <_isatty_r+0x1a>
 800bc1c:	682b      	ldr	r3, [r5, #0]
 800bc1e:	b103      	cbz	r3, 800bc22 <_isatty_r+0x1a>
 800bc20:	6023      	str	r3, [r4, #0]
 800bc22:	bd38      	pop	{r3, r4, r5, pc}
 800bc24:	20000744 	.word	0x20000744

0800bc28 <_init>:
 800bc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc2a:	bf00      	nop
 800bc2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc2e:	bc08      	pop	{r3}
 800bc30:	469e      	mov	lr, r3
 800bc32:	4770      	bx	lr

0800bc34 <_fini>:
 800bc34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc36:	bf00      	nop
 800bc38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc3a:	bc08      	pop	{r3}
 800bc3c:	469e      	mov	lr, r3
 800bc3e:	4770      	bx	lr
