Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan  7 17:01:25 2024
| Host         : HOME-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: bcd/FSM_onehot_prev_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd/FSM_onehot_prev_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd/FSM_onehot_prev_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd/FSM_onehot_prev_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd/FSM_onehot_prev_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd/FSM_onehot_prev_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor/genblk1[0].internal_clk_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor/genblk1[1].internal_clk_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor/genblk1[2].internal_clk_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor/genblk1[3].internal_clk_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor/genblk1[4].internal_clk_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor/genblk1[5].internal_clk_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor/genblk1[6].internal_clk_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor/genblk1[7].internal_clk_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor/genblk1[8].internal_clk_reg[9]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: sensor/genblk1[9].internal_clk_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sensor/prev_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sensor/prev_state_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: uart/internal_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 348 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.652        0.000                      0                   19        0.254        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.652        0.000                      0                   19        0.254        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 uart/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.745ns (72.766%)  route 0.653ns (27.234%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.175    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  uart/cnt_clk_reg[2]/Q
                         net (fo=1, routed)           0.653     6.347    uart/cnt_clk_reg_n_0_[2]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.471 r  uart/cnt_clk[1]_i_3/O
                         net (fo=1, routed)           0.000     6.471    uart/cnt_clk[1]_i_3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  uart/cnt_clk_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    uart/cnt_clk_reg[1]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  uart/cnt_clk_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    uart/cnt_clk_reg[5]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  uart/cnt_clk_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    uart/cnt_clk_reg[9]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.355 r  uart/cnt_clk_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    uart/cnt_clk_reg[13]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.574 r  uart/cnt_clk_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.574    uart/cnt_clk_reg[17]_i_1_n_7
    SLICE_X2Y99          FDRE                                         r  uart/cnt_clk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.878    uart/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  uart/cnt_clk_reg[17]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.109    15.225    uart/cnt_clk_reg[17]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 uart/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.732ns (72.617%)  route 0.653ns (27.383%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.175    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  uart/cnt_clk_reg[2]/Q
                         net (fo=1, routed)           0.653     6.347    uart/cnt_clk_reg_n_0_[2]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.471 r  uart/cnt_clk[1]_i_3/O
                         net (fo=1, routed)           0.000     6.471    uart/cnt_clk[1]_i_3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  uart/cnt_clk_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    uart/cnt_clk_reg[1]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  uart/cnt_clk_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    uart/cnt_clk_reg[5]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  uart/cnt_clk_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    uart/cnt_clk_reg[9]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.561 r  uart/cnt_clk_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.561    uart/cnt_clk_reg[13]_i_1_n_6
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.878    uart/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[14]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.109    15.225    uart/cnt_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.673ns  (required time - arrival time)
  Source:                 uart/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 1.724ns (72.525%)  route 0.653ns (27.475%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.175    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  uart/cnt_clk_reg[2]/Q
                         net (fo=1, routed)           0.653     6.347    uart/cnt_clk_reg_n_0_[2]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.471 r  uart/cnt_clk[1]_i_3/O
                         net (fo=1, routed)           0.000     6.471    uart/cnt_clk[1]_i_3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  uart/cnt_clk_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    uart/cnt_clk_reg[1]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  uart/cnt_clk_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    uart/cnt_clk_reg[5]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  uart/cnt_clk_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    uart/cnt_clk_reg[9]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.553 r  uart/cnt_clk_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.553    uart/cnt_clk_reg[13]_i_1_n_4
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.878    uart/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[16]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.109    15.225    uart/cnt_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.673    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 uart/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.648ns (71.618%)  route 0.653ns (28.382%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.175    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  uart/cnt_clk_reg[2]/Q
                         net (fo=1, routed)           0.653     6.347    uart/cnt_clk_reg_n_0_[2]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.471 r  uart/cnt_clk[1]_i_3/O
                         net (fo=1, routed)           0.000     6.471    uart/cnt_clk[1]_i_3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  uart/cnt_clk_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    uart/cnt_clk_reg[1]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  uart/cnt_clk_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    uart/cnt_clk_reg[5]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  uart/cnt_clk_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    uart/cnt_clk_reg[9]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.477 r  uart/cnt_clk_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.477    uart/cnt_clk_reg[13]_i_1_n_5
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.878    uart/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[15]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.109    15.225    uart/cnt_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 uart/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.628ns (71.369%)  route 0.653ns (28.631%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.175    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  uart/cnt_clk_reg[2]/Q
                         net (fo=1, routed)           0.653     6.347    uart/cnt_clk_reg_n_0_[2]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.471 r  uart/cnt_clk[1]_i_3/O
                         net (fo=1, routed)           0.000     6.471    uart/cnt_clk[1]_i_3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  uart/cnt_clk_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    uart/cnt_clk_reg[1]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  uart/cnt_clk_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    uart/cnt_clk_reg[5]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.238 r  uart/cnt_clk_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    uart/cnt_clk_reg[9]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.457 r  uart/cnt_clk_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.457    uart/cnt_clk_reg[13]_i_1_n_7
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.878    uart/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[13]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.109    15.225    uart/cnt_clk_reg[13]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 uart/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 1.615ns (71.205%)  route 0.653ns (28.795%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.175    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  uart/cnt_clk_reg[2]/Q
                         net (fo=1, routed)           0.653     6.347    uart/cnt_clk_reg_n_0_[2]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.471 r  uart/cnt_clk[1]_i_3/O
                         net (fo=1, routed)           0.000     6.471    uart/cnt_clk[1]_i_3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  uart/cnt_clk_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    uart/cnt_clk_reg[1]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  uart/cnt_clk_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    uart/cnt_clk_reg[5]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.444 r  uart/cnt_clk_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.444    uart/cnt_clk_reg[9]_i_1_n_6
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.878    uart/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[10]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.109    15.225    uart/cnt_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  7.782    

Slack (MET) :             7.790ns  (required time - arrival time)
  Source:                 uart/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 1.607ns (71.103%)  route 0.653ns (28.897%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.175    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  uart/cnt_clk_reg[2]/Q
                         net (fo=1, routed)           0.653     6.347    uart/cnt_clk_reg_n_0_[2]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.471 r  uart/cnt_clk[1]_i_3/O
                         net (fo=1, routed)           0.000     6.471    uart/cnt_clk[1]_i_3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  uart/cnt_clk_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    uart/cnt_clk_reg[1]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  uart/cnt_clk_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    uart/cnt_clk_reg[5]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.436 r  uart/cnt_clk_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.436    uart/cnt_clk_reg[9]_i_1_n_4
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.878    uart/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[12]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.109    15.225    uart/cnt_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  7.790    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 uart/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.531ns (70.097%)  route 0.653ns (29.903%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.175    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  uart/cnt_clk_reg[2]/Q
                         net (fo=1, routed)           0.653     6.347    uart/cnt_clk_reg_n_0_[2]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.471 r  uart/cnt_clk[1]_i_3/O
                         net (fo=1, routed)           0.000     6.471    uart/cnt_clk[1]_i_3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  uart/cnt_clk_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    uart/cnt_clk_reg[1]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  uart/cnt_clk_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    uart/cnt_clk_reg[5]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.360 r  uart/cnt_clk_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.360    uart/cnt_clk_reg[9]_i_1_n_5
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.878    uart/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[11]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.109    15.225    uart/cnt_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 uart/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.511ns (69.821%)  route 0.653ns (30.179%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.175    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  uart/cnt_clk_reg[2]/Q
                         net (fo=1, routed)           0.653     6.347    uart/cnt_clk_reg_n_0_[2]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.471 r  uart/cnt_clk[1]_i_3/O
                         net (fo=1, routed)           0.000     6.471    uart/cnt_clk[1]_i_3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  uart/cnt_clk_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    uart/cnt_clk_reg[1]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.121 r  uart/cnt_clk_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.121    uart/cnt_clk_reg[5]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.340 r  uart/cnt_clk_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.340    uart/cnt_clk_reg[9]_i_1_n_7
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.878    uart/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[9]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.109    15.225    uart/cnt_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 uart/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.498ns (69.639%)  route 0.653ns (30.361%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.175    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  uart/cnt_clk_reg[2]/Q
                         net (fo=1, routed)           0.653     6.347    uart/cnt_clk_reg_n_0_[2]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     6.471 r  uart/cnt_clk[1]_i_3/O
                         net (fo=1, routed)           0.000     6.471    uart/cnt_clk[1]_i_3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.004 r  uart/cnt_clk_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    uart/cnt_clk_reg[1]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.327 r  uart/cnt_clk_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.327    uart/cnt_clk_reg[5]_i_1_n_6
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.506    14.877    uart/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[6]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.109    15.224    uart/cnt_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  7.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart/cnt_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.505    uart/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart/cnt_clk_reg[11]/Q
                         net (fo=1, routed)           0.114     1.784    uart/cnt_clk_reg_n_0_[11]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  uart/cnt_clk_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    uart/cnt_clk_reg[9]_i_1_n_5
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.021    uart/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[11]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134     1.639    uart/cnt_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart/cnt_clk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.505    uart/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart/cnt_clk_reg[15]/Q
                         net (fo=1, routed)           0.114     1.784    uart/cnt_clk_reg_n_0_[15]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  uart/cnt_clk_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    uart/cnt_clk_reg[13]_i_1_n_5
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.021    uart/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[15]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134     1.639    uart/cnt_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart/cnt_clk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.504    uart/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  uart/cnt_clk_reg[7]/Q
                         net (fo=1, routed)           0.114     1.783    uart/cnt_clk_reg_n_0_[7]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  uart/cnt_clk_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    uart/cnt_clk_reg[5]_i_1_n_5
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.020    uart/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[7]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134     1.638    uart/cnt_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 uart/cnt_clk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.504    uart/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.668 f  uart/cnt_clk_reg[8]/Q
                         net (fo=1, routed)           0.137     1.806    uart/cnt_clk_reg_n_0_[8]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045     1.851 r  uart/cnt_clk[5]_i_2/O
                         net (fo=1, routed)           0.000     1.851    uart/cnt_clk[5]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.915 r  uart/cnt_clk_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    uart/cnt_clk_reg[5]_i_1_n_4
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.020    uart/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[8]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134     1.638    uart/cnt_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uart/cnt_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.505    uart/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart/cnt_clk_reg[11]/Q
                         net (fo=1, routed)           0.114     1.784    uart/cnt_clk_reg_n_0_[11]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.930 r  uart/cnt_clk_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    uart/cnt_clk_reg[9]_i_1_n_4
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.021    uart/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  uart/cnt_clk_reg[12]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134     1.639    uart/cnt_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uart/cnt_clk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.505    uart/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart/cnt_clk_reg[15]/Q
                         net (fo=1, routed)           0.114     1.784    uart/cnt_clk_reg_n_0_[15]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.930 r  uart/cnt_clk_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    uart/cnt_clk_reg[13]_i_1_n_4
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.021    uart/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  uart/cnt_clk_reg[16]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134     1.639    uart/cnt_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 uart/cnt_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.504    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.668 f  uart/cnt_clk_reg[1]/Q
                         net (fo=1, routed)           0.163     1.832    uart/cnt_clk_reg_n_0_[1]
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  uart/cnt_clk[1]_i_4/O
                         net (fo=1, routed)           0.000     1.877    uart/cnt_clk[1]_i_4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  uart/cnt_clk_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    uart/cnt_clk_reg[1]_i_1_n_7
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.020    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.134     1.638    uart/cnt_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 uart/cnt_clk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.504    uart/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.668 f  uart/cnt_clk_reg[5]/Q
                         net (fo=1, routed)           0.163     1.832    uart/cnt_clk_reg_n_0_[5]
    SLICE_X2Y96          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  uart/cnt_clk[5]_i_3/O
                         net (fo=1, routed)           0.000     1.877    uart/cnt_clk[5]_i_3_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  uart/cnt_clk_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    uart/cnt_clk_reg[5]_i_1_n_7
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.020    uart/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  uart/cnt_clk_reg[5]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134     1.638    uart/cnt_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 uart/cnt_clk_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/internal_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.567%)  route 0.231ns (58.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.592     1.505    uart/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  uart/cnt_clk_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  uart/cnt_clk_reg[17]/Q
                         net (fo=2, routed)           0.231     1.900    uart/p_0_in
    SLICE_X3Y99          FDRE                                         r  uart/internal_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.021    uart/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  uart/internal_clk_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.070     1.588    uart/internal_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 uart/cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/cnt_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.504    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  uart/cnt_clk_reg[4]/Q
                         net (fo=1, routed)           0.173     1.841    uart/cnt_clk_reg_n_0_[4]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.950 r  uart/cnt_clk_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    uart/cnt_clk_reg[1]_i_1_n_4
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.020    uart/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart/cnt_clk_reg[4]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.134     1.638    uart/cnt_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y97    sensor/genblk1[0].internal_clk_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     uart/cnt_clk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     uart/cnt_clk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     uart/cnt_clk_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     uart/cnt_clk_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     uart/cnt_clk_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     uart/cnt_clk_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     uart/cnt_clk_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     uart/cnt_clk_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y97    sensor/genblk1[0].internal_clk_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     uart/cnt_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     uart/cnt_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     uart/cnt_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     uart/cnt_clk_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     uart/cnt_clk_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     uart/cnt_clk_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     uart/cnt_clk_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     uart/cnt_clk_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     uart/cnt_clk_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     uart/cnt_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     uart/cnt_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     uart/cnt_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     uart/cnt_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     uart/cnt_clk_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     uart/cnt_clk_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     uart/cnt_clk_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     uart/cnt_clk_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y97     uart/cnt_clk_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     uart/internal_clk_reg/C



