V "GNAT Lib v2018"
A -O0
A -gnatA
A --RTS=D:\gnat\2018-arm-elf\arm-eabi\lib\gnat\ravenscar-sfp-microbit\
A -mlittle-endian
A -mthumb
A -mfloat-abi=soft
A -mcpu=cortex-m0
A -gnata
A -fcallgraph-info=su
A -fcallgraph-info=su
A -g
A -gnatwa
A -gnatQ
A -gnatw.X
A -ffunction-sections
A -fdata-sections
P DB ZX

RN
RV NO_IMPLEMENTATION_PRAGMAS
RV NO_IMPLEMENTATION_RESTRICTIONS
RR NO_ELABORATION_CODE
RV SPARK_05

U cortex_m_svd.nvic%s	cortex_m_svd-nvic.ads	1da1236a NE OO PR PK
W cortex_m_svd%s	cortex_m_svd.ads	cortex_m_svd.ali
W hal%s			hal.ads			hal.ali
Z system%s		system.ads		system.ali

D cortex_m_svd.ads	20180927154656 f67d36db cortex_m_svd%s
D cortex_m_svd-nvic.ads	20180927154656 c09eddbf cortex_m_svd.nvic%s
D hal.ads		20180927154656 2b42c80e hal%s
D interfac.ads		20180524194940 5ab55268 interfaces%s
D system.ads		20181030114412 14907ac1 system%s
X 1 cortex_m_svd.ads
9K9*Cortex_M_SVD 27e17 2|9r9 51r5
16m4*NVIC_Base{5|85M9} 2|49r30
X 2 cortex_m_svd-nvic.ads
9K22*NVIC 1|9k9 2|51l18 51e22
19A9*NVIC_IPR_Registers(3|97M9)<integer> 36r27
26R9*NVIC_Peripheral 38e6 40r8 48r26
28m7*NVIC_ISER{3|97M9} 41r7
30m7*NVIC_ICER{3|97M9} 42r7
32m7*NVIC_ISPR{3|97M9} 43r7
34m7*NVIC_ICPR{3|97M9} 44r7
36a7*NVIC_IPR{19A9} 45r7
48r4*NVIC_Periph{26R9}
X 3 hal.ads
34K9*HAL 2|7w6 19r49 28r27 30r27 32r27 34r27 3|166e8
97M9*UInt32<4|74M9> 2|19r53 28r31 30r31 32r31 34r31
X 4 interfac.ads
74M9*Unsigned_32
X 5 system.ads
85M9*Address

