#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x57256cbde5b0 .scope module, "SimpleCPU" "SimpleCPU" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "rw_enable";
    .port_info 3 /OUTPUT 8 "address";
    .port_info 4 /OUTPUT 16 "data_in";
RS_0x71db73acc4f8 .resolv tri, v0x57256cc04920_0, L_0x57256cc06aa0;
L_0x57256cc06aa0 .functor BUFZ 8, RS_0x71db73acc4f8, C4<00000000>, C4<00000000>, C4<00000000>;
v0x57256cc058e0_0 .net "ALU_op", 3 0, L_0x57256cc066e0;  1 drivers
v0x57256cc059c0_0 .net "ALU_result", 15 0, L_0x57256cc069d0;  1 drivers
v0x57256cc05ad0_0 .net8 "address", 7 0, RS_0x71db73acc4f8;  2 drivers
o0x71db73acc528 .functor BUFZ 1, C4<z>; HiZ drive
v0x57256cc05bc0_0 .net "clk", 0 0, o0x71db73acc528;  0 drivers
L_0x71db73a830a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x57256cc05c60_0 .net "data_in", 15 0, L_0x71db73a830a8;  1 drivers
v0x57256cc05d70_0 .net "instruction", 15 0, L_0x57256cc064c0;  1 drivers
v0x57256cc05e60_0 .net "reg_read1", 2 0, L_0x57256cc06550;  1 drivers
v0x57256cc05f70_0 .net "reg_read2", 2 0, L_0x57256cc065e0;  1 drivers
v0x57256cc06080_0 .net "reg_write", 2 0, L_0x57256cc06670;  1 drivers
v0x57256cc061d0_0 .net "reg_write_enable", 0 0, L_0x57256cc067b0;  1 drivers
o0x71db73acc708 .functor BUFZ 1, C4<z>; HiZ drive
v0x57256cc062c0_0 .net "reset", 0 0, o0x71db73acc708;  0 drivers
L_0x71db73a83060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x57256cc06360_0 .net "rw_enable", 0 0, L_0x71db73a83060;  1 drivers
S_0x57256cbd6c10 .scope module, "alu_inst" "ALU" 2 54, 3 1 0, S_0x57256cbde5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 16 "result";
L_0x57256cc069d0 .functor BUFZ 16, v0x57256cc02f00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x57256cbdc4f0_0 .net "A", 15 0, L_0x57256cc06850;  1 drivers
v0x57256cbdc9f0_0 .net "B", 15 0, L_0x57256cc06910;  1 drivers
v0x57256cc02d60_0 .net "opcode", 3 0, L_0x57256cc066e0;  alias, 1 drivers
v0x57256cc02e20_0 .net "result", 15 0, L_0x57256cc069d0;  alias, 1 drivers
v0x57256cc02f00_0 .var "result_r", 15 0;
E_0x57256cbcfc80 .event anyedge, v0x57256cc02d60_0, v0x57256cbdc9f0_0, v0x57256cbdc4f0_0;
S_0x57256cbdbd30 .scope module, "cu_inst" "CU" 2 32, 4 1 0, S_0x57256cbde5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Ins";
    .port_info 1 /OUTPUT 1 "Register_write_enable";
    .port_info 2 /OUTPUT 4 "ALU_opcode";
    .port_info 3 /OUTPUT 3 "r1";
    .port_info 4 /OUTPUT 3 "r2";
    .port_info 5 /OUTPUT 3 "r3";
L_0x57256cc06550 .functor BUFZ 3, v0x57256cc03730_0, C4<000>, C4<000>, C4<000>;
L_0x57256cc065e0 .functor BUFZ 3, v0x57256cc03980_0, C4<000>, C4<000>, C4<000>;
L_0x57256cc06670 .functor BUFZ 3, v0x57256cc03b40_0, C4<000>, C4<000>, C4<000>;
L_0x57256cc066e0 .functor BUFZ 4, v0x57256cc03220_0, C4<0000>, C4<0000>, C4<0000>;
L_0x57256cc067b0 .functor BUFZ 1, v0x57256cc03460_0, C4<0>, C4<0>, C4<0>;
v0x57256cc03140_0 .net "ALU_opcode", 3 0, L_0x57256cc066e0;  alias, 1 drivers
v0x57256cc03220_0 .var "ALU_opcode_r", 3 0;
v0x57256cc032e0_0 .net "Ins", 15 0, L_0x57256cc064c0;  alias, 1 drivers
v0x57256cc033a0_0 .net "Register_write_enable", 0 0, L_0x57256cc067b0;  alias, 1 drivers
v0x57256cc03460_0 .var "Register_write_enable_r", 0 0;
v0x57256cc03570_0 .var "opcode", 6 0;
v0x57256cc03650_0 .net "r1", 2 0, L_0x57256cc06550;  alias, 1 drivers
v0x57256cc03730_0 .var "r1_r", 2 0;
v0x57256cc03810_0 .net "r2", 2 0, L_0x57256cc065e0;  alias, 1 drivers
v0x57256cc03980_0 .var "r2_r", 2 0;
v0x57256cc03a60_0 .net "r3", 2 0, L_0x57256cc06670;  alias, 1 drivers
v0x57256cc03b40_0 .var "r3_r", 2 0;
E_0x57256cbea1a0 .event anyedge, v0x57256cc032e0_0;
S_0x57256cc03ce0 .scope module, "im_inst" "InstructionMemory" 2 23, 5 1 0, S_0x57256cbde5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rw_enable";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
L_0x57256cc064c0 .functor BUFZ 16, v0x57256cc041d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x57256cc03e90_0 .net8 "address", 7 0, RS_0x71db73acc4f8;  alias, 2 drivers
v0x57256cc03f90_0 .net "clk", 0 0, o0x71db73acc528;  alias, 0 drivers
v0x57256cc04050_0 .net "data_in", 15 0, L_0x71db73a830a8;  alias, 1 drivers
v0x57256cc04110_0 .net "data_out", 15 0, L_0x57256cc064c0;  alias, 1 drivers
v0x57256cc041d0_0 .var "data_out_r", 15 0;
v0x57256cc042e0 .array "memory", 255 0, 15 0;
L_0x71db73a83018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x57256cc043a0_0 .net "rw_enable", 0 0, L_0x71db73a83018;  1 drivers
E_0x57256cbe9d20 .event posedge, v0x57256cc03f90_0;
S_0x57256cc04500 .scope module, "pc_inst" "PC" 2 16, 6 1 0, S_0x57256cbde5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "pc";
v0x57256cc04790_0 .net "clk", 0 0, o0x71db73acc528;  alias, 0 drivers
v0x57256cc04850_0 .net8 "pc", 7 0, RS_0x71db73acc4f8;  alias, 2 drivers
v0x57256cc04920_0 .var "pc_r", 7 0;
v0x57256cc049f0_0 .net "reset", 0 0, o0x71db73acc708;  alias, 0 drivers
E_0x57256cbbc3a0 .event posedge, v0x57256cc049f0_0, v0x57256cc03f90_0;
S_0x57256cc04b30 .scope module, "rf_inst" "RegisterFile" 2 42, 7 1 0, S_0x57256cbde5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "readAddr1";
    .port_info 2 /INPUT 3 "readAddr2";
    .port_info 3 /INPUT 3 "writeAddr";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 16 "writeData";
    .port_info 6 /OUTPUT 16 "readData1";
    .port_info 7 /OUTPUT 16 "readData2";
L_0x57256cc06850 .functor BUFZ 16, v0x57256cc051d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x57256cc06910 .functor BUFZ 16, v0x57256cc05380_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x57256cc04e80_0 .net "clk", 0 0, o0x71db73acc528;  alias, 0 drivers
v0x57256cc04f70_0 .net "readAddr1", 2 0, L_0x57256cc06550;  alias, 1 drivers
v0x57256cc05030_0 .net "readAddr2", 2 0, L_0x57256cc065e0;  alias, 1 drivers
v0x57256cc05100_0 .net "readData1", 15 0, L_0x57256cc06850;  alias, 1 drivers
v0x57256cc051d0_0 .var "readData1_r", 15 0;
v0x57256cc052c0_0 .net "readData2", 15 0, L_0x57256cc06910;  alias, 1 drivers
v0x57256cc05380_0 .var "readData2_r", 15 0;
v0x57256cc05440 .array "registers", 0 7, 15 0;
v0x57256cc05500_0 .net "writeAddr", 2 0, L_0x57256cc06670;  alias, 1 drivers
v0x57256cc05680_0 .net "writeData", 15 0, L_0x57256cc069d0;  alias, 1 drivers
v0x57256cc05750_0 .net "writeEnable", 0 0, L_0x57256cc067b0;  alias, 1 drivers
    .scope S_0x57256cc04500;
T_0 ;
    %wait E_0x57256cbbc3a0;
    %load/vec4 v0x57256cc049f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57256cc04920_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x57256cc04790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x57256cc04920_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x57256cc04920_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x57256cc03ce0;
T_1 ;
    %wait E_0x57256cbe9d20;
    %load/vec4 v0x57256cc043a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x57256cc03e90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x57256cc042e0, 4;
    %assign/vec4 v0x57256cc041d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x57256cc04050_0;
    %load/vec4 v0x57256cc03e90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57256cc042e0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x57256cbdbd30;
T_2 ;
    %wait E_0x57256cbea1a0;
    %load/vec4 v0x57256cc032e0_0;
    %parti/s 7, 9, 5;
    %store/vec4 v0x57256cc03570_0, 0, 7;
    %load/vec4 v0x57256cc032e0_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x57256cc03730_0, 0, 3;
    %load/vec4 v0x57256cc032e0_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x57256cc03980_0, 0, 3;
    %load/vec4 v0x57256cc032e0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x57256cc03b40_0, 0, 3;
    %load/vec4 v0x57256cc03570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x57256cc03220_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57256cc03460_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x57256cc03220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57256cc03460_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x57256cc03220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57256cc03460_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x57256cc03220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57256cc03460_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x57256cc03220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57256cc03460_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x57256cc03220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57256cc03460_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x57256cc03220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57256cc03460_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x57256cc04b30;
T_3 ;
    %wait E_0x57256cbe9d20;
    %load/vec4 v0x57256cc04f70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x57256cc05440, 4;
    %assign/vec4 v0x57256cc051d0_0, 0;
    %load/vec4 v0x57256cc05030_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x57256cc05440, 4;
    %assign/vec4 v0x57256cc05380_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x57256cc04b30;
T_4 ;
    %wait E_0x57256cbe9d20;
    %load/vec4 v0x57256cc05750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x57256cc05680_0;
    %load/vec4 v0x57256cc05500_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57256cc05440, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x57256cbd6c10;
T_5 ;
    %wait E_0x57256cbcfc80;
    %load/vec4 v0x57256cc02d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x57256cc02f00_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x57256cbdc4f0_0;
    %load/vec4 v0x57256cbdc9f0_0;
    %add;
    %assign/vec4 v0x57256cc02f00_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x57256cbdc4f0_0;
    %load/vec4 v0x57256cbdc9f0_0;
    %sub;
    %assign/vec4 v0x57256cc02f00_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x57256cbdc4f0_0;
    %load/vec4 v0x57256cbdc9f0_0;
    %and;
    %assign/vec4 v0x57256cc02f00_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x57256cbdc4f0_0;
    %load/vec4 v0x57256cbdc9f0_0;
    %or;
    %assign/vec4 v0x57256cc02f00_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x57256cbdc4f0_0;
    %ix/getv 4, v0x57256cbdc9f0_0;
    %shiftl 4;
    %assign/vec4 v0x57256cc02f00_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x57256cbdc4f0_0;
    %ix/getv 4, v0x57256cbdc9f0_0;
    %shiftr 4;
    %assign/vec4 v0x57256cc02f00_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "SimpleCPU.v";
    "./ALU.v";
    "./CU.v";
    "./InstructionMemory.v";
    "./PC.v";
    "./RegisterFile.v";
