# RISC-V SoC Tapeout Program VSD
## ðŸ”¨ Optimization in synthesis

### <ins>IF Constructs:</ins>
The `if` statement is a conditional statement that uses Boolean conditions to determine which blocks of Verilog code to execute. `if` always translates into a Multiplexer. It is used for priority logic and is always used inside `always` blocks. The variable should be assigned as a register.

``` verilog
if (<cond>) begin
    // ...
    // ...
end else begin
    // ...
    // ...
end
```

#### <ins>IF-ELSE-IF Statement:</ins>
``` verilog
if (<cond1>) begin
    // ...
    // executes cb1
    // ...
end else if (<cond2>) begin
    // ...
    // executes cb2
    // ...
end else if (<cond3>) begin
    // ...
    // executes cb3
    // ...
end else begin
    // ...
    // executes cb4
    // ...
end
```

**<ins>NOTE: </ins>** IF statements translate to multiplexers in hardware.
