#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Sep  5 01:33:08 2021
# Process ID: 16404
# Current directory: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15032 C:\Users\gabri\OneDrive\Desktop\Semester 2 2021\CSSE4010\prac_3_partb\prac_3_partb.xpr
# Log file: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/vivado.log
# Journal file: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 998.914 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sun Sep  5 01:33:53 2021] Launched synth_1...
Run output will be captured here: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Sep  5 01:34:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.336 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1084.281 ; gain = 0.023
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1084.281 ; gain = 0.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1490.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1613.266 ; gain = 614.352
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: bcd_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1955.383 ; gain = 264.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bcd_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:42]
INFO: [Synth 8-3491] module 'four_bit_adder' declared at 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/four_bit_adder.vhd:37' bound to instance 'A1' of component 'four_bit_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:59]
INFO: [Synth 8-638] synthesizing module 'four_bit_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/four_bit_adder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'four_bit_adder' (1#1) [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/four_bit_adder.vhd:45]
INFO: [Synth 8-3491] module 'four_bit_adder' declared at 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/four_bit_adder.vhd:37' bound to instance 'A2' of component 'four_bit_adder' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'bcd_adder' (2#1) [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac_3_partb/prac_3_partb.srcs/sources_1/new/bcd_adder.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.895 ; gain = 313.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2024.801 ; gain = 334.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2024.801 ; gain = 334.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2024.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2175.730 ; gain = 484.992
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2175.730 ; gain = 484.992
current_design impl_1
report_utilization -name utilization_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  5 01:41:13 2021...
