// memory data file (do not edit the following line - required for mem load use)
// instance=/multicyclecpu/FinInstructionDecode/REGIS/regFile
// format=mti addressradix=h dataradix=s version=1.0 wordsperline=2
 0: 00000000000000000000000000000000 00010001000100010001000100010001
 2: 00100010001000100010001000100010 01000100010001000100010001000100
 4: 01010101010101010101010101010101 01100110011001100110011001100110
 6: 01110111011101110111011101110111 10001000100010001000100010001000
 8: 10011001100110011001100110011001 00010001000100010001000100010001
 a: 00100010001000100010001000100010 00110011001100110011001100110011
 c: 01000100010001000100010001000100 01010101010101010101010101010101
 e: 01100110011001100110011001100110 01110111011101110111011101110111
10: 10001000100010001000100010001000 10011001100110011001100110011001
12: 00010001000100010001000100010001 00100010001000100010001000100010
14: 00110011001100110011001100110011 01000100010001000100010001000100
16: 01010101010101010101010101010101 01100110011001100110011001100110
18: 01110111011101110111011101110111 10001000100010001000100010001000
1a: 10011001100110011001100110011001 00010001000100010001000100010001
1c: 00100010001000100010001000100010 00110011001100110011001100110011
1e: 01000100010001000100010001000100 01010101010101010101010101010101
