// Seed: 825950881
module module_0;
  supply0 id_1 = -1'd0;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    output logic id_6,
    output supply0 id_7
);
  always @(posedge id_3) begin : LABEL_0
    if (1) begin : LABEL_1
      id_6 <= -1 == id_4 > 1;
    end
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd82
) (
    input tri1 id_0,
    input supply0 _id_1,
    output wor id_2
);
  assign id_2 = !{id_0 - id_0, -1} !== 1;
  logic [id_1 : -1] id_4;
  module_0 modCall_1 ();
endmodule
