{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693465486987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693465486991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 31 15:04:46 2023 " "Processing started: Thu Aug 31 15:04:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693465486991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465486991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mb_rtu -c mb_rtu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mb_rtu -c mb_rtu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465486991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693465487223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693465487223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/crc16_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/crc16_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc16_d8 " "Found entity 1: crc16_d8" {  } { { "../rtl/crc16_d8.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/crc16_d8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465493732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493732 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mb_rtu.v(234) " "Verilog HDL information at mb_rtu.v(234): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693465493734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/mb_rtu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mb_rtu " "Found entity 1: mb_rtu" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465493734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(54) " "Verilog HDL information at uart_rx.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_rx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_rx.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693465493736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465493736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493736 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(38) " "Verilog HDL information at uart_tx.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_tx.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693465493737 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(78) " "Verilog HDL information at uart_tx.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_tx.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693465493737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465493738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ex_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ex_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_data " "Found entity 1: ex_data" {  } { { "ip/ex_data.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/ip/ex_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465493739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mb_rtu_tb " "Found entity 1: mb_rtu_tb" {  } { { "../testbench/mb_rtu_tb.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465493740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en mb_rtu_tb.v(26) " "Verilog HDL Implicit Net warning at mb_rtu_tb.v(26): created implicit net for \"rd_en\"" {  } { { "../testbench/mb_rtu_tb.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/testbench/mb_rtu_tb.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465493741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mb_rtu " "Elaborating entity \"mb_rtu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693465493770 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mb_rtu.v(234) " "Verilog HDL Case Statement warning at mb_rtu.v(234): incomplete case statement has no default case item" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693465493775 "|mb_rtu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mb_rtu.v(234) " "Verilog HDL Case Statement information at mb_rtu.v(234): all case item expressions in this case statement are onehot" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1693465493775 "|mb_rtu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_rd mb_rtu.v(234) " "Verilog HDL Always Construct warning at mb_rtu.v(234): inferring latch(es) for variable \"fifo_rd\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693465493775 "|mb_rtu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state mb_rtu.v(234) " "Verilog HDL Always Construct warning at mb_rtu.v(234): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693465493775 "|mb_rtu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "crc_en mb_rtu.v(234) " "Verilog HDL Always Construct warning at mb_rtu.v(234): inferring latch(es) for variable \"crc_en\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693465493775 "|mb_rtu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_en mb_rtu.v(24) " "Output port \"rd_en\" at mb_rtu.v(24) has no driver" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693465493777 "|mb_rtu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "crc_en mb_rtu.v(234) " "Inferred latch for \"crc_en\" at mb_rtu.v(234)" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493778 "|mb_rtu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RX_ERR mb_rtu.v(234) " "Inferred latch for \"next_state.RX_ERR\" at mb_rtu.v(234)" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493778 "|mb_rtu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RX_CRC mb_rtu.v(234) " "Inferred latch for \"next_state.RX_CRC\" at mb_rtu.v(234)" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493778 "|mb_rtu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RX_WRITE mb_rtu.v(234) " "Inferred latch for \"next_state.RX_WRITE\" at mb_rtu.v(234)" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493779 "|mb_rtu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RX_READ mb_rtu.v(234) " "Inferred latch for \"next_state.RX_READ\" at mb_rtu.v(234)" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493779 "|mb_rtu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RX_FUN mb_rtu.v(234) " "Inferred latch for \"next_state.RX_FUN\" at mb_rtu.v(234)" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493779 "|mb_rtu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RX_HEAD mb_rtu.v(234) " "Inferred latch for \"next_state.RX_HEAD\" at mb_rtu.v(234)" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493779 "|mb_rtu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE mb_rtu.v(234) " "Inferred latch for \"next_state.IDLE\" at mb_rtu.v(234)" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493779 "|mb_rtu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_rd mb_rtu.v(234) " "Inferred latch for \"fifo_rd\" at mb_rtu.v(234)" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493779 "|mb_rtu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc16_d8 crc16_d8:crc16_d8 " "Elaborating entity \"crc16_d8\" for hierarchy \"crc16_d8:crc16_d8\"" {  } { { "../rtl/mb_rtu.v" "crc16_d8" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465493792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx\"" {  } { { "../rtl/mb_rtu.v" "uart_rx" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465493793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_data ex_data:ex_data " "Elaborating entity \"ex_data\" for hierarchy \"ex_data:ex_data\"" {  } { { "../rtl/mb_rtu.v" "ex_data" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465493801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ex_data:ex_data\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ex_data:ex_data\|scfifo:scfifo_component\"" {  } { { "ip/ex_data.v" "scfifo_component" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/ip/ex_data.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465493951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ex_data:ex_data\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ex_data:ex_data\|scfifo:scfifo_component\"" {  } { { "ip/ex_data.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/ip/ex_data.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465493952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ex_data:ex_data\|scfifo:scfifo_component " "Instantiated megafunction \"ex_data:ex_data\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693465493952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693465493952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693465493952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693465493952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693465493952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693465493952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693465493952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693465493952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693465493952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693465493952 ""}  } { { "ip/ex_data.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/ip/ex_data.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693465493952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2331.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2331.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2331 " "Found entity 1: scfifo_2331" {  } { { "db/scfifo_2331.tdf" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/scfifo_2331.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465493988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2331 ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated " "Elaborating entity \"scfifo_2331\" for hierarchy \"ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465493988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9931 " "Found entity 1: a_dpfifo_9931" {  } { { "db/a_dpfifo_9931.tdf" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/a_dpfifo_9931.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465493998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465493998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9931 ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo " "Elaborating entity \"a_dpfifo_9931\" for hierarchy \"ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\"" {  } { { "db/scfifo_2331.tdf" "dpfifo" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/scfifo_2331.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465493998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pvb1 " "Found entity 1: altsyncram_pvb1" {  } { { "db/altsyncram_pvb1.tdf" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/altsyncram_pvb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465494036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465494036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pvb1 ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|altsyncram_pvb1:FIFOram " "Elaborating entity \"altsyncram_pvb1\" for hierarchy \"ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|altsyncram_pvb1:FIFOram\"" {  } { { "db/a_dpfifo_9931.tdf" "FIFOram" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/a_dpfifo_9931.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465494037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ut8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ut8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ut8 " "Found entity 1: cmpr_ut8" {  } { { "db/cmpr_ut8.tdf" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/cmpr_ut8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465494072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465494072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ut8 ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|cmpr_ut8:almost_full_comparer " "Elaborating entity \"cmpr_ut8\" for hierarchy \"ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|cmpr_ut8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9931.tdf" "almost_full_comparer" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/a_dpfifo_9931.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465494073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ut8 ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|cmpr_ut8:three_comparison " "Elaborating entity \"cmpr_ut8\" for hierarchy \"ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|cmpr_ut8:three_comparison\"" {  } { { "db/a_dpfifo_9931.tdf" "three_comparison" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/a_dpfifo_9931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465494074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/cntr_4ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465494110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465494110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|cntr_4ob:rd_ptr_msb " "Elaborating entity \"cntr_4ob\" for hierarchy \"ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|cntr_4ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_9931.tdf" "rd_ptr_msb" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/a_dpfifo_9931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465494110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/cntr_op7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465494147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465494147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|cntr_op7:usedw_counter " "Elaborating entity \"cntr_op7\" for hierarchy \"ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|cntr_op7:usedw_counter\"" {  } { { "db/a_dpfifo_9931.tdf" "usedw_counter" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/a_dpfifo_9931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465494148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/cntr_cpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693465494184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465494184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|cntr_cpb:wr_ptr " "Elaborating entity \"cntr_cpb\" for hierarchy \"ex_data:ex_data\|scfifo:scfifo_component\|scfifo_2331:auto_generated\|a_dpfifo_9931:dpfifo\|cntr_cpb:wr_ptr\"" {  } { { "db/a_dpfifo_9931.tdf" "wr_ptr" { Text "H:/FPGA/cyclone source/11_modbus_rtu/prj/db/a_dpfifo_9931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465494185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "crc_en " "Latch crc_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.RX_HEAD " "Ports D and ENA on the latch are fed by the same signal curr_state.RX_HEAD" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693465495022 ""}  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693465495022 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/crc16_d8.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/crc16_d8.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1693465495023 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1693465495023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rd_en GND " "Pin \"rd_en\" is stuck at GND" {  } { { "../rtl/mb_rtu.v" "" { Text "H:/FPGA/cyclone source/11_modbus_rtu/rtl/mb_rtu.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693465495102 "|mb_rtu|rd_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693465495102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693465495162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/11_modbus_rtu/prj/output_files/mb_rtu.map.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/11_modbus_rtu/prj/output_files/mb_rtu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465495567 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693465495637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693465495637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "482 " "Implemented 482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693465495684 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693465495684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "428 " "Implemented 428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693465495684 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1693465495684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693465495684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693465495694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 31 15:04:55 2023 " "Processing ended: Thu Aug 31 15:04:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693465495694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693465495694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693465495694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693465495694 ""}
