xilinx rtfpga
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/zakkh/Dark_Matter/PartitionAcceleratorHLS/LargeCircuit_V1/LargeCircuit_V1.srcs/sources_1/imports/hdl/verilog/MPSQ_mul_35ns_32s_64_3_1.v:21]
DSP Report: Generating DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: register radiiDivisionList_load_reg_308_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/a_reg0_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register sub_ln162_reg_303_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/b_reg0_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: register radiiDivisionList_load_reg_308_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/a_reg0_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: Generating DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register sub_ln162_reg_303_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/b_reg0_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: register mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
DSP Report: operator mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_35ns_32s_64_3_1_U316/MPSQ_mul_35ns_32s_64_3_1_Multiplier_0_U/buff0_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_straightLineProjectorFromLayerIJtoK_fu_52167/\radiiDivisionList_U/MPSQ_straightLineProjectorFromLayerIJtoK_radiiDivisionList_rom_U/q0_reg[34] )
