Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Feb 13 11:21:47 2025
| Host         : LAPTOP-AOM7HOQR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Riconoscitore_onBoard_control_sets_placed.rpt
| Design       : Riconoscitore_onBoard
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|            Clock Signal            |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|  ric/temp_Y_reg_i_2_n_0            |                                | RST_IBUF                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                     |                                |                                |                2 |              2 |         1.00 |
|  ric/stato_corrente_reg[3]_i_2_n_0 |                                |                                |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                     |                                | RST_IBUF                       |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                     | deb_i/deb.count[31]_i_2_n_0    | deb_i/deb.count[31]_i_1_n_0    |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG                     | deb_m/deb.count[31]_i_2__0_n_0 | deb_m/deb.count[31]_i_1__0_n_0 |                8 |             31 |         3.88 |
+------------------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+


