{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 15:43:05 2013 " "Info: Processing started: Thu May 02 15:43:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX_2X1 -c MUX_2X1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MUX_2X1 -c MUX_2X1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/and_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-TEST_AND " "Info: Found design unit 1: AND_2-TEST_AND" {  } { { "../AND_2.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/AND_2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Info: Found entity 1: AND_2" {  } { { "../AND_2.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/AND_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/not_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/not_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_1-TEST_NOT " "Info: Found design unit 1: NOT_1-TEST_NOT" {  } { { "../NOT_1.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/NOT_1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NOT_1 " "Info: Found entity 1: NOT_1" {  } { { "../NOT_1.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/NOT_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/or_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/thiago/skydrive/uem/circuitos digitais 2/trabalho_ula_1bits/or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-TEST_OR " "Info: Found design unit 1: OR_2-TEST_OR" {  } { { "../OR_2.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/OR_2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Info: Found entity 1: OR_2" {  } { { "../OR_2.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/OR_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2X1-TEST_MUX " "Info: Found design unit 1: MUX_2X1-TEST_MUX" {  } { { "MUX_2X1.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/MUX_2X1/MUX_2X1.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1 " "Info: Found entity 1: MUX_2X1" {  } { { "MUX_2X1.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/MUX_2X1/MUX_2X1.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX_2X1 " "Info: Elaborating entity \"MUX_2X1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL MUX_2X1.vhd(34) " "Warning (10492): VHDL Process Statement warning at MUX_2X1.vhd(34): signal \"SEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_2X1.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/MUX_2X1/MUX_2X1.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL MUX_2X1.vhd(35) " "Warning (10492): VHDL Process Statement warning at MUX_2X1.vhd(35): signal \"SEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_2X1.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/MUX_2X1/MUX_2X1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL MUX_2X1.vhd(37) " "Warning (10492): VHDL Process Statement warning at MUX_2X1.vhd(37): signal \"SEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX_2X1.vhd" "" { Text "C:/Users/Thiago/SkyDrive/UEM/Circuitos Digitais 2/TRABALHO_ULA_1BITS/MUX_2X1/MUX_2X1.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Info: Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "1 " "Info: Implemented 1 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 15:43:10 2013 " "Info: Processing ended: Thu May 02 15:43:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
