<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="a4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="a4_a.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="a4_a.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="a4_a.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="a4_a.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="a4_a.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="a4_a.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="a4_a.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="a4_a.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="a4_a.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="a4_a.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a4_a.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="a4_a.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="a4_a.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="a4_a.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="a4_a.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="a4_a.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="a4_a.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="a4_a.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="a4_a.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="a4_a_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="a4_a_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="a4_a_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="a4_a_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="a4_a_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="a4_a_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a4_a_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a4_a_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="a4_a_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="a4_a_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a4_a_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="a4_a_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="a4_a_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="a4_a_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a4_a_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a4_c.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="a4_c.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="a4_c.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_a4_ax1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a4_ax1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_a4_ax1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_a4_ax1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a4_ax2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_a4_ax2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a4_ax3_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a4_b_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_a4_b_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a4_c_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_a4_c_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a4_d_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_a4_d_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1621619680" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1621619680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622968222" xil_pn:in_ck="2854888516552111324" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1622968222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="a4_a.vhd"/>
      <outfile xil_pn:name="a4_ax1.vhd"/>
      <outfile xil_pn:name="a4_ax2.vhd"/>
      <outfile xil_pn:name="a4_ax3.vhd"/>
      <outfile xil_pn:name="a4_b.vhd"/>
      <outfile xil_pn:name="a4_c.vhd"/>
      <outfile xil_pn:name="a4_d.vhd"/>
      <outfile xil_pn:name="adder_package.vhd"/>
      <outfile xil_pn:name="tb_a4_a.vhd"/>
      <outfile xil_pn:name="tb_a4_ax1.vhd"/>
      <outfile xil_pn:name="tb_a4_ax2.vhd"/>
      <outfile xil_pn:name="tb_a4_ax3.vhd"/>
      <outfile xil_pn:name="tb_a4_b.vhd"/>
      <outfile xil_pn:name="tb_a4_c.vhd"/>
      <outfile xil_pn:name="tb_a4_d.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1622968436" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6752970545105857875" xil_pn:start_ts="1622968436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622968436" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7132889954166699023" xil_pn:start_ts="1622968436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622967202" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4142984030592083528" xil_pn:start_ts="1622967202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622968222" xil_pn:in_ck="2854888516552111324" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1622968222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="a4_a.vhd"/>
      <outfile xil_pn:name="a4_ax1.vhd"/>
      <outfile xil_pn:name="a4_ax2.vhd"/>
      <outfile xil_pn:name="a4_ax3.vhd"/>
      <outfile xil_pn:name="a4_b.vhd"/>
      <outfile xil_pn:name="a4_c.vhd"/>
      <outfile xil_pn:name="a4_d.vhd"/>
      <outfile xil_pn:name="adder_package.vhd"/>
      <outfile xil_pn:name="tb_a4_a.vhd"/>
      <outfile xil_pn:name="tb_a4_ax1.vhd"/>
      <outfile xil_pn:name="tb_a4_ax2.vhd"/>
      <outfile xil_pn:name="tb_a4_ax3.vhd"/>
      <outfile xil_pn:name="tb_a4_b.vhd"/>
      <outfile xil_pn:name="tb_a4_c.vhd"/>
      <outfile xil_pn:name="tb_a4_d.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1622968438" xil_pn:in_ck="2854888516552111324" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-679039228590252756" xil_pn:start_ts="1622968436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_a4_ax1_beh.prj"/>
      <outfile xil_pn:name="tb_a4_ax1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1622968438" xil_pn:in_ck="4741384613045283209" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5207555992898475105" xil_pn:start_ts="1622968438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_a4_ax1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1621616331" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1621616331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622904863" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4218790471143903488" xil_pn:start_ts="1622904863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622904863" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4142984030592083528" xil_pn:start_ts="1622904863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622904863" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1622904863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622904863" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4150429867025663586" xil_pn:start_ts="1622904863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622904863" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1622904863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622904863" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2987251191993747730" xil_pn:start_ts="1622904863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622904871" xil_pn:in_ck="-1675680315142641198" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1551188060233272069" xil_pn:start_ts="1622904863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="a4_a.lso"/>
      <outfile xil_pn:name="a4_a.ngc"/>
      <outfile xil_pn:name="a4_a.ngr"/>
      <outfile xil_pn:name="a4_a.prj"/>
      <outfile xil_pn:name="a4_a.stx"/>
      <outfile xil_pn:name="a4_a.syr"/>
      <outfile xil_pn:name="a4_a.xst"/>
      <outfile xil_pn:name="a4_a_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1621617197" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8846876951272570867" xil_pn:start_ts="1621617197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
