vhdl xil_defaultlib  \
"../../../bd/design_test_1/ip/design_test_1_axi_gpio_0_0/sim/design_test_1_axi_gpio_0_0.vhd" \
"../../../bd/design_test_1/ip/design_test_1_rst_ps7_0_50M_0/sim/design_test_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_test_1/ip/design_test_1_axi_gpio_0_2/sim/design_test_1_axi_gpio_0_2.vhd" \

# Do not sort compile order
nosort
