
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Ò
Running: %s
333*	simulator2¦
‘D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_CORDIC_vector_behav --prj E:/Leo/DSP hw2/prob1/prob1.sim/sim_1/behav/test_CORDIC_vector.prj work.test_CORDIC_vector work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
´
+Analyzing Verilog file "%s" into library %s165*xsimverific2O
;E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v2default:default2
work2default:defaultZ10-165
Á
+Analyzing Verilog file "%s" into library %s165*xsimverific2\
HE:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/LUT_atan_two_ith_inverse.v2default:default2
work2default:defaultZ10-165
¶
+Analyzing Verilog file "%s" into library %s165*xsimverific2Q
=E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/CORDIC_vector.v2default:default2
work2default:defaultZ10-165
·
+Analyzing Verilog file "%s" into library %s165*xsimverific2R
>E:/Leo/DSP hw2/prob1/prob1.srcs/sim_1/new/test_CORDIC_vector.v2default:default2
work2default:defaultZ10-165
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
ê
(select index %s into %s is out of bounds1678*xsimverific2
302default:default2
in12default:default2Q
;E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v2default:default2
132default:default8@Z10-1783
ê
(select index %s into %s is out of bounds1678*xsimverific2
302default:default2
in22default:default2Q
;E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v2default:default2
202default:default8@Z10-1783
ê
(select index %s into %s is out of bounds1678*xsimverific2
302default:default2
in12default:default2Q
;E:/Leo/DSP hw2/prob1/prob1.srcs/sources_1/new/mult_16bits.v2default:default2
302default:default8@Z10-1783
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
W
Compiling module %s405*	simulator2%
work.mult_16bits
2default:defaultZ43-3953
d
Compiling module %s405*	simulator22
work.LUT_atan_two_ith_inverse
2default:defaultZ43-3953
Y
Compiling module %s405*	simulator2'
work.CORDIC_vector
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
work.test_CORDIC_vector
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
h
Built simulation snapshot %s
278*	simulator2,
test_CORDIC_vector_behav2default:defaultZ43-3394


End Record