Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XIlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a722947a187646e6b81961758407f42f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ControlUnit.v" Line 2. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/imports/SourceCode/ALU.v" Line 7. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv" Line 1. Module cache(SET_ADDR_LEN=2,TAG_ADDR_LEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv" Line 2. Module main_mem(ADDR_LEN=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem_QS.sv" Line 2. Module mem_QS(ADDR_LEN=13) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFSegReg
Compiling module xil_defaultlib.InstructionCache_QS
Compiling module xil_defaultlib.IDSegReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataExt
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmOperandUnit
Compiling module xil_defaultlib.EXSegReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MEMSegReg
Compiling module xil_defaultlib.mem_QS(ADDR_LEN=13)
Compiling module xil_defaultlib.main_mem(ADDR_LEN=10)
Compiling module xil_defaultlib.cache(SET_ADDR_LEN=2,TAG_ADDR_LE...
Compiling module xil_defaultlib.WBSegReg
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32Core
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
