## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Fri Jul 07 13:58:03 GTB Standart Saati 2006
##
vlib work
vlog  deny3sema.vf
vlog  deny3test1.tfw
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work deny3test1 glbl
do {deny3test1.udo}
view wave
add wave *
view structure
view signals
run -all
