// (C) 2001-2013 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License Subscription 
// Agreement, Altera MegaCore Function License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// megafunction wizard: %ALTGX_RECONFIG%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: alt2gxb_reconfig 

// ============================================================
// File Name: alt_ntrlkn_reconfig_pmad5.v
// Megafunction Name(s):
// 			alt2gxb_reconfig
//
// Simulation Library Files(s):
// 			
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//

//alt2gxb_reconfig BASE_PORT_WIDTH=1 CBX_AUTO_BLACKBOX="ALL" DEVICE_FAMILY="Stratix IV" ENABLE_BUF_CAL="TRUE" ENABLE_CHL_ADDR_FOR_ANALOG_CTRL="FALSE" NUMBER_OF_CHANNELS=20 NUMBER_OF_RECONFIG_PORTS=5 READ_BASE_PORT_WIDTH=20 RECONFIG_FROMGXB_WIDTH=85 RECONFIG_TOGXB_WIDTH=4 RX_EQDCGAIN_PORT_WIDTH=3 TX_PREEMP_PORT_WIDTH=5 busy data_valid read reconfig_clk reconfig_fromgxb reconfig_mode_sel reconfig_togxb rx_eqctrl rx_eqctrl_out rx_eqdcgain rx_eqdcgain_out tx_preemp_0t tx_preemp_0t_out tx_preemp_1t tx_preemp_1t_out tx_preemp_2t tx_preemp_2t_out tx_vodctrl tx_vodctrl_out write_all
//VERSION_BEGIN 10.1 cbx_alt2gxb_reconfig 2010:10:19:21:11:07:SJ cbx_alt_cal 2010:10:19:21:11:07:SJ cbx_alt_dprio 2010:10:19:21:11:07:SJ cbx_altsyncram 2010:10:19:21:11:07:SJ cbx_cycloneii 2010:10:19:21:11:07:SJ cbx_lpm_add_sub 2010:10:19:21:11:07:SJ cbx_lpm_compare 2010:10:19:21:11:07:SJ cbx_lpm_counter 2010:10:19:21:11:07:SJ cbx_lpm_decode 2010:10:19:21:11:07:SJ cbx_lpm_mux 2010:10:19:21:11:07:SJ cbx_lpm_shiftreg 2010:10:19:21:11:07:SJ cbx_mgl 2010:10:19:21:28:25:SJ cbx_stratix 2010:10:19:21:11:07:SJ cbx_stratixii 2010:10:19:21:11:07:SJ cbx_stratixiii 2010:10:19:21:11:07:SJ cbx_stratixv 2010:10:19:21:11:07:SJ cbx_util_mgl 2010:10:19:21:11:07:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//alt_dprio address_width=16 CBX_AUTO_BLACKBOX="ALL" device_family="Stratix IV" quad_address_width=9 address busy datain dataout dpclk dpriodisable dprioin dprioload dprioout quad_address rden reset wren wren_data
//VERSION_BEGIN 10.1 cbx_alt_dprio 2010:10:19:21:11:07:SJ cbx_cycloneii 2010:10:19:21:11:07:SJ cbx_lpm_add_sub 2010:10:19:21:11:07:SJ cbx_lpm_compare 2010:10:19:21:11:07:SJ cbx_lpm_counter 2010:10:19:21:11:07:SJ cbx_lpm_decode 2010:10:19:21:11:07:SJ cbx_lpm_shiftreg 2010:10:19:21:11:07:SJ cbx_mgl 2010:10:19:21:28:25:SJ cbx_stratix 2010:10:19:21:11:07:SJ cbx_stratixii 2010:10:19:21:11:07:SJ  VERSION_END

//synthesis_resources = lpm_compare 3 lpm_counter 1 lpm_decode 1 lut 1 reg 102 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"{-to addr_shift_reg[31]} DPRIO_INTERFACE_REG=ON;{-to wr_out_data_shift_reg[31]} DPRIO_INTERFACE_REG=ON;{-to rd_out_data_shift_reg[13]} DPRIO_INTERFACE_REG=ON;{-to in_data_shift_reg[0]} DPRIO_INTERFACE_REG=ON;{-to startup_cntr[0]} DPRIO_INTERFACE_REG=ON;{-to startup_cntr[1]} DPRIO_INTERFACE_REG=ON;{-to startup_cntr[2]} DPRIO_INTERFACE_REG=ON"} *)
module  alt_ntrlkn_reconfig_pmad5_alt_dprio_2vj
	( 
	address,
	busy,
	datain,
	dataout,
	dpclk,
	dpriodisable,
	dprioin,
	dprioload,
	dprioout,
	quad_address,
	rden,
	reset,
	wren,
	wren_data) /* synthesis synthesis_clearbox=2 */;
	input   [15:0]  address;
	output   busy;
	input   [15:0]  datain;
	output   [15:0]  dataout;
	input   dpclk;
	output   dpriodisable;
	output   dprioin;
	output   dprioload;
	input   dprioout;
	input   [8:0]  quad_address;
	input   rden;
	input   reset;
	input   wren;
	input   wren_data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [15:0]  datain;
	tri0   rden;
	tri0   reset;
	tri0   wren;
	tri0   wren_data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON;POWER_UP_LEVEL=LOW"} *)
	reg	[31:0]	addr_shift_reg;
	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON;POWER_UP_LEVEL=LOW"} *)
	reg	[15:0]	in_data_shift_reg;
	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON;POWER_UP_LEVEL=LOW"} *)
	reg	[15:0]	rd_out_data_shift_reg;
	wire	[2:0]	wire_startup_cntr_d;
	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON;POWER_UP_LEVEL=LOW"} *)
	reg	[2:0]	startup_cntr;
	wire	[2:0]	wire_startup_cntr_ena;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[2:0]	state_mc_reg;
	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON;POWER_UP_LEVEL=LOW"} *)
	reg	[31:0]	wr_out_data_shift_reg;
	wire  wire_pre_amble_cmpr_aeb;
	wire  wire_pre_amble_cmpr_agb;
	wire  wire_rd_data_output_cmpr_ageb;
	wire  wire_rd_data_output_cmpr_alb;
	wire  wire_state_mc_cmpr_aeb;
	wire  [5:0]   wire_state_mc_counter_q;
	wire  [7:0]   wire_state_mc_decode_eq;
	wire	wire_dprioin_mux_dataout;
	wire  busy_state;
	wire  idle_state;
	wire  rd_addr_done;
	wire  rd_addr_state;
	wire  rd_data_done;
	wire  rd_data_input_state;
	wire  rd_data_output_state;
	wire  rd_data_state;
	wire rdinc;
	wire  read_state;
	wire  s0_to_0;
	wire  s0_to_1;
	wire  s1_to_0;
	wire  s1_to_1;
	wire  s2_to_0;
	wire  s2_to_1;
	wire  startup_done;
	wire  startup_idle;
	wire  wr_addr_done;
	wire  wr_addr_state;
	wire  wr_data_done;
	wire  wr_data_state;
	wire  write_state;

	// synopsys translate_off
	initial
		addr_shift_reg = 0;
	// synopsys translate_on
	always @ ( posedge dpclk or  posedge reset)
		if (reset == 1'b1) addr_shift_reg <= 32'b0;
		else
			if (wire_pre_amble_cmpr_aeb == 1'b1) addr_shift_reg <= {{2{{2{1'b0}}}}, 1'b0, quad_address[8:0], 2'b10, address};
			else  addr_shift_reg <= {addr_shift_reg[30:0], 1'b0};
	// synopsys translate_off
	initial
		in_data_shift_reg = 0;
	// synopsys translate_on
	always @ ( posedge dpclk or  posedge reset)
		if (reset == 1'b1) in_data_shift_reg <= 16'b0;
		else if  (rd_data_input_state == 1'b1)   in_data_shift_reg <= {in_data_shift_reg[14:0], dprioout};
	// synopsys translate_off
	initial
		rd_out_data_shift_reg = 0;
	// synopsys translate_on
	always @ ( posedge dpclk or  posedge reset)
		if (reset == 1'b1) rd_out_data_shift_reg <= 16'b0;
		else
			if (wire_pre_amble_cmpr_aeb == 1'b1) rd_out_data_shift_reg <= {{2{1'b0}}, {2{1'b1}}, 1'b0, quad_address, 2'b10};
			else  rd_out_data_shift_reg <= {rd_out_data_shift_reg[14:0], 1'b0};
	// synopsys translate_off
	initial
		startup_cntr[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge dpclk)
		if (wire_startup_cntr_ena[0:0] == 1'b1) 
			if (reset == 1'b1) startup_cntr[0:0] <= 1'b0;
			else  startup_cntr[0:0] <= wire_startup_cntr_d[0:0];
	// synopsys translate_off
	initial
		startup_cntr[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge dpclk)
		if (wire_startup_cntr_ena[1:1] == 1'b1) 
			if (reset == 1'b1) startup_cntr[1:1] <= 1'b0;
			else  startup_cntr[1:1] <= wire_startup_cntr_d[1:1];
	// synopsys translate_off
	initial
		startup_cntr[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge dpclk)
		if (wire_startup_cntr_ena[2:2] == 1'b1) 
			if (reset == 1'b1) startup_cntr[2:2] <= 1'b0;
			else  startup_cntr[2:2] <= wire_startup_cntr_d[2:2];
	assign
		wire_startup_cntr_d = {(startup_cntr[2] ^ (startup_cntr[1] & startup_cntr[0])), (startup_cntr[0] ^ startup_cntr[1]), (~ startup_cntr[0])};
	assign
		wire_startup_cntr_ena = {3{((((rden | wren) | rdinc) | (~ startup_idle)) & (~ startup_done))}};
	// synopsys translate_off
	initial
		state_mc_reg = 0;
	// synopsys translate_on
	always @ ( posedge dpclk or  posedge reset)
		if (reset == 1'b1) state_mc_reg <= 3'b0;
		else  state_mc_reg <= {(s2_to_1 | (((~ s2_to_0) & (~ s2_to_1)) & state_mc_reg[2])), (s1_to_1 | (((~ s1_to_0) & (~ s1_to_1)) & state_mc_reg[1])), (s0_to_1 | (((~ s0_to_0) & (~ s0_to_1)) & state_mc_reg[0]))};
	// synopsys translate_off
	initial
		wr_out_data_shift_reg = 0;
	// synopsys translate_on
	always @ ( posedge dpclk or  posedge reset)
		if (reset == 1'b1) wr_out_data_shift_reg <= 32'b0;
		else
			if (wire_pre_amble_cmpr_aeb == 1'b1) wr_out_data_shift_reg <= {{2{1'b0}}, 2'b01, 1'b0, quad_address[8:0], 2'b10, datain};
			else  wr_out_data_shift_reg <= {wr_out_data_shift_reg[30:0], 1'b0};
	lpm_compare   pre_amble_cmpr
	( 
	.aeb(wire_pre_amble_cmpr_aeb),
	.agb(wire_pre_amble_cmpr_agb),
	.ageb(),
	.alb(),
	.aleb(),
	.aneb(),
	.dataa(wire_state_mc_counter_q),
	.datab(6'b011111)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		pre_amble_cmpr.lpm_width = 6,
		pre_amble_cmpr.lpm_type = "lpm_compare";
	lpm_compare   rd_data_output_cmpr
	( 
	.aeb(),
	.agb(),
	.ageb(wire_rd_data_output_cmpr_ageb),
	.alb(wire_rd_data_output_cmpr_alb),
	.aleb(),
	.aneb(),
	.dataa(wire_state_mc_counter_q),
	.datab(6'b110000)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		rd_data_output_cmpr.lpm_width = 6,
		rd_data_output_cmpr.lpm_type = "lpm_compare";
	lpm_compare   state_mc_cmpr
	( 
	.aeb(wire_state_mc_cmpr_aeb),
	.agb(),
	.ageb(),
	.alb(),
	.aleb(),
	.aneb(),
	.dataa(wire_state_mc_counter_q),
	.datab({6{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		state_mc_cmpr.lpm_width = 6,
		state_mc_cmpr.lpm_type = "lpm_compare";
	lpm_counter   state_mc_counter
	( 
	.clock(dpclk),
	.cnt_en((write_state | read_state)),
	.cout(),
	.eq(),
	.q(wire_state_mc_counter_q),
	.sclr(reset)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.aload(1'b0),
	.aset(1'b0),
	.cin(1'b1),
	.clk_en(1'b1),
	.data({6{1'b0}}),
	.sload(1'b0),
	.sset(1'b0),
	.updown(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		state_mc_counter.lpm_port_updown = "PORT_UNUSED",
		state_mc_counter.lpm_width = 6,
		state_mc_counter.lpm_type = "lpm_counter";
	lpm_decode   state_mc_decode
	( 
	.data(state_mc_reg),
	.eq(wire_state_mc_decode_eq)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0),
	.enable(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		state_mc_decode.lpm_decodes = 8,
		state_mc_decode.lpm_width = 3,
		state_mc_decode.lpm_type = "lpm_decode";
	or(wire_dprioin_mux_dataout, ((((((wr_addr_state | rd_addr_state) & addr_shift_reg[31]) & wire_pre_amble_cmpr_agb) | ((~ wire_pre_amble_cmpr_agb) & (wr_addr_state | rd_addr_state))) | (((wr_data_state & wr_out_data_shift_reg[31]) & wire_pre_amble_cmpr_agb) | ((~ wire_pre_amble_cmpr_agb) & wr_data_state))) | (((rd_data_output_state & rd_out_data_shift_reg[15]) & wire_pre_amble_cmpr_agb) | ((~ wire_pre_amble_cmpr_agb) & rd_data_output_state))), ~(((write_state | rd_addr_state) | rd_data_output_state)));
	assign
		busy = busy_state,
		busy_state = (write_state | read_state),
		dataout = in_data_shift_reg,
		dpriodisable = (~ (startup_cntr[2] & (startup_cntr[0] | startup_cntr[1]))),
		dprioin = wire_dprioin_mux_dataout,
		dprioload = (~ ((startup_cntr[0] ^ startup_cntr[1]) & (~ startup_cntr[2]))),
		idle_state = wire_state_mc_decode_eq[0],
		rd_addr_done = (rd_addr_state & wire_state_mc_cmpr_aeb),
		rd_addr_state = (wire_state_mc_decode_eq[5] & startup_done),
		rd_data_done = (rd_data_state & wire_state_mc_cmpr_aeb),
		rd_data_input_state = (wire_rd_data_output_cmpr_ageb & rd_data_state),
		rd_data_output_state = (wire_rd_data_output_cmpr_alb & rd_data_state),
		rd_data_state = (wire_state_mc_decode_eq[7] & startup_done),
		rdinc = 1'b0,
		read_state = (rd_addr_state | rd_data_state),
		s0_to_0 = ((wr_data_state & wr_data_done) | (rd_data_state & rd_data_done)),
		s0_to_1 = (((idle_state & (wren | ((~ wren) & ((rden | rdinc) | wren_data)))) | (wr_addr_state & wr_addr_done)) | (rd_addr_state & rd_addr_done)),
		s1_to_0 = (((wr_data_state & wr_data_done) | (rd_data_state & rd_data_done)) | (idle_state & (wren | (((~ wren) & (~ wren_data)) & rden)))),
		s1_to_1 = (((idle_state & ((~ wren) & (rdinc | wren_data))) | (wr_addr_state & wr_addr_done)) | (rd_addr_state & rd_addr_done)),
		s2_to_0 = ((((wr_addr_state & wr_addr_done) | (wr_data_state & wr_data_done)) | (rd_data_state & rd_data_done)) | (idle_state & (wren | wren_data))),
		s2_to_1 = ((idle_state & (((~ wren) & (~ wren_data)) & (rdinc | rden))) | (rd_addr_state & rd_addr_done)),
		startup_done = ((startup_cntr[2] & (~ startup_cntr[0])) & startup_cntr[1]),
		startup_idle = ((~ startup_cntr[0]) & (~ (startup_cntr[2] ^ startup_cntr[1]))),
		wr_addr_done = (wr_addr_state & wire_state_mc_cmpr_aeb),
		wr_addr_state = (wire_state_mc_decode_eq[1] & startup_done),
		wr_data_done = (wr_data_state & wire_state_mc_cmpr_aeb),
		wr_data_state = (wire_state_mc_decode_eq[3] & startup_done),
		write_state = (wr_addr_state | wr_data_state);
endmodule //alt_ntrlkn_reconfig_pmad5_alt_dprio_2vj


//lpm_mux CBX_AUTO_BLACKBOX="ALL" DEVICE_FAMILY="Stratix IV" LPM_SIZE=20 LPM_WIDTH=1 LPM_WIDTHS=5 data result sel
//VERSION_BEGIN 10.1 cbx_lpm_mux 2010:10:19:21:11:07:SJ cbx_mgl 2010:10:19:21:28:25:SJ  VERSION_END

//synthesis_resources = lut 11 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  alt_ntrlkn_reconfig_pmad5_mux_o7a
	( 
	data,
	result,
	sel) ;
	input   [19:0]  data;
	output   [0:0]  result;
	input   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [19:0]  data;
	tri0   [4:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n10_mux_dataout;
	wire	wire_l1_w0_n11_mux_dataout;
	wire	wire_l1_w0_n12_mux_dataout;
	wire	wire_l1_w0_n13_mux_dataout;
	wire	wire_l1_w0_n14_mux_dataout;
	wire	wire_l1_w0_n15_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l1_w0_n4_mux_dataout;
	wire	wire_l1_w0_n5_mux_dataout;
	wire	wire_l1_w0_n6_mux_dataout;
	wire	wire_l1_w0_n7_mux_dataout;
	wire	wire_l1_w0_n8_mux_dataout;
	wire	wire_l1_w0_n9_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l2_w0_n2_mux_dataout;
	wire	wire_l2_w0_n3_mux_dataout;
	wire	wire_l2_w0_n4_mux_dataout;
	wire	wire_l2_w0_n5_mux_dataout;
	wire	wire_l2_w0_n6_mux_dataout;
	wire	wire_l2_w0_n7_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire	wire_l3_w0_n1_mux_dataout;
	wire	wire_l3_w0_n2_mux_dataout;
	wire	wire_l3_w0_n3_mux_dataout;
	wire	wire_l4_w0_n0_mux_dataout;
	wire	wire_l4_w0_n1_mux_dataout;
	wire	wire_l5_w0_n0_mux_dataout;
	wire  [61:0]  data_wire;
	wire  [0:0]  result_wire_ext;
	wire  [24:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1] : data_wire[0];
	assign		wire_l1_w0_n10_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[21] : data_wire[20];
	assign		wire_l1_w0_n11_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[23] : data_wire[22];
	assign		wire_l1_w0_n12_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[25] : data_wire[24];
	assign		wire_l1_w0_n13_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[27] : data_wire[26];
	assign		wire_l1_w0_n14_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[29] : data_wire[28];
	assign		wire_l1_w0_n15_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[31] : data_wire[30];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[3] : data_wire[2];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[5] : data_wire[4];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[7] : data_wire[6];
	assign		wire_l1_w0_n4_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[9] : data_wire[8];
	assign		wire_l1_w0_n5_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[11] : data_wire[10];
	assign		wire_l1_w0_n6_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[13] : data_wire[12];
	assign		wire_l1_w0_n7_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[15] : data_wire[14];
	assign		wire_l1_w0_n8_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[17] : data_wire[16];
	assign		wire_l1_w0_n9_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[19] : data_wire[18];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[33] : data_wire[32];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[35] : data_wire[34];
	assign		wire_l2_w0_n2_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[37] : data_wire[36];
	assign		wire_l2_w0_n3_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[39] : data_wire[38];
	assign		wire_l2_w0_n4_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[41] : data_wire[40];
	assign		wire_l2_w0_n5_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[43] : data_wire[42];
	assign		wire_l2_w0_n6_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[45] : data_wire[44];
	assign		wire_l2_w0_n7_mux_dataout = (sel_wire[6] === 1'b1) ? data_wire[47] : data_wire[46];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[49] : data_wire[48];
	assign		wire_l3_w0_n1_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[51] : data_wire[50];
	assign		wire_l3_w0_n2_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[53] : data_wire[52];
	assign		wire_l3_w0_n3_mux_dataout = (sel_wire[12] === 1'b1) ? data_wire[55] : data_wire[54];
	assign		wire_l4_w0_n0_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[57] : data_wire[56];
	assign		wire_l4_w0_n1_mux_dataout = (sel_wire[18] === 1'b1) ? data_wire[59] : data_wire[58];
	assign		wire_l5_w0_n0_mux_dataout = (sel_wire[24] === 1'b1) ? data_wire[61] : data_wire[60];
	assign
		data_wire = {wire_l4_w0_n1_mux_dataout, wire_l4_w0_n0_mux_dataout, wire_l3_w0_n3_mux_dataout, wire_l3_w0_n2_mux_dataout, wire_l3_w0_n1_mux_dataout, wire_l3_w0_n0_mux_dataout, wire_l2_w0_n7_mux_dataout, wire_l2_w0_n6_mux_dataout, wire_l2_w0_n5_mux_dataout, wire_l2_w0_n4_mux_dataout, wire_l2_w0_n3_mux_dataout, wire_l2_w0_n2_mux_dataout, wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w0_n15_mux_dataout, wire_l1_w0_n14_mux_dataout, wire_l1_w0_n13_mux_dataout, wire_l1_w0_n12_mux_dataout, wire_l1_w0_n11_mux_dataout, wire_l1_w0_n10_mux_dataout, wire_l1_w0_n9_mux_dataout, wire_l1_w0_n8_mux_dataout, wire_l1_w0_n7_mux_dataout, wire_l1_w0_n6_mux_dataout, wire_l1_w0_n5_mux_dataout, wire_l1_w0_n4_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, {12{1'b0}}, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l5_w0_n0_mux_dataout},
		sel_wire = {sel[4], {5{1'b0}}, sel[3], {5{1'b0}}, sel[2], {5{1'b0}}, sel[1], {5{1'b0}}, sel[0]};
endmodule //alt_ntrlkn_reconfig_pmad5_mux_o7a


//lpm_mux CBX_AUTO_BLACKBOX="ALL" DEVICE_FAMILY="Stratix IV" LPM_SIZE=5 LPM_WIDTH=1 LPM_WIDTHS=3 data result sel
//VERSION_BEGIN 10.1 cbx_lpm_mux 2010:10:19:21:11:07:SJ cbx_mgl 2010:10:19:21:28:25:SJ  VERSION_END

//synthesis_resources = lut 3 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  alt_ntrlkn_reconfig_pmad5_mux_96a
	( 
	data,
	result,
	sel) ;
	input   [4:0]  data;
	output   [0:0]  result;
	input   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [4:0]  data;
	tri0   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w0_n1_mux_dataout;
	wire	wire_l1_w0_n2_mux_dataout;
	wire	wire_l1_w0_n3_mux_dataout;
	wire	wire_l2_w0_n0_mux_dataout;
	wire	wire_l2_w0_n1_mux_dataout;
	wire	wire_l3_w0_n0_mux_dataout;
	wire  [13:0]  data_wire;
	wire  [0:0]  result_wire_ext;
	wire  [8:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[1] : data_wire[0];
	assign		wire_l1_w0_n1_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[3] : data_wire[2];
	assign		wire_l1_w0_n2_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[5] : data_wire[4];
	assign		wire_l1_w0_n3_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[7] : data_wire[6];
	assign		wire_l2_w0_n0_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[9] : data_wire[8];
	assign		wire_l2_w0_n1_mux_dataout = (sel_wire[4] === 1'b1) ? data_wire[11] : data_wire[10];
	assign		wire_l3_w0_n0_mux_dataout = (sel_wire[8] === 1'b1) ? data_wire[13] : data_wire[12];
	assign
		data_wire = {wire_l2_w0_n1_mux_dataout, wire_l2_w0_n0_mux_dataout, wire_l1_w0_n3_mux_dataout, wire_l1_w0_n2_mux_dataout, wire_l1_w0_n1_mux_dataout, wire_l1_w0_n0_mux_dataout, {3{1'b0}}, data},
		result = result_wire_ext,
		result_wire_ext = {wire_l3_w0_n0_mux_dataout},
		sel_wire = {sel[2], {3{1'b0}}, sel[1], {3{1'b0}}, sel[0]};
endmodule //alt_ntrlkn_reconfig_pmad5_mux_96a

//synthesis_resources = alt_cal 1 lpm_add_sub 42 lpm_compare 8 lpm_counter 4 lpm_decode 3 lut 15 reg 624 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"{-to address_pres_reg[11]} DPRIO_CHANNEL_NUM=11;{-to address_pres_reg[10]} DPRIO_CHANNEL_NUM=10;{-to address_pres_reg[9]} DPRIO_CHANNEL_NUM=9;{-to address_pres_reg[8]} DPRIO_CHANNEL_NUM=8;{-to address_pres_reg[7]} DPRIO_CHANNEL_NUM=7;{-to address_pres_reg[6]} DPRIO_CHANNEL_NUM=6;{-to address_pres_reg[5]} DPRIO_CHANNEL_NUM=5;{-to address_pres_reg[4]} DPRIO_CHANNEL_NUM=4;{-to address_pres_reg[3]} DPRIO_CHANNEL_NUM=3;{-to address_pres_reg[2]} DPRIO_CHANNEL_NUM=2;{-to address_pres_reg[1]} DPRIO_CHANNEL_NUM=1;{-to address_pres_reg[0]} DPRIO_CHANNEL_NUM=0"} *)
module  alt_ntrlkn_reconfig_pmad5_alt2gxb_reconfig_hnn1
	( 
	busy,
	data_valid,
	read,
	reconfig_clk,
	reconfig_fromgxb,
	reconfig_mode_sel,
	reconfig_togxb,
	rx_eqctrl,
	rx_eqctrl_out,
	rx_eqdcgain,
	rx_eqdcgain_out,
	tx_preemp_0t,
	tx_preemp_0t_out,
	tx_preemp_1t,
	tx_preemp_1t_out,
	tx_preemp_2t,
	tx_preemp_2t_out,
	tx_vodctrl,
	tx_vodctrl_out,
	write_all) /* synthesis synthesis_clearbox=2 */;
	output   busy;
	output   data_valid;
	input   read;
	input   reconfig_clk;
	input   [84:0]  reconfig_fromgxb;
	input   [2:0]  reconfig_mode_sel;
	output   [3:0]  reconfig_togxb;
	input   [3:0]  rx_eqctrl;
	output   [79:0]  rx_eqctrl_out;
	input   [2:0]  rx_eqdcgain;
	output   [59:0]  rx_eqdcgain_out;
	input   [4:0]  tx_preemp_0t;
	output   [99:0]  tx_preemp_0t_out;
	input   [4:0]  tx_preemp_1t;
	output   [99:0]  tx_preemp_1t_out;
	input   [4:0]  tx_preemp_2t;
	output   [99:0]  tx_preemp_2t_out;
	input   [2:0]  tx_vodctrl;
	output   [59:0]  tx_vodctrl_out;
	input   write_all;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   read;
	tri0   [2:0]  reconfig_mode_sel;
	tri0   [3:0]  rx_eqctrl;
	tri0   [2:0]  rx_eqdcgain;
	tri0   [4:0]  tx_preemp_0t;
	tri0   [4:0]  tx_preemp_1t;
	tri0   [4:0]  tx_preemp_2t;
	tri0   [2:0]  tx_vodctrl;
	tri0   write_all;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  wire_calibration_busy;
	wire  [15:0]   wire_calibration_dprio_addr;
	wire  [15:0]   wire_calibration_dprio_dataout;
	wire  wire_calibration_dprio_rden;
	wire  wire_calibration_dprio_wren;
	wire  [8:0]   wire_calibration_quad_addr;
	wire  wire_calibration_retain_addr;
	wire  wire_dprio_busy;
	wire  [15:0]   wire_dprio_dataout;
	wire  wire_dprio_dpriodisable;
	wire  wire_dprio_dprioin;
	wire  wire_dprio_dprioload;
	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON"} *)
	reg	[11:0]	address_pres_reg;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	data_valid_reg;
	wire	wire_data_valid_reg_ena;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dprio_pulse_reg;
	wire	wire_dprio_pulse_reg_ena;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[2:0]	reconf_mode_sel_reg;
	wire	[79:0]	wire_rx_eqctrl_reg_d;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[79:0]	rx_eqctrl_reg;
	wire	[79:0]	wire_rx_eqctrl_reg_ena;
	wire	[59:0]	wire_rx_equalizer_dcgain_reg_d;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[59:0]	rx_equalizer_dcgain_reg;
	wire	[59:0]	wire_rx_equalizer_dcgain_reg_ena;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[1:0]	state_mc_reg;
	wire	[19:0]	wire_tx_preemp_0t_inv_reg_d;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[19:0]	tx_preemp_0t_inv_reg;
	wire	[19:0]	wire_tx_preemp_0t_inv_reg_ena;
	wire	[19:0]	wire_tx_preemp_2t_inv_reg_d;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[19:0]	tx_preemp_2t_inv_reg;
	wire	[19:0]	wire_tx_preemp_2t_inv_reg_ena;
	wire	[99:0]	wire_tx_preemphasisctrl_1stposttap_reg_d;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[99:0]	tx_preemphasisctrl_1stposttap_reg;
	wire	[99:0]	wire_tx_preemphasisctrl_1stposttap_reg_ena;
	wire	[79:0]	wire_tx_preemphasisctrl_2ndposttap_reg_d;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[79:0]	tx_preemphasisctrl_2ndposttap_reg;
	wire	[79:0]	wire_tx_preemphasisctrl_2ndposttap_reg_ena;
	wire	[79:0]	wire_tx_preemphasisctrl_pretap_reg_d;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[79:0]	tx_preemphasisctrl_pretap_reg;
	wire	[79:0]	wire_tx_preemphasisctrl_pretap_reg_ena;
	wire	[59:0]	wire_tx_vodctrl_reg_d;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	[59:0]	tx_vodctrl_reg;
	wire	[59:0]	wire_tx_vodctrl_reg_ena;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	wr_addr_inc_reg;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	wr_rd_pulse_reg;
	wire	wire_wr_rd_pulse_reg_ena;
	wire	wire_wr_rd_pulse_reg_sclr;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	wren_data_reg;
	wire	wire_wren_data_reg_clrn;
	wire	wire_wren_data_reg_ena;
	wire  [3:0]   wire_add_sub1_result;
	wire  [3:0]   wire_add_sub10_result;
	wire  [3:0]   wire_add_sub11_result;
	wire  [3:0]   wire_add_sub12_result;
	wire  [3:0]   wire_add_sub13_result;
	wire  [3:0]   wire_add_sub14_result;
	wire  [3:0]   wire_add_sub15_result;
	wire  [3:0]   wire_add_sub16_result;
	wire  [3:0]   wire_add_sub17_result;
	wire  [3:0]   wire_add_sub18_result;
	wire  [3:0]   wire_add_sub19_result;
	wire  [3:0]   wire_add_sub2_result;
	wire  [3:0]   wire_add_sub20_result;
	wire  [3:0]   wire_add_sub21_result;
	wire  [3:0]   wire_add_sub22_result;
	wire  [3:0]   wire_add_sub23_result;
	wire  [3:0]   wire_add_sub24_result;
	wire  [3:0]   wire_add_sub25_result;
	wire  [3:0]   wire_add_sub26_result;
	wire  [3:0]   wire_add_sub27_result;
	wire  [3:0]   wire_add_sub28_result;
	wire  [3:0]   wire_add_sub29_result;
	wire  [3:0]   wire_add_sub30_result;
	wire  [3:0]   wire_add_sub31_result;
	wire  [3:0]   wire_add_sub32_result;
	wire  [3:0]   wire_add_sub33_result;
	wire  [3:0]   wire_add_sub34_result;
	wire  [3:0]   wire_add_sub35_result;
	wire  [3:0]   wire_add_sub36_result;
	wire  [3:0]   wire_add_sub37_result;
	wire  [3:0]   wire_add_sub38_result;
	wire  [3:0]   wire_add_sub39_result;
	wire  [3:0]   wire_add_sub40_result;
	wire  [3:0]   wire_add_sub41_result;
	wire  [3:0]   wire_add_sub42_result;
	wire  [3:0]   wire_add_sub43_result;
	wire  [3:0]   wire_add_sub44_result;
	wire  [3:0]   wire_add_sub45_result;
	wire  [3:0]   wire_add_sub46_result;
	wire  [3:0]   wire_add_sub47_result;
	wire  [3:0]   wire_add_sub48_result;
	wire  [3:0]   wire_add_sub49_result;
	wire  wire_addr_cmpr_aeb;
	wire  wire_cmpr6_agb;
	wire  wire_cmpr7_agb;
	wire  wire_cmpr8_agb;
	wire  wire_cmpr9_agb;
	wire  [4:0]   wire_addr_cntr_q;
	wire  [2:0]   wire_read_addr_cntr_q;
	wire  [2:0]   wire_write_addr_cntr_q;
	wire  [19:0]   wire_chl_addr_decode_eq;
	wire  [7:0]   wire_reconf_mode_dec_eq;
	wire  [0:0]   wire_aeq_ch_done_mux_result;
	wire  [0:0]   wire_dprioout_mux_result;
	wire  [15:0]  a2gr_dprio_addr;
	wire  [15:0]  a2gr_dprio_data;
	wire  a2gr_dprio_rden;
	wire  a2gr_dprio_wren;
	wire  a2gr_dprio_wren_data;
	wire  adce_busy_state;
	wire  adce_state;
	wire  [19:0]  aeq_ch_done;
	wire  bonded_skip;
	wire  busy_state;
	wire  cal_busy;
	wire  [2:0]  cal_channel_address;
	wire  [2:0]  cal_channel_address_out;
	wire  [15:0]  cal_dprio_address;
	wire  [4:0]  cal_dprioout_wire;
	wire  [8:0]  cal_quad_address;
	wire  [79:0]  cal_testbuses;
	wire  [1:0]  channel_address;
	wire  [1:0]  channel_address_out;
	wire  [19:0]  channel_valid;
	wire  chl_addr_inc;
	wire  dfe_busy;
	wire  diff_mif_wr_rd_busy;
	wire  [15:0]  dprio_datain;
	wire  [15:0]  dprio_datain_64_67;
	wire  [15:0]  dprio_datain_68_6B;
	wire  [15:0]  dprio_datain_7c_7f;
	wire  [15:0]  dprio_datain_7c_7f_inv;
	wire  [15:0]  dprio_datain_preemp1t;
	wire  [15:0]  dprio_datain_vodctrl;
	wire  dprio_pulse;
	wire  en_read_trigger;
	wire  en_write_trigger;
	wire  eyemon_busy;
	wire  header_proc;
	wire  idle_state;
	wire  internal_write_pulse;
	wire  is_adce;
	wire  is_adce_all_control;
	wire  is_adce_continuous_single_control;
	wire  is_adce_one_time_single_control;
	wire  is_adce_single_control;
	wire  is_adce_standby_single_control;
	wire  is_analog_control;
	wire  is_bonded_global_clk_div;
	wire  is_bonded_reconfig;
	wire  is_central_pcs;
	wire  is_cruclk_addr0;
	wire  is_diff_mif;
	wire  is_do_dfe;
	wire  is_do_eyemon;
	wire  is_global_clk_div_mode = 1'b0;
	wire  is_illegal_reg_d;
	wire  is_illegal_reg_out;
	wire  is_pll_address;
	wire  is_protected_bit;
	wire  is_rcxpat_chnl_en_ch;
	wire  is_table_33;
	wire  is_table_59;
	wire  is_table_61;
	wire  is_tier_1;
	wire  is_tier_2;
	wire  is_tx_local_div_ctrl;
	wire  legal_rd_mode_type;
	wire  legal_wr_mode_type;
	wire  local_ch_dec;
	wire  [1:0]  logical_pll_sel_num;
	wire  mif_reconfig_done;
	wire offset_cancellation_reset;
	wire  [8:0]  quad_address;
	wire  [8:0]  quad_address_out;
	wire  rd_pulse;
	wire  read_addr_inc;
	wire  [15:0]  read_address;
	wire  read_done;
	wire  read_state;
	wire  read_word_64_67_data_valid;
	wire  read_word_68_6B_data_valid;
	wire  read_word_7c_7f_data_valid;
	wire  read_word_7c_7f_inv_data_valid;
	wire  read_word_done;
	wire  read_word_preemp_1t_data_valid;
	wire  read_word_vodctrl_data_valid;
	wire  [15:0]  reconfig_datain;
	wire  reconfig_reset_all;
	wire  reset_addr_done;
	wire  reset_reconf_addr;
	wire  reset_system;
	wire  rx_reconfig;
	wire  s0_to_0;
	wire  s0_to_1;
	wire  s0_to_2;
	wire  s1_to_0;
	wire  s1_to_1;
	wire  s2_to_0;
	wire start;
	wire  [1:0]  state_mc_reg_in;
	wire transceiver_init;
	wire  [79:0]  tx_preemp_0t_out_wire;
	wire  [3:0]  tx_preemp_0t_wire;
	wire  [79:0]  tx_preemp_2t_out_wire;
	wire  [3:0]  tx_preemp_2t_wire;
	wire  tx_reconfig;
	wire  [10:0]  w350w;
	wire  [2:0]  w_rx_eqa587w;
	wire  [2:0]  w_rx_eqb586w;
	wire  [2:0]  w_rx_eqc585w;
	wire  [2:0]  w_rx_eqd584w;
	wire  [2:0]  w_rx_eqv588w;
	wire  wr_pulse;
	wire  write_addr_inc;
	wire  [15:0]  write_address;
	wire  write_all_int;
	wire  write_done;
	wire  write_happened;
	wire  write_skip;
	wire  write_state;
	wire  write_word_64_67_data_valid;
	wire  write_word_68_6B_data_valid;
	wire  write_word_7c_7f_data_valid;
	wire  write_word_7c_7f_inv_data_valid;
	wire  write_word_done;
	wire  write_word_preemp1t_data_valid;
	wire  write_word_preemp1ta_data_valid;
	wire  write_word_preemp1tb_data_valid;
	wire  write_word_vodctrl_data_valid;
	wire  write_word_vodctrla_data_valid;

	alt_cal   calibration
	( 
	.busy(wire_calibration_busy),
	.cal_error(),
	.clock(reconfig_clk),
	.dprio_addr(wire_calibration_dprio_addr),
	.dprio_busy(wire_dprio_busy),
	.dprio_datain(wire_dprio_dataout),
	.dprio_dataout(wire_calibration_dprio_dataout),
	.dprio_rden(wire_calibration_dprio_rden),
	.dprio_wren(wire_calibration_dprio_wren),
	.quad_addr(wire_calibration_quad_addr),
	.remap_addr(address_pres_reg),
	.reset((offset_cancellation_reset | reconfig_reset_all)),
	.retain_addr(wire_calibration_retain_addr),
	.start(start),
	.testbuses(cal_testbuses),
	.transceiver_init(transceiver_init));
	defparam
		calibration.channel_address_width = 5,
		calibration.number_of_channels = 20,
		calibration.sim_model_mode = "FALSE",
		calibration.lpm_type = "alt_cal";
	alt_ntrlkn_reconfig_pmad5_alt_dprio_2vj   dprio
	( 
	.address((({16{wire_calibration_busy}} & cal_dprio_address) | ({16{(~ wire_calibration_busy)}} & a2gr_dprio_addr))),
	.busy(wire_dprio_busy),
	.datain((({16{wire_calibration_busy}} & wire_calibration_dprio_dataout) | ({16{(~ wire_calibration_busy)}} & a2gr_dprio_data))),
	.dataout(wire_dprio_dataout),
	.dpclk(reconfig_clk),
	.dpriodisable(wire_dprio_dpriodisable),
	.dprioin(wire_dprio_dprioin),
	.dprioload(wire_dprio_dprioload),
	.dprioout(wire_dprioout_mux_result),
	.quad_address(quad_address_out),
	.rden(((wire_calibration_busy & wire_calibration_dprio_rden) | ((~ wire_calibration_busy) & a2gr_dprio_rden))),
	.reset(reconfig_reset_all),
	.wren(((wire_calibration_busy & wire_calibration_dprio_wren) | ((~ wire_calibration_busy) & a2gr_dprio_wren))),
	.wren_data(((wire_calibration_busy & wire_calibration_retain_addr) | ((~ wire_calibration_busy) & a2gr_dprio_wren_data))));
	// synopsys translate_off
	initial
		address_pres_reg = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) address_pres_reg <= 12'b0;
		else  address_pres_reg <= {(({9{cal_busy}} & cal_quad_address) | ({9{(~ cal_busy)}} & quad_address)), ((cal_busy & cal_channel_address[2]) | ((~ cal_busy) & ((is_pll_address | is_central_pcs) | is_bonded_global_clk_div))), ((cal_busy & cal_channel_address[1]) | ((~ cal_busy) & ((((channel_address[1] | is_bonded_global_clk_div) & (~ is_pll_address)) | ((logical_pll_sel_num[1] | (is_table_59 & is_bonded_reconfig)) & is_pll_address)) | is_central_pcs))), ((cal_busy & cal_channel_address[0]) | ((~ cal_busy) & (((((channel_address[0] | is_bonded_global_clk_div) & (~ is_pll_address)) | ((logical_pll_sel_num[0] | (is_table_59 & is_bonded_reconfig)) & is_pll_address)) & (~ is_central_pcs)) | (is_table_61 & is_central_pcs))))};
	// synopsys translate_off
	initial
		data_valid_reg = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) data_valid_reg <= 1'b0;
		else if  (wire_data_valid_reg_ena == 1'b1)   data_valid_reg <= (~ (is_illegal_reg_out | reset_system));
	assign
		wire_data_valid_reg_ena = (read_state | write_state);
	// synopsys translate_off
	initial
		dprio_pulse_reg = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) dprio_pulse_reg <= 1'b0;
		else if  (wire_dprio_pulse_reg_ena == 1'b1)   dprio_pulse_reg <= wire_dprio_busy;
	assign
		wire_dprio_pulse_reg_ena = (read_state | write_state);
	// synopsys translate_off
	initial
		reconf_mode_sel_reg = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) reconf_mode_sel_reg <= 3'b0;
		else  reconf_mode_sel_reg <= reconfig_mode_sel;
	// synopsys translate_off
	initial
		rx_eqctrl_reg[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[0:0] == 1'b1)   rx_eqctrl_reg[0:0] <= wire_rx_eqctrl_reg_d[0:0];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[1:1] == 1'b1)   rx_eqctrl_reg[1:1] <= wire_rx_eqctrl_reg_d[1:1];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[2:2] == 1'b1)   rx_eqctrl_reg[2:2] <= wire_rx_eqctrl_reg_d[2:2];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[3:3] == 1'b1)   rx_eqctrl_reg[3:3] <= wire_rx_eqctrl_reg_d[3:3];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[4:4] == 1'b1)   rx_eqctrl_reg[4:4] <= wire_rx_eqctrl_reg_d[4:4];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[5:5] == 1'b1)   rx_eqctrl_reg[5:5] <= wire_rx_eqctrl_reg_d[5:5];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[6:6] == 1'b1)   rx_eqctrl_reg[6:6] <= wire_rx_eqctrl_reg_d[6:6];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[7:7] == 1'b1)   rx_eqctrl_reg[7:7] <= wire_rx_eqctrl_reg_d[7:7];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[8:8] == 1'b1)   rx_eqctrl_reg[8:8] <= wire_rx_eqctrl_reg_d[8:8];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[9:9] == 1'b1)   rx_eqctrl_reg[9:9] <= wire_rx_eqctrl_reg_d[9:9];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[10:10] == 1'b1)   rx_eqctrl_reg[10:10] <= wire_rx_eqctrl_reg_d[10:10];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[11:11] == 1'b1)   rx_eqctrl_reg[11:11] <= wire_rx_eqctrl_reg_d[11:11];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[12:12] == 1'b1)   rx_eqctrl_reg[12:12] <= wire_rx_eqctrl_reg_d[12:12];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[13:13] == 1'b1)   rx_eqctrl_reg[13:13] <= wire_rx_eqctrl_reg_d[13:13];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[14:14] == 1'b1)   rx_eqctrl_reg[14:14] <= wire_rx_eqctrl_reg_d[14:14];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[15:15] == 1'b1)   rx_eqctrl_reg[15:15] <= wire_rx_eqctrl_reg_d[15:15];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[16:16] == 1'b1)   rx_eqctrl_reg[16:16] <= wire_rx_eqctrl_reg_d[16:16];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[17:17] == 1'b1)   rx_eqctrl_reg[17:17] <= wire_rx_eqctrl_reg_d[17:17];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[18:18] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[18:18] == 1'b1)   rx_eqctrl_reg[18:18] <= wire_rx_eqctrl_reg_d[18:18];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[19:19] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[19:19] == 1'b1)   rx_eqctrl_reg[19:19] <= wire_rx_eqctrl_reg_d[19:19];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[20:20] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[20:20] == 1'b1)   rx_eqctrl_reg[20:20] <= wire_rx_eqctrl_reg_d[20:20];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[21:21] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[21:21] == 1'b1)   rx_eqctrl_reg[21:21] <= wire_rx_eqctrl_reg_d[21:21];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[22:22] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[22:22] == 1'b1)   rx_eqctrl_reg[22:22] <= wire_rx_eqctrl_reg_d[22:22];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[23:23] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[23:23] == 1'b1)   rx_eqctrl_reg[23:23] <= wire_rx_eqctrl_reg_d[23:23];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[24:24] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[24:24] == 1'b1)   rx_eqctrl_reg[24:24] <= wire_rx_eqctrl_reg_d[24:24];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[25:25] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[25:25] == 1'b1)   rx_eqctrl_reg[25:25] <= wire_rx_eqctrl_reg_d[25:25];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[26:26] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[26:26] == 1'b1)   rx_eqctrl_reg[26:26] <= wire_rx_eqctrl_reg_d[26:26];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[27:27] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[27:27] == 1'b1)   rx_eqctrl_reg[27:27] <= wire_rx_eqctrl_reg_d[27:27];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[28:28] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[28:28] == 1'b1)   rx_eqctrl_reg[28:28] <= wire_rx_eqctrl_reg_d[28:28];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[29:29] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[29:29] == 1'b1)   rx_eqctrl_reg[29:29] <= wire_rx_eqctrl_reg_d[29:29];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[30:30] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[30:30] == 1'b1)   rx_eqctrl_reg[30:30] <= wire_rx_eqctrl_reg_d[30:30];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[31:31] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[31:31] == 1'b1)   rx_eqctrl_reg[31:31] <= wire_rx_eqctrl_reg_d[31:31];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[32:32] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[32:32] == 1'b1)   rx_eqctrl_reg[32:32] <= wire_rx_eqctrl_reg_d[32:32];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[33:33] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[33:33] == 1'b1)   rx_eqctrl_reg[33:33] <= wire_rx_eqctrl_reg_d[33:33];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[34:34] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[34:34] == 1'b1)   rx_eqctrl_reg[34:34] <= wire_rx_eqctrl_reg_d[34:34];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[35:35] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[35:35] == 1'b1)   rx_eqctrl_reg[35:35] <= wire_rx_eqctrl_reg_d[35:35];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[36:36] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[36:36] == 1'b1)   rx_eqctrl_reg[36:36] <= wire_rx_eqctrl_reg_d[36:36];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[37:37] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[37:37] == 1'b1)   rx_eqctrl_reg[37:37] <= wire_rx_eqctrl_reg_d[37:37];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[38:38] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[38:38] == 1'b1)   rx_eqctrl_reg[38:38] <= wire_rx_eqctrl_reg_d[38:38];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[39:39] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[39:39] == 1'b1)   rx_eqctrl_reg[39:39] <= wire_rx_eqctrl_reg_d[39:39];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[40:40] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[40:40] == 1'b1)   rx_eqctrl_reg[40:40] <= wire_rx_eqctrl_reg_d[40:40];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[41:41] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[41:41] == 1'b1)   rx_eqctrl_reg[41:41] <= wire_rx_eqctrl_reg_d[41:41];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[42:42] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[42:42] == 1'b1)   rx_eqctrl_reg[42:42] <= wire_rx_eqctrl_reg_d[42:42];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[43:43] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[43:43] == 1'b1)   rx_eqctrl_reg[43:43] <= wire_rx_eqctrl_reg_d[43:43];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[44:44] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[44:44] == 1'b1)   rx_eqctrl_reg[44:44] <= wire_rx_eqctrl_reg_d[44:44];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[45:45] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[45:45] == 1'b1)   rx_eqctrl_reg[45:45] <= wire_rx_eqctrl_reg_d[45:45];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[46:46] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[46:46] == 1'b1)   rx_eqctrl_reg[46:46] <= wire_rx_eqctrl_reg_d[46:46];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[47:47] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[47:47] == 1'b1)   rx_eqctrl_reg[47:47] <= wire_rx_eqctrl_reg_d[47:47];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[48:48] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[48:48] == 1'b1)   rx_eqctrl_reg[48:48] <= wire_rx_eqctrl_reg_d[48:48];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[49:49] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[49:49] == 1'b1)   rx_eqctrl_reg[49:49] <= wire_rx_eqctrl_reg_d[49:49];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[50:50] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[50:50] == 1'b1)   rx_eqctrl_reg[50:50] <= wire_rx_eqctrl_reg_d[50:50];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[51:51] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[51:51] == 1'b1)   rx_eqctrl_reg[51:51] <= wire_rx_eqctrl_reg_d[51:51];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[52:52] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[52:52] == 1'b1)   rx_eqctrl_reg[52:52] <= wire_rx_eqctrl_reg_d[52:52];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[53:53] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[53:53] == 1'b1)   rx_eqctrl_reg[53:53] <= wire_rx_eqctrl_reg_d[53:53];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[54:54] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[54:54] == 1'b1)   rx_eqctrl_reg[54:54] <= wire_rx_eqctrl_reg_d[54:54];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[55:55] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[55:55] == 1'b1)   rx_eqctrl_reg[55:55] <= wire_rx_eqctrl_reg_d[55:55];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[56:56] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[56:56] == 1'b1)   rx_eqctrl_reg[56:56] <= wire_rx_eqctrl_reg_d[56:56];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[57:57] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[57:57] == 1'b1)   rx_eqctrl_reg[57:57] <= wire_rx_eqctrl_reg_d[57:57];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[58:58] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[58:58] == 1'b1)   rx_eqctrl_reg[58:58] <= wire_rx_eqctrl_reg_d[58:58];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[59:59] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[59:59] == 1'b1)   rx_eqctrl_reg[59:59] <= wire_rx_eqctrl_reg_d[59:59];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[60:60] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[60:60] == 1'b1)   rx_eqctrl_reg[60:60] <= wire_rx_eqctrl_reg_d[60:60];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[61:61] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[61:61] == 1'b1)   rx_eqctrl_reg[61:61] <= wire_rx_eqctrl_reg_d[61:61];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[62:62] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[62:62] == 1'b1)   rx_eqctrl_reg[62:62] <= wire_rx_eqctrl_reg_d[62:62];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[63:63] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[63:63] == 1'b1)   rx_eqctrl_reg[63:63] <= wire_rx_eqctrl_reg_d[63:63];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[64:64] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[64:64] == 1'b1)   rx_eqctrl_reg[64:64] <= wire_rx_eqctrl_reg_d[64:64];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[65:65] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[65:65] == 1'b1)   rx_eqctrl_reg[65:65] <= wire_rx_eqctrl_reg_d[65:65];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[66:66] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[66:66] == 1'b1)   rx_eqctrl_reg[66:66] <= wire_rx_eqctrl_reg_d[66:66];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[67:67] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[67:67] == 1'b1)   rx_eqctrl_reg[67:67] <= wire_rx_eqctrl_reg_d[67:67];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[68:68] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[68:68] == 1'b1)   rx_eqctrl_reg[68:68] <= wire_rx_eqctrl_reg_d[68:68];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[69:69] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[69:69] == 1'b1)   rx_eqctrl_reg[69:69] <= wire_rx_eqctrl_reg_d[69:69];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[70:70] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[70:70] == 1'b1)   rx_eqctrl_reg[70:70] <= wire_rx_eqctrl_reg_d[70:70];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[71:71] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[71:71] == 1'b1)   rx_eqctrl_reg[71:71] <= wire_rx_eqctrl_reg_d[71:71];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[72:72] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[72:72] == 1'b1)   rx_eqctrl_reg[72:72] <= wire_rx_eqctrl_reg_d[72:72];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[73:73] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[73:73] == 1'b1)   rx_eqctrl_reg[73:73] <= wire_rx_eqctrl_reg_d[73:73];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[74:74] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[74:74] == 1'b1)   rx_eqctrl_reg[74:74] <= wire_rx_eqctrl_reg_d[74:74];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[75:75] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[75:75] == 1'b1)   rx_eqctrl_reg[75:75] <= wire_rx_eqctrl_reg_d[75:75];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[76:76] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[76:76] == 1'b1)   rx_eqctrl_reg[76:76] <= wire_rx_eqctrl_reg_d[76:76];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[77:77] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[77:77] == 1'b1)   rx_eqctrl_reg[77:77] <= wire_rx_eqctrl_reg_d[77:77];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[78:78] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[78:78] == 1'b1)   rx_eqctrl_reg[78:78] <= wire_rx_eqctrl_reg_d[78:78];
	// synopsys translate_off
	initial
		rx_eqctrl_reg[79:79] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk)
		if (wire_rx_eqctrl_reg_ena[79:79] == 1'b1)   rx_eqctrl_reg[79:79] <= wire_rx_eqctrl_reg_d[79:79];
	assign
		wire_rx_eqctrl_reg_d = {20{(({4{read_state}} & (((({{2{1'b0}}, (w_rx_eqv588w[2] & (~ (w_rx_eqv588w[1] ^ w_rx_eqv588w[0]))), (((w_rx_eqv588w[2] & w_rx_eqv588w[1]) & w_rx_eqv588w[0]) | (((~ w_rx_eqv588w[2]) & (~ w_rx_eqv588w[1])) & (~ w_rx_eqv588w[0])))} & {4{(((((w_rx_eqd584w[2] & w_rx_eqd584w[1]) & w_rx_eqd584w[0]) & (~ ((w_rx_eqc585w[2] & w_rx_eqc585w[1]) & w_rx_eqc585w[0]))) & (~ ((w_rx_eqb586w[2] & w_rx_eqb586w[1]) & w_rx_eqb586w[0]))) & (~ ((w_rx_eqa587w[2] & w_rx_eqa587w[1]) & w_rx_eqa587w[0])))}}) | ({1'b0, 1'b1, ((w_rx_eqv588w[2] & w_rx_eqv588w[1]) & w_rx_eqv588w[0]), ((w_rx_eqv588w[2] & (~ w_rx_eqv588w[1])) & (~ w_rx_eqv588w[0]))} & {4{(((((w_rx_eqd584w[2] & w_rx_eqd584w[1]) & w_rx_eqd584w[0]) & ((w_rx_eqc585w[2] & w_rx_eqc585w[1]) & w_rx_eqc585w[0])) & (~ ((w_rx_eqb586w[2] & w_rx_eqb586w[1]) & w_rx_eqb586w[0]))) & (~ ((w_rx_eqa587w[2] & w_rx_eqa587w[1]) & w_rx_eqa587w[0])))}})) | ({w_rx_eqv588w[2], (~ w_rx_eqv588w[2]), (((w_rx_eqv588w[2] & w_rx_eqv588w[1]) & w_rx_eqv588w[0]) | (((~ w_rx_eqv588w[2]) & (~ w_rx_eqv588w[1])) & (~ w_rx_eqv588w[0]))), ((~ w_rx_eqv588w[1]) & (~ (w_rx_eqv588w[2] ^ w_rx_eqv588w[0])))} & {4{(((((w_rx_eqd584w[2] & w_rx_eqd584w[1]) & w_rx_eqd584w[0]) & ((w_rx_eqc585w[2] & w_rx_eqc585w[1]) & w_rx_eqc585w[0])) & ((w_rx_eqb586w[2] & w_rx_eqb586w[1]) & w_rx_eqb586w[0])) & (~ ((w_rx_eqa587w[2] & w_rx_eqa587w[1]) & w_rx_eqa587w[0])))}})) | ({1'b1, ((w_rx_eqv588w[2] | w_rx_eqv588w[1]) | w_rx_eqv588w[0]), (((~ w_rx_eqv588w[1]) & (~ (w_rx_eqv588w[2] ^ w_rx_eqv588w[0]))) | ((w_rx_eqv588w[2] & w_rx_eqv588w[1]) & w_rx_eqv588w[0])), (((~ w_rx_eqv588w[1]) & (~ w_rx_eqv588w[0])) | ((w_rx_eqv588w[2] & w_rx_eqv588w[1]) & w_rx_eqv588w[0]))} & {4{(((((w_rx_eqd584w[2] & w_rx_eqd584w[1]) & w_rx_eqd584w[0]) & ((w_rx_eqc585w[2] & w_rx_eqc585w[1]) & w_rx_eqc585w[0])) & ((w_rx_eqb586w[2] & w_rx_eqb586w[1]) & w_rx_eqb586w[0])) & ((w_rx_eqa587w[2] & w_rx_eqa587w[1]) & w_rx_eqa587w[0]))}}))) | ({4{write_state}} & rx_eqctrl))}};
	assign
		wire_rx_eqctrl_reg_ena = {{4{(((read_word_68_6B_data_valid & read_state) & channel_valid[19]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[18]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[17]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[16]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[15]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[14]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[13]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[12]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[11]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[10]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[9]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[8]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[7]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[6]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[5]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[4]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[3]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid
 & read_state) & channel_valid[2]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[1]) | (write_word_68_6B_data_valid & write_state))}}, {4{(((read_word_68_6B_data_valid & read_state) & channel_valid[0]) | (write_word_68_6B_data_valid & write_state))}}};
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[0:0] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[0:0] == 1'b1)   rx_equalizer_dcgain_reg[0:0] <= wire_rx_equalizer_dcgain_reg_d[0:0];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[1:1] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[1:1] == 1'b1)   rx_equalizer_dcgain_reg[1:1] <= wire_rx_equalizer_dcgain_reg_d[1:1];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[2:2] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[2:2] == 1'b1)   rx_equalizer_dcgain_reg[2:2] <= wire_rx_equalizer_dcgain_reg_d[2:2];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[3:3] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[3:3] == 1'b1)   rx_equalizer_dcgain_reg[3:3] <= wire_rx_equalizer_dcgain_reg_d[3:3];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[4:4] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[4:4] == 1'b1)   rx_equalizer_dcgain_reg[4:4] <= wire_rx_equalizer_dcgain_reg_d[4:4];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[5:5] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[5:5] == 1'b1)   rx_equalizer_dcgain_reg[5:5] <= wire_rx_equalizer_dcgain_reg_d[5:5];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[6:6] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[6:6] == 1'b1)   rx_equalizer_dcgain_reg[6:6] <= wire_rx_equalizer_dcgain_reg_d[6:6];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[7:7] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[7:7] == 1'b1)   rx_equalizer_dcgain_reg[7:7] <= wire_rx_equalizer_dcgain_reg_d[7:7];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[8:8] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[8:8] == 1'b1)   rx_equalizer_dcgain_reg[8:8] <= wire_rx_equalizer_dcgain_reg_d[8:8];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[9:9] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[9:9] == 1'b1)   rx_equalizer_dcgain_reg[9:9] <= wire_rx_equalizer_dcgain_reg_d[9:9];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[10:10] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[10:10] == 1'b1)   rx_equalizer_dcgain_reg[10:10] <= wire_rx_equalizer_dcgain_reg_d[10:10];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[11:11] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[11:11] == 1'b1)   rx_equalizer_dcgain_reg[11:11] <= wire_rx_equalizer_dcgain_reg_d[11:11];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[12:12] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[12:12] == 1'b1)   rx_equalizer_dcgain_reg[12:12] <= wire_rx_equalizer_dcgain_reg_d[12:12];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[13:13] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[13:13] == 1'b1)   rx_equalizer_dcgain_reg[13:13] <= wire_rx_equalizer_dcgain_reg_d[13:13];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[14:14] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[14:14] == 1'b1)   rx_equalizer_dcgain_reg[14:14] <= wire_rx_equalizer_dcgain_reg_d[14:14];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[15:15] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[15:15] == 1'b1)   rx_equalizer_dcgain_reg[15:15] <= wire_rx_equalizer_dcgain_reg_d[15:15];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[16:16] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[16:16] == 1'b1)   rx_equalizer_dcgain_reg[16:16] <= wire_rx_equalizer_dcgain_reg_d[16:16];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[17:17] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[17:17] == 1'b1)   rx_equalizer_dcgain_reg[17:17] <= wire_rx_equalizer_dcgain_reg_d[17:17];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[18:18] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[18:18] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[18:18] == 1'b1)   rx_equalizer_dcgain_reg[18:18] <= wire_rx_equalizer_dcgain_reg_d[18:18];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[19:19] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[19:19] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[19:19] == 1'b1)   rx_equalizer_dcgain_reg[19:19] <= wire_rx_equalizer_dcgain_reg_d[19:19];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[20:20] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[20:20] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[20:20] == 1'b1)   rx_equalizer_dcgain_reg[20:20] <= wire_rx_equalizer_dcgain_reg_d[20:20];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[21:21] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[21:21] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[21:21] == 1'b1)   rx_equalizer_dcgain_reg[21:21] <= wire_rx_equalizer_dcgain_reg_d[21:21];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[22:22] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[22:22] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[22:22] == 1'b1)   rx_equalizer_dcgain_reg[22:22] <= wire_rx_equalizer_dcgain_reg_d[22:22];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[23:23] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[23:23] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[23:23] == 1'b1)   rx_equalizer_dcgain_reg[23:23] <= wire_rx_equalizer_dcgain_reg_d[23:23];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[24:24] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[24:24] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[24:24] == 1'b1)   rx_equalizer_dcgain_reg[24:24] <= wire_rx_equalizer_dcgain_reg_d[24:24];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[25:25] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[25:25] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[25:25] == 1'b1)   rx_equalizer_dcgain_reg[25:25] <= wire_rx_equalizer_dcgain_reg_d[25:25];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[26:26] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[26:26] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[26:26] == 1'b1)   rx_equalizer_dcgain_reg[26:26] <= wire_rx_equalizer_dcgain_reg_d[26:26];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[27:27] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[27:27] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[27:27] == 1'b1)   rx_equalizer_dcgain_reg[27:27] <= wire_rx_equalizer_dcgain_reg_d[27:27];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[28:28] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[28:28] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[28:28] == 1'b1)   rx_equalizer_dcgain_reg[28:28] <= wire_rx_equalizer_dcgain_reg_d[28:28];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[29:29] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[29:29] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[29:29] == 1'b1)   rx_equalizer_dcgain_reg[29:29] <= wire_rx_equalizer_dcgain_reg_d[29:29];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[30:30] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[30:30] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[30:30] == 1'b1)   rx_equalizer_dcgain_reg[30:30] <= wire_rx_equalizer_dcgain_reg_d[30:30];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[31:31] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[31:31] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[31:31] == 1'b1)   rx_equalizer_dcgain_reg[31:31] <= wire_rx_equalizer_dcgain_reg_d[31:31];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[32:32] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[32:32] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[32:32] == 1'b1)   rx_equalizer_dcgain_reg[32:32] <= wire_rx_equalizer_dcgain_reg_d[32:32];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[33:33] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[33:33] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[33:33] == 1'b1)   rx_equalizer_dcgain_reg[33:33] <= wire_rx_equalizer_dcgain_reg_d[33:33];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[34:34] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[34:34] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[34:34] == 1'b1)   rx_equalizer_dcgain_reg[34:34] <= wire_rx_equalizer_dcgain_reg_d[34:34];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[35:35] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[35:35] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[35:35] == 1'b1)   rx_equalizer_dcgain_reg[35:35] <= wire_rx_equalizer_dcgain_reg_d[35:35];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[36:36] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[36:36] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[36:36] == 1'b1)   rx_equalizer_dcgain_reg[36:36] <= wire_rx_equalizer_dcgain_reg_d[36:36];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[37:37] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[37:37] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[37:37] == 1'b1)   rx_equalizer_dcgain_reg[37:37] <= wire_rx_equalizer_dcgain_reg_d[37:37];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[38:38] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[38:38] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[38:38] == 1'b1)   rx_equalizer_dcgain_reg[38:38] <= wire_rx_equalizer_dcgain_reg_d[38:38];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[39:39] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[39:39] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[39:39] == 1'b1)   rx_equalizer_dcgain_reg[39:39] <= wire_rx_equalizer_dcgain_reg_d[39:39];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[40:40] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[40:40] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[40:40] == 1'b1)   rx_equalizer_dcgain_reg[40:40] <= wire_rx_equalizer_dcgain_reg_d[40:40];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[41:41] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[41:41] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[41:41] == 1'b1)   rx_equalizer_dcgain_reg[41:41] <= wire_rx_equalizer_dcgain_reg_d[41:41];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[42:42] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[42:42] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[42:42] == 1'b1)   rx_equalizer_dcgain_reg[42:42] <= wire_rx_equalizer_dcgain_reg_d[42:42];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[43:43] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[43:43] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[43:43] == 1'b1)   rx_equalizer_dcgain_reg[43:43] <= wire_rx_equalizer_dcgain_reg_d[43:43];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[44:44] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[44:44] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[44:44] == 1'b1)   rx_equalizer_dcgain_reg[44:44] <= wire_rx_equalizer_dcgain_reg_d[44:44];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[45:45] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[45:45] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[45:45] == 1'b1)   rx_equalizer_dcgain_reg[45:45] <= wire_rx_equalizer_dcgain_reg_d[45:45];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[46:46] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[46:46] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[46:46] == 1'b1)   rx_equalizer_dcgain_reg[46:46] <= wire_rx_equalizer_dcgain_reg_d[46:46];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[47:47] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[47:47] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[47:47] == 1'b1)   rx_equalizer_dcgain_reg[47:47] <= wire_rx_equalizer_dcgain_reg_d[47:47];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[48:48] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[48:48] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[48:48] == 1'b1)   rx_equalizer_dcgain_reg[48:48] <= wire_rx_equalizer_dcgain_reg_d[48:48];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[49:49] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[49:49] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[49:49] == 1'b1)   rx_equalizer_dcgain_reg[49:49] <= wire_rx_equalizer_dcgain_reg_d[49:49];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[50:50] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[50:50] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[50:50] == 1'b1)   rx_equalizer_dcgain_reg[50:50] <= wire_rx_equalizer_dcgain_reg_d[50:50];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[51:51] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[51:51] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[51:51] == 1'b1)   rx_equalizer_dcgain_reg[51:51] <= wire_rx_equalizer_dcgain_reg_d[51:51];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[52:52] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[52:52] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[52:52] == 1'b1)   rx_equalizer_dcgain_reg[52:52] <= wire_rx_equalizer_dcgain_reg_d[52:52];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[53:53] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[53:53] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[53:53] == 1'b1)   rx_equalizer_dcgain_reg[53:53] <= wire_rx_equalizer_dcgain_reg_d[53:53];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[54:54] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[54:54] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[54:54] == 1'b1)   rx_equalizer_dcgain_reg[54:54] <= wire_rx_equalizer_dcgain_reg_d[54:54];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[55:55] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[55:55] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[55:55] == 1'b1)   rx_equalizer_dcgain_reg[55:55] <= wire_rx_equalizer_dcgain_reg_d[55:55];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[56:56] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[56:56] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[56:56] == 1'b1)   rx_equalizer_dcgain_reg[56:56] <= wire_rx_equalizer_dcgain_reg_d[56:56];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[57:57] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[57:57] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[57:57] == 1'b1)   rx_equalizer_dcgain_reg[57:57] <= wire_rx_equalizer_dcgain_reg_d[57:57];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[58:58] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[58:58] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[58:58] == 1'b1)   rx_equalizer_dcgain_reg[58:58] <= wire_rx_equalizer_dcgain_reg_d[58:58];
	// synopsys translate_off
	initial
		rx_equalizer_dcgain_reg[59:59] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) rx_equalizer_dcgain_reg[59:59] <= 1'b0;
		else if  (wire_rx_equalizer_dcgain_reg_ena[59:59] == 1'b1)   rx_equalizer_dcgain_reg[59:59] <= wire_rx_equalizer_dcgain_reg_d[59:59];
	assign
		wire_rx_equalizer_dcgain_reg_d = {20{(({3{read_state}} & {wire_dprio_dataout[10], (wire_dprio_dataout[8] & (~ wire_dprio_dataout[10])), (((wire_dprio_dataout[7] ^ wire_dprio_dataout[8]) ^ wire_dprio_dataout[9]) ^ wire_dprio_dataout[10])}) | ({3{write_state}} & rx_eqdcgain))}};
	assign
		wire_rx_equalizer_dcgain_reg_ena = {{3{(((read_word_64_67_data_valid & read_state) & channel_valid[19]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[18]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[17]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[16]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[15]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[14]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[13]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[12]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[11]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[10]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[9]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[8]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[7]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[6]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[5]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[4]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[3]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid
 & read_state) & channel_valid[2]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[1]) | (write_word_64_67_data_valid & write_state))}}, {3{(((read_word_64_67_data_valid & read_state) & channel_valid[0]) | (write_word_64_67_data_valid & write_state))}}};
	// synopsys translate_off
	initial
		state_mc_reg = 2'b00;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) state_mc_reg <= 2'b0;
		else  state_mc_reg <= state_mc_reg_in;
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[0:0] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[0:0] == 1'b1)   tx_preemp_0t_inv_reg[0:0] <= wire_tx_preemp_0t_inv_reg_d[0:0];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[1:1] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[1:1] == 1'b1)   tx_preemp_0t_inv_reg[1:1] <= wire_tx_preemp_0t_inv_reg_d[1:1];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[2:2] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[2:2] == 1'b1)   tx_preemp_0t_inv_reg[2:2] <= wire_tx_preemp_0t_inv_reg_d[2:2];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[3:3] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[3:3] == 1'b1)   tx_preemp_0t_inv_reg[3:3] <= wire_tx_preemp_0t_inv_reg_d[3:3];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[4:4] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[4:4] == 1'b1)   tx_preemp_0t_inv_reg[4:4] <= wire_tx_preemp_0t_inv_reg_d[4:4];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[5:5] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[5:5] == 1'b1)   tx_preemp_0t_inv_reg[5:5] <= wire_tx_preemp_0t_inv_reg_d[5:5];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[6:6] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[6:6] == 1'b1)   tx_preemp_0t_inv_reg[6:6] <= wire_tx_preemp_0t_inv_reg_d[6:6];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[7:7] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[7:7] == 1'b1)   tx_preemp_0t_inv_reg[7:7] <= wire_tx_preemp_0t_inv_reg_d[7:7];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[8:8] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[8:8] == 1'b1)   tx_preemp_0t_inv_reg[8:8] <= wire_tx_preemp_0t_inv_reg_d[8:8];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[9:9] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[9:9] == 1'b1)   tx_preemp_0t_inv_reg[9:9] <= wire_tx_preemp_0t_inv_reg_d[9:9];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[10:10] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[10:10] == 1'b1)   tx_preemp_0t_inv_reg[10:10] <= wire_tx_preemp_0t_inv_reg_d[10:10];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[11:11] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[11:11] == 1'b1)   tx_preemp_0t_inv_reg[11:11] <= wire_tx_preemp_0t_inv_reg_d[11:11];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[12:12] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[12:12] == 1'b1)   tx_preemp_0t_inv_reg[12:12] <= wire_tx_preemp_0t_inv_reg_d[12:12];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[13:13] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[13:13] == 1'b1)   tx_preemp_0t_inv_reg[13:13] <= wire_tx_preemp_0t_inv_reg_d[13:13];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[14:14] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[14:14] == 1'b1)   tx_preemp_0t_inv_reg[14:14] <= wire_tx_preemp_0t_inv_reg_d[14:14];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[15:15] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[15:15] == 1'b1)   tx_preemp_0t_inv_reg[15:15] <= wire_tx_preemp_0t_inv_reg_d[15:15];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[16:16] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[16:16] == 1'b1)   tx_preemp_0t_inv_reg[16:16] <= wire_tx_preemp_0t_inv_reg_d[16:16];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[17:17] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[17:17] == 1'b1)   tx_preemp_0t_inv_reg[17:17] <= wire_tx_preemp_0t_inv_reg_d[17:17];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[18:18] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[18:18] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[18:18] == 1'b1)   tx_preemp_0t_inv_reg[18:18] <= wire_tx_preemp_0t_inv_reg_d[18:18];
	// synopsys translate_off
	initial
		tx_preemp_0t_inv_reg[19:19] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_0t_inv_reg[19:19] <= 1'b0;
		else if  (wire_tx_preemp_0t_inv_reg_ena[19:19] == 1'b1)   tx_preemp_0t_inv_reg[19:19] <= wire_tx_preemp_0t_inv_reg_d[19:19];
	assign
		wire_tx_preemp_0t_inv_reg_d = {20{((read_state & wire_dprio_dataout[4]) | (write_state & (~ tx_preemp_0t[4])))}};
	assign
		wire_tx_preemp_0t_inv_reg_ena = {(((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[19]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[18]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[17]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[16]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[15]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[14]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[13]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[12]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[11]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[10]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[9]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[8]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[7]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[6]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[5]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[4]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[3]) | (write_word_7c_7f_inv_data_valid
 & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[2]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[1]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[0]) | (write_word_7c_7f_inv_data_valid & write_state))};
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[0:0] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[0:0] == 1'b1)   tx_preemp_2t_inv_reg[0:0] <= wire_tx_preemp_2t_inv_reg_d[0:0];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[1:1] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[1:1] == 1'b1)   tx_preemp_2t_inv_reg[1:1] <= wire_tx_preemp_2t_inv_reg_d[1:1];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[2:2] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[2:2] == 1'b1)   tx_preemp_2t_inv_reg[2:2] <= wire_tx_preemp_2t_inv_reg_d[2:2];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[3:3] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[3:3] == 1'b1)   tx_preemp_2t_inv_reg[3:3] <= wire_tx_preemp_2t_inv_reg_d[3:3];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[4:4] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[4:4] == 1'b1)   tx_preemp_2t_inv_reg[4:4] <= wire_tx_preemp_2t_inv_reg_d[4:4];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[5:5] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[5:5] == 1'b1)   tx_preemp_2t_inv_reg[5:5] <= wire_tx_preemp_2t_inv_reg_d[5:5];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[6:6] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[6:6] == 1'b1)   tx_preemp_2t_inv_reg[6:6] <= wire_tx_preemp_2t_inv_reg_d[6:6];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[7:7] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[7:7] == 1'b1)   tx_preemp_2t_inv_reg[7:7] <= wire_tx_preemp_2t_inv_reg_d[7:7];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[8:8] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[8:8] == 1'b1)   tx_preemp_2t_inv_reg[8:8] <= wire_tx_preemp_2t_inv_reg_d[8:8];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[9:9] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[9:9] == 1'b1)   tx_preemp_2t_inv_reg[9:9] <= wire_tx_preemp_2t_inv_reg_d[9:9];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[10:10] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[10:10] == 1'b1)   tx_preemp_2t_inv_reg[10:10] <= wire_tx_preemp_2t_inv_reg_d[10:10];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[11:11] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[11:11] == 1'b1)   tx_preemp_2t_inv_reg[11:11] <= wire_tx_preemp_2t_inv_reg_d[11:11];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[12:12] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[12:12] == 1'b1)   tx_preemp_2t_inv_reg[12:12] <= wire_tx_preemp_2t_inv_reg_d[12:12];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[13:13] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[13:13] == 1'b1)   tx_preemp_2t_inv_reg[13:13] <= wire_tx_preemp_2t_inv_reg_d[13:13];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[14:14] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[14:14] == 1'b1)   tx_preemp_2t_inv_reg[14:14] <= wire_tx_preemp_2t_inv_reg_d[14:14];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[15:15] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[15:15] == 1'b1)   tx_preemp_2t_inv_reg[15:15] <= wire_tx_preemp_2t_inv_reg_d[15:15];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[16:16] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[16:16] == 1'b1)   tx_preemp_2t_inv_reg[16:16] <= wire_tx_preemp_2t_inv_reg_d[16:16];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[17:17] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[17:17] == 1'b1)   tx_preemp_2t_inv_reg[17:17] <= wire_tx_preemp_2t_inv_reg_d[17:17];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[18:18] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[18:18] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[18:18] == 1'b1)   tx_preemp_2t_inv_reg[18:18] <= wire_tx_preemp_2t_inv_reg_d[18:18];
	// synopsys translate_off
	initial
		tx_preemp_2t_inv_reg[19:19] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemp_2t_inv_reg[19:19] <= 1'b0;
		else if  (wire_tx_preemp_2t_inv_reg_ena[19:19] == 1'b1)   tx_preemp_2t_inv_reg[19:19] <= wire_tx_preemp_2t_inv_reg_d[19:19];
	assign
		wire_tx_preemp_2t_inv_reg_d = {20{((read_state & wire_dprio_dataout[3]) | (write_state & (~ tx_preemp_2t[4])))}};
	assign
		wire_tx_preemp_2t_inv_reg_ena = {(((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[19]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[18]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[17]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[16]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[15]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[14]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[13]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[12]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[11]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[10]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[9]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[8]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[7]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[6]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[5]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[4]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[3]) | (write_word_7c_7f_inv_data_valid
 & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[2]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[1]) | (write_word_7c_7f_inv_data_valid & write_state)), (((read_word_7c_7f_inv_data_valid & read_state) & channel_valid[0]) | (write_word_7c_7f_inv_data_valid & write_state))};
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[0:0] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[0:0] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[0:0] <= wire_tx_preemphasisctrl_1stposttap_reg_d[0:0];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[1:1] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[1:1] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[1:1] <= wire_tx_preemphasisctrl_1stposttap_reg_d[1:1];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[2:2] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[2:2] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[2:2] <= wire_tx_preemphasisctrl_1stposttap_reg_d[2:2];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[3:3] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[3:3] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[3:3] <= wire_tx_preemphasisctrl_1stposttap_reg_d[3:3];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[4:4] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[4:4] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[4:4] <= wire_tx_preemphasisctrl_1stposttap_reg_d[4:4];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[5:5] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[5:5] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[5:5] <= wire_tx_preemphasisctrl_1stposttap_reg_d[5:5];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[6:6] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[6:6] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[6:6] <= wire_tx_preemphasisctrl_1stposttap_reg_d[6:6];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[7:7] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[7:7] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[7:7] <= wire_tx_preemphasisctrl_1stposttap_reg_d[7:7];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[8:8] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[8:8] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[8:8] <= wire_tx_preemphasisctrl_1stposttap_reg_d[8:8];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[9:9] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[9:9] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[9:9] <= wire_tx_preemphasisctrl_1stposttap_reg_d[9:9];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[10:10] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[10:10] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[10:10] <= wire_tx_preemphasisctrl_1stposttap_reg_d[10:10];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[11:11] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[11:11] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[11:11] <= wire_tx_preemphasisctrl_1stposttap_reg_d[11:11];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[12:12] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[12:12] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[12:12] <= wire_tx_preemphasisctrl_1stposttap_reg_d[12:12];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[13:13] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[13:13] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[13:13] <= wire_tx_preemphasisctrl_1stposttap_reg_d[13:13];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[14:14] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[14:14] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[14:14] <= wire_tx_preemphasisctrl_1stposttap_reg_d[14:14];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[15:15] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[15:15] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[15:15] <= wire_tx_preemphasisctrl_1stposttap_reg_d[15:15];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[16:16] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[16:16] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[16:16] <= wire_tx_preemphasisctrl_1stposttap_reg_d[16:16];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[17:17] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[17:17] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[17:17] <= wire_tx_preemphasisctrl_1stposttap_reg_d[17:17];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[18:18] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[18:18] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[18:18] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[18:18] <= wire_tx_preemphasisctrl_1stposttap_reg_d[18:18];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[19:19] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[19:19] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[19:19] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[19:19] <= wire_tx_preemphasisctrl_1stposttap_reg_d[19:19];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[20:20] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[20:20] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[20:20] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[20:20] <= wire_tx_preemphasisctrl_1stposttap_reg_d[20:20];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[21:21] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[21:21] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[21:21] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[21:21] <= wire_tx_preemphasisctrl_1stposttap_reg_d[21:21];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[22:22] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[22:22] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[22:22] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[22:22] <= wire_tx_preemphasisctrl_1stposttap_reg_d[22:22];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[23:23] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[23:23] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[23:23] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[23:23] <= wire_tx_preemphasisctrl_1stposttap_reg_d[23:23];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[24:24] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[24:24] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[24:24] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[24:24] <= wire_tx_preemphasisctrl_1stposttap_reg_d[24:24];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[25:25] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[25:25] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[25:25] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[25:25] <= wire_tx_preemphasisctrl_1stposttap_reg_d[25:25];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[26:26] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[26:26] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[26:26] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[26:26] <= wire_tx_preemphasisctrl_1stposttap_reg_d[26:26];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[27:27] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[27:27] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[27:27] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[27:27] <= wire_tx_preemphasisctrl_1stposttap_reg_d[27:27];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[28:28] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[28:28] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[28:28] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[28:28] <= wire_tx_preemphasisctrl_1stposttap_reg_d[28:28];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[29:29] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[29:29] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[29:29] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[29:29] <= wire_tx_preemphasisctrl_1stposttap_reg_d[29:29];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[30:30] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[30:30] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[30:30] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[30:30] <= wire_tx_preemphasisctrl_1stposttap_reg_d[30:30];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[31:31] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[31:31] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[31:31] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[31:31] <= wire_tx_preemphasisctrl_1stposttap_reg_d[31:31];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[32:32] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[32:32] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[32:32] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[32:32] <= wire_tx_preemphasisctrl_1stposttap_reg_d[32:32];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[33:33] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[33:33] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[33:33] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[33:33] <= wire_tx_preemphasisctrl_1stposttap_reg_d[33:33];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[34:34] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[34:34] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[34:34] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[34:34] <= wire_tx_preemphasisctrl_1stposttap_reg_d[34:34];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[35:35] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[35:35] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[35:35] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[35:35] <= wire_tx_preemphasisctrl_1stposttap_reg_d[35:35];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[36:36] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[36:36] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[36:36] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[36:36] <= wire_tx_preemphasisctrl_1stposttap_reg_d[36:36];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[37:37] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[37:37] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[37:37] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[37:37] <= wire_tx_preemphasisctrl_1stposttap_reg_d[37:37];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[38:38] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[38:38] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[38:38] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[38:38] <= wire_tx_preemphasisctrl_1stposttap_reg_d[38:38];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[39:39] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[39:39] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[39:39] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[39:39] <= wire_tx_preemphasisctrl_1stposttap_reg_d[39:39];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[40:40] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[40:40] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[40:40] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[40:40] <= wire_tx_preemphasisctrl_1stposttap_reg_d[40:40];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[41:41] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[41:41] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[41:41] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[41:41] <= wire_tx_preemphasisctrl_1stposttap_reg_d[41:41];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[42:42] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[42:42] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[42:42] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[42:42] <= wire_tx_preemphasisctrl_1stposttap_reg_d[42:42];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[43:43] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[43:43] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[43:43] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[43:43] <= wire_tx_preemphasisctrl_1stposttap_reg_d[43:43];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[44:44] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[44:44] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[44:44] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[44:44] <= wire_tx_preemphasisctrl_1stposttap_reg_d[44:44];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[45:45] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[45:45] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[45:45] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[45:45] <= wire_tx_preemphasisctrl_1stposttap_reg_d[45:45];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[46:46] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[46:46] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[46:46] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[46:46] <= wire_tx_preemphasisctrl_1stposttap_reg_d[46:46];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[47:47] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[47:47] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[47:47] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[47:47] <= wire_tx_preemphasisctrl_1stposttap_reg_d[47:47];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[48:48] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[48:48] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[48:48] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[48:48] <= wire_tx_preemphasisctrl_1stposttap_reg_d[48:48];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[49:49] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[49:49] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[49:49] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[49:49] <= wire_tx_preemphasisctrl_1stposttap_reg_d[49:49];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[50:50] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[50:50] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[50:50] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[50:50] <= wire_tx_preemphasisctrl_1stposttap_reg_d[50:50];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[51:51] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[51:51] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[51:51] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[51:51] <= wire_tx_preemphasisctrl_1stposttap_reg_d[51:51];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[52:52] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[52:52] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[52:52] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[52:52] <= wire_tx_preemphasisctrl_1stposttap_reg_d[52:52];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[53:53] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[53:53] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[53:53] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[53:53] <= wire_tx_preemphasisctrl_1stposttap_reg_d[53:53];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[54:54] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[54:54] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[54:54] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[54:54] <= wire_tx_preemphasisctrl_1stposttap_reg_d[54:54];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[55:55] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[55:55] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[55:55] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[55:55] <= wire_tx_preemphasisctrl_1stposttap_reg_d[55:55];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[56:56] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[56:56] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[56:56] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[56:56] <= wire_tx_preemphasisctrl_1stposttap_reg_d[56:56];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[57:57] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[57:57] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[57:57] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[57:57] <= wire_tx_preemphasisctrl_1stposttap_reg_d[57:57];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[58:58] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[58:58] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[58:58] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[58:58] <= wire_tx_preemphasisctrl_1stposttap_reg_d[58:58];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[59:59] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[59:59] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[59:59] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[59:59] <= wire_tx_preemphasisctrl_1stposttap_reg_d[59:59];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[60:60] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[60:60] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[60:60] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[60:60] <= wire_tx_preemphasisctrl_1stposttap_reg_d[60:60];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[61:61] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[61:61] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[61:61] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[61:61] <= wire_tx_preemphasisctrl_1stposttap_reg_d[61:61];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[62:62] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[62:62] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[62:62] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[62:62] <= wire_tx_preemphasisctrl_1stposttap_reg_d[62:62];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[63:63] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[63:63] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[63:63] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[63:63] <= wire_tx_preemphasisctrl_1stposttap_reg_d[63:63];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[64:64] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[64:64] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[64:64] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[64:64] <= wire_tx_preemphasisctrl_1stposttap_reg_d[64:64];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[65:65] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[65:65] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[65:65] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[65:65] <= wire_tx_preemphasisctrl_1stposttap_reg_d[65:65];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[66:66] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[66:66] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[66:66] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[66:66] <= wire_tx_preemphasisctrl_1stposttap_reg_d[66:66];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[67:67] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[67:67] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[67:67] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[67:67] <= wire_tx_preemphasisctrl_1stposttap_reg_d[67:67];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[68:68] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[68:68] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[68:68] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[68:68] <= wire_tx_preemphasisctrl_1stposttap_reg_d[68:68];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[69:69] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[69:69] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[69:69] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[69:69] <= wire_tx_preemphasisctrl_1stposttap_reg_d[69:69];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[70:70] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[70:70] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[70:70] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[70:70] <= wire_tx_preemphasisctrl_1stposttap_reg_d[70:70];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[71:71] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[71:71] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[71:71] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[71:71] <= wire_tx_preemphasisctrl_1stposttap_reg_d[71:71];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[72:72] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[72:72] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[72:72] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[72:72] <= wire_tx_preemphasisctrl_1stposttap_reg_d[72:72];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[73:73] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[73:73] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[73:73] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[73:73] <= wire_tx_preemphasisctrl_1stposttap_reg_d[73:73];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[74:74] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[74:74] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[74:74] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[74:74] <= wire_tx_preemphasisctrl_1stposttap_reg_d[74:74];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[75:75] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[75:75] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[75:75] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[75:75] <= wire_tx_preemphasisctrl_1stposttap_reg_d[75:75];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[76:76] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[76:76] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[76:76] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[76:76] <= wire_tx_preemphasisctrl_1stposttap_reg_d[76:76];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[77:77] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[77:77] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[77:77] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[77:77] <= wire_tx_preemphasisctrl_1stposttap_reg_d[77:77];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[78:78] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[78:78] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[78:78] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[78:78] <= wire_tx_preemphasisctrl_1stposttap_reg_d[78:78];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[79:79] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[79:79] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[79:79] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[79:79] <= wire_tx_preemphasisctrl_1stposttap_reg_d[79:79];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[80:80] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[80:80] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[80:80] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[80:80] <= wire_tx_preemphasisctrl_1stposttap_reg_d[80:80];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[81:81] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[81:81] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[81:81] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[81:81] <= wire_tx_preemphasisctrl_1stposttap_reg_d[81:81];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[82:82] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[82:82] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[82:82] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[82:82] <= wire_tx_preemphasisctrl_1stposttap_reg_d[82:82];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[83:83] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[83:83] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[83:83] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[83:83] <= wire_tx_preemphasisctrl_1stposttap_reg_d[83:83];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[84:84] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[84:84] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[84:84] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[84:84] <= wire_tx_preemphasisctrl_1stposttap_reg_d[84:84];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[85:85] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[85:85] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[85:85] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[85:85] <= wire_tx_preemphasisctrl_1stposttap_reg_d[85:85];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[86:86] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[86:86] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[86:86] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[86:86] <= wire_tx_preemphasisctrl_1stposttap_reg_d[86:86];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[87:87] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[87:87] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[87:87] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[87:87] <= wire_tx_preemphasisctrl_1stposttap_reg_d[87:87];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[88:88] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[88:88] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[88:88] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[88:88] <= wire_tx_preemphasisctrl_1stposttap_reg_d[88:88];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[89:89] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[89:89] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[89:89] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[89:89] <= wire_tx_preemphasisctrl_1stposttap_reg_d[89:89];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[90:90] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[90:90] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[90:90] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[90:90] <= wire_tx_preemphasisctrl_1stposttap_reg_d[90:90];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[91:91] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[91:91] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[91:91] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[91:91] <= wire_tx_preemphasisctrl_1stposttap_reg_d[91:91];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[92:92] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[92:92] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[92:92] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[92:92] <= wire_tx_preemphasisctrl_1stposttap_reg_d[92:92];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[93:93] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[93:93] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[93:93] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[93:93] <= wire_tx_preemphasisctrl_1stposttap_reg_d[93:93];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[94:94] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[94:94] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[94:94] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[94:94] <= wire_tx_preemphasisctrl_1stposttap_reg_d[94:94];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[95:95] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[95:95] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[95:95] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[95:95] <= wire_tx_preemphasisctrl_1stposttap_reg_d[95:95];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[96:96] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[96:96] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[96:96] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[96:96] <= wire_tx_preemphasisctrl_1stposttap_reg_d[96:96];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[97:97] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[97:97] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[97:97] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[97:97] <= wire_tx_preemphasisctrl_1stposttap_reg_d[97:97];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[98:98] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[98:98] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[98:98] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[98:98] <= wire_tx_preemphasisctrl_1stposttap_reg_d[98:98];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_1stposttap_reg[99:99] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_1stposttap_reg[99:99] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_1stposttap_reg_ena[99:99] == 1'b1)   tx_preemphasisctrl_1stposttap_reg[99:99] <= wire_tx_preemphasisctrl_1stposttap_reg_d[99:99];
	assign
		wire_tx_preemphasisctrl_1stposttap_reg_d = {20{(({5{read_state}} & wire_dprio_dataout[15:11]) | ({5{write_state}} & tx_preemp_1t))}};
	assign
		wire_tx_preemphasisctrl_1stposttap_reg_ena = {{5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[19]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[18]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[17]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[16]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[15]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[14]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[13]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[12]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[11]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[10]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[9]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[8]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[7]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[6]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[5]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[4]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid
 & read_state) & channel_valid[3]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[2]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[1]) | (write_word_preemp1t_data_valid & write_state))}}, {5{(((read_word_preemp_1t_data_valid & read_state) & channel_valid[0]) | (write_word_preemp1t_data_valid & write_state))}}};
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[0:0] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[0:0] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[0:0] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[0:0];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[1:1] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[1:1] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[1:1] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[1:1];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[2:2] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[2:2] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[2:2] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[2:2];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[3:3] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[3:3] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[3:3] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[3:3];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[4:4] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[4:4] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[4:4] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[4:4];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[5:5] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[5:5] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[5:5] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[5:5];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[6:6] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[6:6] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[6:6] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[6:6];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[7:7] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[7:7] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[7:7] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[7:7];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[8:8] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[8:8] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[8:8] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[8:8];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[9:9] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[9:9] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[9:9] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[9:9];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[10:10] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[10:10] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[10:10] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[10:10];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[11:11] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[11:11] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[11:11] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[11:11];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[12:12] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[12:12] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[12:12] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[12:12];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[13:13] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[13:13] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[13:13] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[13:13];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[14:14] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[14:14] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[14:14] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[14:14];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[15:15] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[15:15] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[15:15] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[15:15];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[16:16] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[16:16] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[16:16] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[16:16];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[17:17] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[17:17] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[17:17] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[17:17];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[18:18] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[18:18] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[18:18] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[18:18] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[18:18];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[19:19] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[19:19] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[19:19] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[19:19] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[19:19];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[20:20] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[20:20] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[20:20] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[20:20] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[20:20];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[21:21] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[21:21] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[21:21] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[21:21] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[21:21];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[22:22] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[22:22] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[22:22] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[22:22] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[22:22];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[23:23] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[23:23] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[23:23] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[23:23] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[23:23];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[24:24] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[24:24] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[24:24] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[24:24] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[24:24];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[25:25] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[25:25] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[25:25] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[25:25] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[25:25];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[26:26] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[26:26] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[26:26] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[26:26] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[26:26];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[27:27] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[27:27] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[27:27] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[27:27] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[27:27];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[28:28] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[28:28] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[28:28] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[28:28] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[28:28];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[29:29] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[29:29] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[29:29] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[29:29] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[29:29];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[30:30] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[30:30] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[30:30] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[30:30] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[30:30];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[31:31] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[31:31] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[31:31] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[31:31] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[31:31];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[32:32] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[32:32] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[32:32] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[32:32] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[32:32];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[33:33] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[33:33] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[33:33] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[33:33] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[33:33];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[34:34] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[34:34] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[34:34] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[34:34] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[34:34];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[35:35] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[35:35] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[35:35] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[35:35] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[35:35];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[36:36] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[36:36] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[36:36] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[36:36] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[36:36];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[37:37] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[37:37] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[37:37] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[37:37] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[37:37];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[38:38] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[38:38] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[38:38] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[38:38] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[38:38];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[39:39] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[39:39] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[39:39] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[39:39] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[39:39];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[40:40] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[40:40] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[40:40] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[40:40] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[40:40];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[41:41] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[41:41] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[41:41] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[41:41] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[41:41];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[42:42] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[42:42] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[42:42] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[42:42] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[42:42];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[43:43] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[43:43] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[43:43] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[43:43] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[43:43];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[44:44] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[44:44] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[44:44] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[44:44] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[44:44];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[45:45] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[45:45] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[45:45] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[45:45] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[45:45];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[46:46] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[46:46] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[46:46] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[46:46] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[46:46];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[47:47] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[47:47] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[47:47] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[47:47] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[47:47];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[48:48] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[48:48] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[48:48] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[48:48] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[48:48];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[49:49] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[49:49] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[49:49] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[49:49] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[49:49];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[50:50] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[50:50] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[50:50] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[50:50] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[50:50];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[51:51] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[51:51] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[51:51] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[51:51] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[51:51];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[52:52] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[52:52] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[52:52] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[52:52] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[52:52];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[53:53] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[53:53] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[53:53] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[53:53] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[53:53];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[54:54] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[54:54] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[54:54] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[54:54] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[54:54];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[55:55] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[55:55] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[55:55] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[55:55] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[55:55];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[56:56] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[56:56] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[56:56] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[56:56] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[56:56];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[57:57] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[57:57] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[57:57] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[57:57] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[57:57];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[58:58] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[58:58] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[58:58] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[58:58] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[58:58];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[59:59] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[59:59] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[59:59] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[59:59] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[59:59];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[60:60] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[60:60] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[60:60] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[60:60] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[60:60];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[61:61] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[61:61] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[61:61] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[61:61] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[61:61];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[62:62] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[62:62] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[62:62] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[62:62] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[62:62];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[63:63] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[63:63] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[63:63] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[63:63] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[63:63];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[64:64] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[64:64] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[64:64] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[64:64] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[64:64];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[65:65] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[65:65] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[65:65] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[65:65] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[65:65];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[66:66] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[66:66] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[66:66] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[66:66] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[66:66];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[67:67] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[67:67] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[67:67] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[67:67] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[67:67];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[68:68] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[68:68] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[68:68] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[68:68] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[68:68];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[69:69] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[69:69] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[69:69] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[69:69] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[69:69];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[70:70] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[70:70] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[70:70] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[70:70] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[70:70];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[71:71] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[71:71] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[71:71] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[71:71] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[71:71];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[72:72] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[72:72] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[72:72] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[72:72] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[72:72];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[73:73] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[73:73] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[73:73] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[73:73] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[73:73];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[74:74] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[74:74] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[74:74] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[74:74] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[74:74];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[75:75] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[75:75] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[75:75] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[75:75] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[75:75];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[76:76] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[76:76] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[76:76] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[76:76] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[76:76];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[77:77] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[77:77] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[77:77] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[77:77] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[77:77];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[78:78] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[78:78] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[78:78] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[78:78] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[78:78];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_2ndposttap_reg[79:79] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_2ndposttap_reg[79:79] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_2ndposttap_reg_ena[79:79] == 1'b1)   tx_preemphasisctrl_2ndposttap_reg[79:79] <= wire_tx_preemphasisctrl_2ndposttap_reg_d[79:79];
	assign
		wire_tx_preemphasisctrl_2ndposttap_reg_d = {20{(({4{read_state}} & wire_dprio_dataout[7:4]) | ({4{write_state}} & tx_preemp_2t_wire[3:0]))}};
	assign
		wire_tx_preemphasisctrl_2ndposttap_reg_ena = {{4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[19]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[18]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[17]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[16]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[15]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[14]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[13]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[12]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[11]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[10]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[9]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[8]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[7]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[6]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[5]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[4]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[3]) | (write_word_7c_7f_data_valid & write_state))}}, {4{
(((read_word_7c_7f_data_valid & read_state) & channel_valid[2]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[1]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[0]) | (write_word_7c_7f_data_valid & write_state))}}};
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[0:0] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[0:0] == 1'b1)   tx_preemphasisctrl_pretap_reg[0:0] <= wire_tx_preemphasisctrl_pretap_reg_d[0:0];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[1:1] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[1:1] == 1'b1)   tx_preemphasisctrl_pretap_reg[1:1] <= wire_tx_preemphasisctrl_pretap_reg_d[1:1];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[2:2] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[2:2] == 1'b1)   tx_preemphasisctrl_pretap_reg[2:2] <= wire_tx_preemphasisctrl_pretap_reg_d[2:2];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[3:3] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[3:3] == 1'b1)   tx_preemphasisctrl_pretap_reg[3:3] <= wire_tx_preemphasisctrl_pretap_reg_d[3:3];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[4:4] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[4:4] == 1'b1)   tx_preemphasisctrl_pretap_reg[4:4] <= wire_tx_preemphasisctrl_pretap_reg_d[4:4];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[5:5] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[5:5] == 1'b1)   tx_preemphasisctrl_pretap_reg[5:5] <= wire_tx_preemphasisctrl_pretap_reg_d[5:5];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[6:6] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[6:6] == 1'b1)   tx_preemphasisctrl_pretap_reg[6:6] <= wire_tx_preemphasisctrl_pretap_reg_d[6:6];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[7:7] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[7:7] == 1'b1)   tx_preemphasisctrl_pretap_reg[7:7] <= wire_tx_preemphasisctrl_pretap_reg_d[7:7];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[8:8] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[8:8] == 1'b1)   tx_preemphasisctrl_pretap_reg[8:8] <= wire_tx_preemphasisctrl_pretap_reg_d[8:8];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[9:9] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[9:9] == 1'b1)   tx_preemphasisctrl_pretap_reg[9:9] <= wire_tx_preemphasisctrl_pretap_reg_d[9:9];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[10:10] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[10:10] == 1'b1)   tx_preemphasisctrl_pretap_reg[10:10] <= wire_tx_preemphasisctrl_pretap_reg_d[10:10];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[11:11] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[11:11] == 1'b1)   tx_preemphasisctrl_pretap_reg[11:11] <= wire_tx_preemphasisctrl_pretap_reg_d[11:11];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[12:12] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[12:12] == 1'b1)   tx_preemphasisctrl_pretap_reg[12:12] <= wire_tx_preemphasisctrl_pretap_reg_d[12:12];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[13:13] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[13:13] == 1'b1)   tx_preemphasisctrl_pretap_reg[13:13] <= wire_tx_preemphasisctrl_pretap_reg_d[13:13];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[14:14] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[14:14] == 1'b1)   tx_preemphasisctrl_pretap_reg[14:14] <= wire_tx_preemphasisctrl_pretap_reg_d[14:14];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[15:15] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[15:15] == 1'b1)   tx_preemphasisctrl_pretap_reg[15:15] <= wire_tx_preemphasisctrl_pretap_reg_d[15:15];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[16:16] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[16:16] == 1'b1)   tx_preemphasisctrl_pretap_reg[16:16] <= wire_tx_preemphasisctrl_pretap_reg_d[16:16];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[17:17] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[17:17] == 1'b1)   tx_preemphasisctrl_pretap_reg[17:17] <= wire_tx_preemphasisctrl_pretap_reg_d[17:17];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[18:18] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[18:18] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[18:18] == 1'b1)   tx_preemphasisctrl_pretap_reg[18:18] <= wire_tx_preemphasisctrl_pretap_reg_d[18:18];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[19:19] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[19:19] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[19:19] == 1'b1)   tx_preemphasisctrl_pretap_reg[19:19] <= wire_tx_preemphasisctrl_pretap_reg_d[19:19];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[20:20] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[20:20] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[20:20] == 1'b1)   tx_preemphasisctrl_pretap_reg[20:20] <= wire_tx_preemphasisctrl_pretap_reg_d[20:20];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[21:21] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[21:21] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[21:21] == 1'b1)   tx_preemphasisctrl_pretap_reg[21:21] <= wire_tx_preemphasisctrl_pretap_reg_d[21:21];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[22:22] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[22:22] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[22:22] == 1'b1)   tx_preemphasisctrl_pretap_reg[22:22] <= wire_tx_preemphasisctrl_pretap_reg_d[22:22];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[23:23] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[23:23] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[23:23] == 1'b1)   tx_preemphasisctrl_pretap_reg[23:23] <= wire_tx_preemphasisctrl_pretap_reg_d[23:23];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[24:24] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[24:24] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[24:24] == 1'b1)   tx_preemphasisctrl_pretap_reg[24:24] <= wire_tx_preemphasisctrl_pretap_reg_d[24:24];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[25:25] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[25:25] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[25:25] == 1'b1)   tx_preemphasisctrl_pretap_reg[25:25] <= wire_tx_preemphasisctrl_pretap_reg_d[25:25];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[26:26] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[26:26] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[26:26] == 1'b1)   tx_preemphasisctrl_pretap_reg[26:26] <= wire_tx_preemphasisctrl_pretap_reg_d[26:26];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[27:27] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[27:27] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[27:27] == 1'b1)   tx_preemphasisctrl_pretap_reg[27:27] <= wire_tx_preemphasisctrl_pretap_reg_d[27:27];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[28:28] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[28:28] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[28:28] == 1'b1)   tx_preemphasisctrl_pretap_reg[28:28] <= wire_tx_preemphasisctrl_pretap_reg_d[28:28];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[29:29] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[29:29] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[29:29] == 1'b1)   tx_preemphasisctrl_pretap_reg[29:29] <= wire_tx_preemphasisctrl_pretap_reg_d[29:29];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[30:30] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[30:30] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[30:30] == 1'b1)   tx_preemphasisctrl_pretap_reg[30:30] <= wire_tx_preemphasisctrl_pretap_reg_d[30:30];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[31:31] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[31:31] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[31:31] == 1'b1)   tx_preemphasisctrl_pretap_reg[31:31] <= wire_tx_preemphasisctrl_pretap_reg_d[31:31];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[32:32] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[32:32] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[32:32] == 1'b1)   tx_preemphasisctrl_pretap_reg[32:32] <= wire_tx_preemphasisctrl_pretap_reg_d[32:32];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[33:33] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[33:33] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[33:33] == 1'b1)   tx_preemphasisctrl_pretap_reg[33:33] <= wire_tx_preemphasisctrl_pretap_reg_d[33:33];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[34:34] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[34:34] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[34:34] == 1'b1)   tx_preemphasisctrl_pretap_reg[34:34] <= wire_tx_preemphasisctrl_pretap_reg_d[34:34];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[35:35] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[35:35] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[35:35] == 1'b1)   tx_preemphasisctrl_pretap_reg[35:35] <= wire_tx_preemphasisctrl_pretap_reg_d[35:35];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[36:36] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[36:36] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[36:36] == 1'b1)   tx_preemphasisctrl_pretap_reg[36:36] <= wire_tx_preemphasisctrl_pretap_reg_d[36:36];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[37:37] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[37:37] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[37:37] == 1'b1)   tx_preemphasisctrl_pretap_reg[37:37] <= wire_tx_preemphasisctrl_pretap_reg_d[37:37];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[38:38] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[38:38] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[38:38] == 1'b1)   tx_preemphasisctrl_pretap_reg[38:38] <= wire_tx_preemphasisctrl_pretap_reg_d[38:38];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[39:39] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[39:39] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[39:39] == 1'b1)   tx_preemphasisctrl_pretap_reg[39:39] <= wire_tx_preemphasisctrl_pretap_reg_d[39:39];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[40:40] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[40:40] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[40:40] == 1'b1)   tx_preemphasisctrl_pretap_reg[40:40] <= wire_tx_preemphasisctrl_pretap_reg_d[40:40];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[41:41] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[41:41] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[41:41] == 1'b1)   tx_preemphasisctrl_pretap_reg[41:41] <= wire_tx_preemphasisctrl_pretap_reg_d[41:41];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[42:42] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[42:42] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[42:42] == 1'b1)   tx_preemphasisctrl_pretap_reg[42:42] <= wire_tx_preemphasisctrl_pretap_reg_d[42:42];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[43:43] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[43:43] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[43:43] == 1'b1)   tx_preemphasisctrl_pretap_reg[43:43] <= wire_tx_preemphasisctrl_pretap_reg_d[43:43];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[44:44] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[44:44] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[44:44] == 1'b1)   tx_preemphasisctrl_pretap_reg[44:44] <= wire_tx_preemphasisctrl_pretap_reg_d[44:44];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[45:45] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[45:45] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[45:45] == 1'b1)   tx_preemphasisctrl_pretap_reg[45:45] <= wire_tx_preemphasisctrl_pretap_reg_d[45:45];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[46:46] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[46:46] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[46:46] == 1'b1)   tx_preemphasisctrl_pretap_reg[46:46] <= wire_tx_preemphasisctrl_pretap_reg_d[46:46];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[47:47] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[47:47] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[47:47] == 1'b1)   tx_preemphasisctrl_pretap_reg[47:47] <= wire_tx_preemphasisctrl_pretap_reg_d[47:47];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[48:48] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[48:48] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[48:48] == 1'b1)   tx_preemphasisctrl_pretap_reg[48:48] <= wire_tx_preemphasisctrl_pretap_reg_d[48:48];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[49:49] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[49:49] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[49:49] == 1'b1)   tx_preemphasisctrl_pretap_reg[49:49] <= wire_tx_preemphasisctrl_pretap_reg_d[49:49];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[50:50] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[50:50] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[50:50] == 1'b1)   tx_preemphasisctrl_pretap_reg[50:50] <= wire_tx_preemphasisctrl_pretap_reg_d[50:50];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[51:51] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[51:51] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[51:51] == 1'b1)   tx_preemphasisctrl_pretap_reg[51:51] <= wire_tx_preemphasisctrl_pretap_reg_d[51:51];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[52:52] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[52:52] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[52:52] == 1'b1)   tx_preemphasisctrl_pretap_reg[52:52] <= wire_tx_preemphasisctrl_pretap_reg_d[52:52];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[53:53] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[53:53] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[53:53] == 1'b1)   tx_preemphasisctrl_pretap_reg[53:53] <= wire_tx_preemphasisctrl_pretap_reg_d[53:53];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[54:54] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[54:54] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[54:54] == 1'b1)   tx_preemphasisctrl_pretap_reg[54:54] <= wire_tx_preemphasisctrl_pretap_reg_d[54:54];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[55:55] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[55:55] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[55:55] == 1'b1)   tx_preemphasisctrl_pretap_reg[55:55] <= wire_tx_preemphasisctrl_pretap_reg_d[55:55];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[56:56] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[56:56] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[56:56] == 1'b1)   tx_preemphasisctrl_pretap_reg[56:56] <= wire_tx_preemphasisctrl_pretap_reg_d[56:56];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[57:57] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[57:57] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[57:57] == 1'b1)   tx_preemphasisctrl_pretap_reg[57:57] <= wire_tx_preemphasisctrl_pretap_reg_d[57:57];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[58:58] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[58:58] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[58:58] == 1'b1)   tx_preemphasisctrl_pretap_reg[58:58] <= wire_tx_preemphasisctrl_pretap_reg_d[58:58];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[59:59] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[59:59] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[59:59] == 1'b1)   tx_preemphasisctrl_pretap_reg[59:59] <= wire_tx_preemphasisctrl_pretap_reg_d[59:59];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[60:60] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[60:60] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[60:60] == 1'b1)   tx_preemphasisctrl_pretap_reg[60:60] <= wire_tx_preemphasisctrl_pretap_reg_d[60:60];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[61:61] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[61:61] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[61:61] == 1'b1)   tx_preemphasisctrl_pretap_reg[61:61] <= wire_tx_preemphasisctrl_pretap_reg_d[61:61];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[62:62] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[62:62] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[62:62] == 1'b1)   tx_preemphasisctrl_pretap_reg[62:62] <= wire_tx_preemphasisctrl_pretap_reg_d[62:62];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[63:63] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[63:63] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[63:63] == 1'b1)   tx_preemphasisctrl_pretap_reg[63:63] <= wire_tx_preemphasisctrl_pretap_reg_d[63:63];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[64:64] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[64:64] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[64:64] == 1'b1)   tx_preemphasisctrl_pretap_reg[64:64] <= wire_tx_preemphasisctrl_pretap_reg_d[64:64];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[65:65] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[65:65] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[65:65] == 1'b1)   tx_preemphasisctrl_pretap_reg[65:65] <= wire_tx_preemphasisctrl_pretap_reg_d[65:65];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[66:66] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[66:66] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[66:66] == 1'b1)   tx_preemphasisctrl_pretap_reg[66:66] <= wire_tx_preemphasisctrl_pretap_reg_d[66:66];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[67:67] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[67:67] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[67:67] == 1'b1)   tx_preemphasisctrl_pretap_reg[67:67] <= wire_tx_preemphasisctrl_pretap_reg_d[67:67];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[68:68] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[68:68] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[68:68] == 1'b1)   tx_preemphasisctrl_pretap_reg[68:68] <= wire_tx_preemphasisctrl_pretap_reg_d[68:68];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[69:69] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[69:69] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[69:69] == 1'b1)   tx_preemphasisctrl_pretap_reg[69:69] <= wire_tx_preemphasisctrl_pretap_reg_d[69:69];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[70:70] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[70:70] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[70:70] == 1'b1)   tx_preemphasisctrl_pretap_reg[70:70] <= wire_tx_preemphasisctrl_pretap_reg_d[70:70];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[71:71] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[71:71] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[71:71] == 1'b1)   tx_preemphasisctrl_pretap_reg[71:71] <= wire_tx_preemphasisctrl_pretap_reg_d[71:71];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[72:72] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[72:72] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[72:72] == 1'b1)   tx_preemphasisctrl_pretap_reg[72:72] <= wire_tx_preemphasisctrl_pretap_reg_d[72:72];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[73:73] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[73:73] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[73:73] == 1'b1)   tx_preemphasisctrl_pretap_reg[73:73] <= wire_tx_preemphasisctrl_pretap_reg_d[73:73];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[74:74] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[74:74] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[74:74] == 1'b1)   tx_preemphasisctrl_pretap_reg[74:74] <= wire_tx_preemphasisctrl_pretap_reg_d[74:74];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[75:75] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[75:75] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[75:75] == 1'b1)   tx_preemphasisctrl_pretap_reg[75:75] <= wire_tx_preemphasisctrl_pretap_reg_d[75:75];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[76:76] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[76:76] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[76:76] == 1'b1)   tx_preemphasisctrl_pretap_reg[76:76] <= wire_tx_preemphasisctrl_pretap_reg_d[76:76];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[77:77] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[77:77] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[77:77] == 1'b1)   tx_preemphasisctrl_pretap_reg[77:77] <= wire_tx_preemphasisctrl_pretap_reg_d[77:77];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[78:78] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[78:78] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[78:78] == 1'b1)   tx_preemphasisctrl_pretap_reg[78:78] <= wire_tx_preemphasisctrl_pretap_reg_d[78:78];
	// synopsys translate_off
	initial
		tx_preemphasisctrl_pretap_reg[79:79] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_preemphasisctrl_pretap_reg[79:79] <= 1'b0;
		else if  (wire_tx_preemphasisctrl_pretap_reg_ena[79:79] == 1'b1)   tx_preemphasisctrl_pretap_reg[79:79] <= wire_tx_preemphasisctrl_pretap_reg_d[79:79];
	assign
		wire_tx_preemphasisctrl_pretap_reg_d = {20{(({4{read_state}} & wire_dprio_dataout[3:0]) | ({4{write_state}} & tx_preemp_0t_wire[3:0]))}};
	assign
		wire_tx_preemphasisctrl_pretap_reg_ena = {{4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[19]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[18]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[17]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[16]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[15]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[14]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[13]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[12]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[11]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[10]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[9]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[8]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[7]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[6]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[5]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[4]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[3]) | (write_word_7c_7f_data_valid & write_state))}}, {4{((
(read_word_7c_7f_data_valid & read_state) & channel_valid[2]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[1]) | (write_word_7c_7f_data_valid & write_state))}}, {4{(((read_word_7c_7f_data_valid & read_state) & channel_valid[0]) | (write_word_7c_7f_data_valid & write_state))}}};
	// synopsys translate_off
	initial
		tx_vodctrl_reg[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[0:0] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[0:0] == 1'b1)   tx_vodctrl_reg[0:0] <= wire_tx_vodctrl_reg_d[0:0];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[1:1] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[1:1] == 1'b1)   tx_vodctrl_reg[1:1] <= wire_tx_vodctrl_reg_d[1:1];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[2:2] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[2:2] == 1'b1)   tx_vodctrl_reg[2:2] <= wire_tx_vodctrl_reg_d[2:2];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[3:3] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[3:3] == 1'b1)   tx_vodctrl_reg[3:3] <= wire_tx_vodctrl_reg_d[3:3];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[4:4] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[4:4] == 1'b1)   tx_vodctrl_reg[4:4] <= wire_tx_vodctrl_reg_d[4:4];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[5:5] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[5:5] == 1'b1)   tx_vodctrl_reg[5:5] <= wire_tx_vodctrl_reg_d[5:5];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[6:6] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[6:6] == 1'b1)   tx_vodctrl_reg[6:6] <= wire_tx_vodctrl_reg_d[6:6];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[7:7] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[7:7] == 1'b1)   tx_vodctrl_reg[7:7] <= wire_tx_vodctrl_reg_d[7:7];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[8:8] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[8:8] == 1'b1)   tx_vodctrl_reg[8:8] <= wire_tx_vodctrl_reg_d[8:8];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[9:9] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[9:9] == 1'b1)   tx_vodctrl_reg[9:9] <= wire_tx_vodctrl_reg_d[9:9];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[10:10] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[10:10] == 1'b1)   tx_vodctrl_reg[10:10] <= wire_tx_vodctrl_reg_d[10:10];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[11:11] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[11:11] == 1'b1)   tx_vodctrl_reg[11:11] <= wire_tx_vodctrl_reg_d[11:11];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[12:12] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[12:12] == 1'b1)   tx_vodctrl_reg[12:12] <= wire_tx_vodctrl_reg_d[12:12];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[13:13] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[13:13] == 1'b1)   tx_vodctrl_reg[13:13] <= wire_tx_vodctrl_reg_d[13:13];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[14:14] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[14:14] == 1'b1)   tx_vodctrl_reg[14:14] <= wire_tx_vodctrl_reg_d[14:14];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[15:15] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[15:15] == 1'b1)   tx_vodctrl_reg[15:15] <= wire_tx_vodctrl_reg_d[15:15];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[16:16] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[16:16] == 1'b1)   tx_vodctrl_reg[16:16] <= wire_tx_vodctrl_reg_d[16:16];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[17:17] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[17:17] == 1'b1)   tx_vodctrl_reg[17:17] <= wire_tx_vodctrl_reg_d[17:17];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[18:18] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[18:18] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[18:18] == 1'b1)   tx_vodctrl_reg[18:18] <= wire_tx_vodctrl_reg_d[18:18];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[19:19] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[19:19] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[19:19] == 1'b1)   tx_vodctrl_reg[19:19] <= wire_tx_vodctrl_reg_d[19:19];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[20:20] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[20:20] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[20:20] == 1'b1)   tx_vodctrl_reg[20:20] <= wire_tx_vodctrl_reg_d[20:20];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[21:21] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[21:21] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[21:21] == 1'b1)   tx_vodctrl_reg[21:21] <= wire_tx_vodctrl_reg_d[21:21];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[22:22] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[22:22] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[22:22] == 1'b1)   tx_vodctrl_reg[22:22] <= wire_tx_vodctrl_reg_d[22:22];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[23:23] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[23:23] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[23:23] == 1'b1)   tx_vodctrl_reg[23:23] <= wire_tx_vodctrl_reg_d[23:23];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[24:24] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[24:24] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[24:24] == 1'b1)   tx_vodctrl_reg[24:24] <= wire_tx_vodctrl_reg_d[24:24];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[25:25] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[25:25] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[25:25] == 1'b1)   tx_vodctrl_reg[25:25] <= wire_tx_vodctrl_reg_d[25:25];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[26:26] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[26:26] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[26:26] == 1'b1)   tx_vodctrl_reg[26:26] <= wire_tx_vodctrl_reg_d[26:26];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[27:27] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[27:27] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[27:27] == 1'b1)   tx_vodctrl_reg[27:27] <= wire_tx_vodctrl_reg_d[27:27];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[28:28] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[28:28] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[28:28] == 1'b1)   tx_vodctrl_reg[28:28] <= wire_tx_vodctrl_reg_d[28:28];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[29:29] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[29:29] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[29:29] == 1'b1)   tx_vodctrl_reg[29:29] <= wire_tx_vodctrl_reg_d[29:29];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[30:30] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[30:30] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[30:30] == 1'b1)   tx_vodctrl_reg[30:30] <= wire_tx_vodctrl_reg_d[30:30];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[31:31] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[31:31] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[31:31] == 1'b1)   tx_vodctrl_reg[31:31] <= wire_tx_vodctrl_reg_d[31:31];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[32:32] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[32:32] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[32:32] == 1'b1)   tx_vodctrl_reg[32:32] <= wire_tx_vodctrl_reg_d[32:32];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[33:33] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[33:33] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[33:33] == 1'b1)   tx_vodctrl_reg[33:33] <= wire_tx_vodctrl_reg_d[33:33];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[34:34] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[34:34] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[34:34] == 1'b1)   tx_vodctrl_reg[34:34] <= wire_tx_vodctrl_reg_d[34:34];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[35:35] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[35:35] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[35:35] == 1'b1)   tx_vodctrl_reg[35:35] <= wire_tx_vodctrl_reg_d[35:35];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[36:36] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[36:36] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[36:36] == 1'b1)   tx_vodctrl_reg[36:36] <= wire_tx_vodctrl_reg_d[36:36];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[37:37] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[37:37] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[37:37] == 1'b1)   tx_vodctrl_reg[37:37] <= wire_tx_vodctrl_reg_d[37:37];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[38:38] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[38:38] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[38:38] == 1'b1)   tx_vodctrl_reg[38:38] <= wire_tx_vodctrl_reg_d[38:38];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[39:39] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[39:39] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[39:39] == 1'b1)   tx_vodctrl_reg[39:39] <= wire_tx_vodctrl_reg_d[39:39];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[40:40] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[40:40] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[40:40] == 1'b1)   tx_vodctrl_reg[40:40] <= wire_tx_vodctrl_reg_d[40:40];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[41:41] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[41:41] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[41:41] == 1'b1)   tx_vodctrl_reg[41:41] <= wire_tx_vodctrl_reg_d[41:41];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[42:42] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[42:42] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[42:42] == 1'b1)   tx_vodctrl_reg[42:42] <= wire_tx_vodctrl_reg_d[42:42];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[43:43] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[43:43] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[43:43] == 1'b1)   tx_vodctrl_reg[43:43] <= wire_tx_vodctrl_reg_d[43:43];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[44:44] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[44:44] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[44:44] == 1'b1)   tx_vodctrl_reg[44:44] <= wire_tx_vodctrl_reg_d[44:44];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[45:45] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[45:45] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[45:45] == 1'b1)   tx_vodctrl_reg[45:45] <= wire_tx_vodctrl_reg_d[45:45];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[46:46] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[46:46] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[46:46] == 1'b1)   tx_vodctrl_reg[46:46] <= wire_tx_vodctrl_reg_d[46:46];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[47:47] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[47:47] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[47:47] == 1'b1)   tx_vodctrl_reg[47:47] <= wire_tx_vodctrl_reg_d[47:47];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[48:48] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[48:48] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[48:48] == 1'b1)   tx_vodctrl_reg[48:48] <= wire_tx_vodctrl_reg_d[48:48];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[49:49] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[49:49] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[49:49] == 1'b1)   tx_vodctrl_reg[49:49] <= wire_tx_vodctrl_reg_d[49:49];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[50:50] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[50:50] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[50:50] == 1'b1)   tx_vodctrl_reg[50:50] <= wire_tx_vodctrl_reg_d[50:50];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[51:51] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[51:51] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[51:51] == 1'b1)   tx_vodctrl_reg[51:51] <= wire_tx_vodctrl_reg_d[51:51];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[52:52] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[52:52] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[52:52] == 1'b1)   tx_vodctrl_reg[52:52] <= wire_tx_vodctrl_reg_d[52:52];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[53:53] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[53:53] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[53:53] == 1'b1)   tx_vodctrl_reg[53:53] <= wire_tx_vodctrl_reg_d[53:53];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[54:54] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[54:54] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[54:54] == 1'b1)   tx_vodctrl_reg[54:54] <= wire_tx_vodctrl_reg_d[54:54];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[55:55] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[55:55] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[55:55] == 1'b1)   tx_vodctrl_reg[55:55] <= wire_tx_vodctrl_reg_d[55:55];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[56:56] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[56:56] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[56:56] == 1'b1)   tx_vodctrl_reg[56:56] <= wire_tx_vodctrl_reg_d[56:56];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[57:57] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[57:57] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[57:57] == 1'b1)   tx_vodctrl_reg[57:57] <= wire_tx_vodctrl_reg_d[57:57];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[58:58] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[58:58] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[58:58] == 1'b1)   tx_vodctrl_reg[58:58] <= wire_tx_vodctrl_reg_d[58:58];
	// synopsys translate_off
	initial
		tx_vodctrl_reg[59:59] = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) tx_vodctrl_reg[59:59] <= 1'b0;
		else if  (wire_tx_vodctrl_reg_ena[59:59] == 1'b1)   tx_vodctrl_reg[59:59] <= wire_tx_vodctrl_reg_d[59:59];
	assign
		wire_tx_vodctrl_reg_d = {20{(({3{read_state}} & {((wire_dprio_dataout[14] & wire_dprio_dataout[13]) | (wire_dprio_dataout[15] & (~ wire_dprio_dataout[14]))), ((wire_dprio_dataout[14] & (~ wire_dprio_dataout[13])) | (wire_dprio_dataout[15] & (~ wire_dprio_dataout[14]))), (((~ wire_dprio_dataout[14]) & wire_dprio_dataout[13]) | (wire_dprio_dataout[15] & wire_dprio_dataout[14]))}) | ({3{write_state}} & tx_vodctrl))}};
	assign
		wire_tx_vodctrl_reg_ena = {{3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[19]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[18]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[17]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[16]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[15]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[14]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[13]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[12]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[11]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[10]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[9]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[8]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[7]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[6]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[5]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[4]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[3]) | (write_word_vodctrl_data_valid
 & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[2]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[1]) | (write_word_vodctrl_data_valid & write_state))}}, {3{(((read_word_vodctrl_data_valid & read_state) & channel_valid[0]) | (write_word_vodctrl_data_valid & write_state))}}};
	// synopsys translate_off
	initial
		wr_addr_inc_reg = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) wr_addr_inc_reg <= 1'b0;
		else  wr_addr_inc_reg <= (wr_pulse | (((~ wr_pulse) & (~ rd_pulse)) & wr_addr_inc_reg));
	// synopsys translate_off
	initial
		wr_rd_pulse_reg = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  posedge reconfig_reset_all)
		if (reconfig_reset_all == 1'b1) wr_rd_pulse_reg <= 1'b0;
		else if  (wire_wr_rd_pulse_reg_ena == 1'b1) 
			if (wire_wr_rd_pulse_reg_sclr == 1'b1) wr_rd_pulse_reg <= 1'b0;
			else  wr_rd_pulse_reg <= (~ wr_rd_pulse_reg);
	assign
		wire_wr_rd_pulse_reg_ena = (dprio_pulse & (~ read_state)),
		wire_wr_rd_pulse_reg_sclr = ((((reset_system | (is_tier_1 & mif_reconfig_done)) | (is_diff_mif & write_done)) | reset_addr_done) | is_illegal_reg_out);
	// synopsys translate_off
	initial
		wren_data_reg = 0;
	// synopsys translate_on
	always @ ( posedge reconfig_clk or  negedge wire_wren_data_reg_clrn)
		if (wire_wren_data_reg_clrn == 1'b0) wren_data_reg <= 1'b0;
		else if  (wire_wren_data_reg_ena == 1'b1)   wren_data_reg <= rd_pulse;
	assign
		wire_wren_data_reg_ena = ((rd_pulse & is_tier_1) & ((~ is_diff_mif) | (is_diff_mif & diff_mif_wr_rd_busy))),
		wire_wren_data_reg_clrn = (~ (write_done | reconfig_reset_all));
	lpm_add_sub   add_sub1
	( 
	.add_sub(tx_preemp_0t[4]),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t[3:0]),
	.overflow(),
	.result(wire_add_sub1_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub1.lpm_width = 4,
		add_sub1.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub10
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[0])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[3:0]),
	.overflow(),
	.result(wire_add_sub10_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub10.lpm_width = 4,
		add_sub10.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub11
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[1])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[7:4]),
	.overflow(),
	.result(wire_add_sub11_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub11.lpm_width = 4,
		add_sub11.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub12
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[2])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[11:8]),
	.overflow(),
	.result(wire_add_sub12_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub12.lpm_width = 4,
		add_sub12.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub13
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[3])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[15:12]),
	.overflow(),
	.result(wire_add_sub13_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub13.lpm_width = 4,
		add_sub13.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub14
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[4])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[19:16]),
	.overflow(),
	.result(wire_add_sub14_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub14.lpm_width = 4,
		add_sub14.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub15
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[5])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[23:20]),
	.overflow(),
	.result(wire_add_sub15_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub15.lpm_width = 4,
		add_sub15.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub16
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[6])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[27:24]),
	.overflow(),
	.result(wire_add_sub16_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub16.lpm_width = 4,
		add_sub16.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub17
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[7])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[31:28]),
	.overflow(),
	.result(wire_add_sub17_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub17.lpm_width = 4,
		add_sub17.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub18
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[8])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[35:32]),
	.overflow(),
	.result(wire_add_sub18_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub18.lpm_width = 4,
		add_sub18.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub19
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[9])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[39:36]),
	.overflow(),
	.result(wire_add_sub19_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub19.lpm_width = 4,
		add_sub19.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub2
	( 
	.add_sub(tx_preemp_2t[4]),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t[3:0]),
	.overflow(),
	.result(wire_add_sub2_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub2.lpm_width = 4,
		add_sub2.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub20
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[10])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[43:40]),
	.overflow(),
	.result(wire_add_sub20_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub20.lpm_width = 4,
		add_sub20.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub21
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[11])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[47:44]),
	.overflow(),
	.result(wire_add_sub21_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub21.lpm_width = 4,
		add_sub21.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub22
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[12])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[51:48]),
	.overflow(),
	.result(wire_add_sub22_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub22.lpm_width = 4,
		add_sub22.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub23
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[13])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[55:52]),
	.overflow(),
	.result(wire_add_sub23_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub23.lpm_width = 4,
		add_sub23.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub24
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[14])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[59:56]),
	.overflow(),
	.result(wire_add_sub24_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub24.lpm_width = 4,
		add_sub24.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub25
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[15])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[63:60]),
	.overflow(),
	.result(wire_add_sub25_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub25.lpm_width = 4,
		add_sub25.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub26
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[16])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[67:64]),
	.overflow(),
	.result(wire_add_sub26_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub26.lpm_width = 4,
		add_sub26.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub27
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[17])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[71:68]),
	.overflow(),
	.result(wire_add_sub27_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub27.lpm_width = 4,
		add_sub27.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub28
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[18])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[75:72]),
	.overflow(),
	.result(wire_add_sub28_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub28.lpm_width = 4,
		add_sub28.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub29
	( 
	.add_sub((~ tx_preemp_0t_inv_reg[19])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_0t_out_wire[79:76]),
	.overflow(),
	.result(wire_add_sub29_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub29.lpm_width = 4,
		add_sub29.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub30
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[0])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[3:0]),
	.overflow(),
	.result(wire_add_sub30_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub30.lpm_width = 4,
		add_sub30.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub31
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[1])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[7:4]),
	.overflow(),
	.result(wire_add_sub31_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub31.lpm_width = 4,
		add_sub31.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub32
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[2])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[11:8]),
	.overflow(),
	.result(wire_add_sub32_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub32.lpm_width = 4,
		add_sub32.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub33
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[3])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[15:12]),
	.overflow(),
	.result(wire_add_sub33_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub33.lpm_width = 4,
		add_sub33.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub34
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[4])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[19:16]),
	.overflow(),
	.result(wire_add_sub34_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub34.lpm_width = 4,
		add_sub34.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub35
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[5])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[23:20]),
	.overflow(),
	.result(wire_add_sub35_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub35.lpm_width = 4,
		add_sub35.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub36
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[6])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[27:24]),
	.overflow(),
	.result(wire_add_sub36_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub36.lpm_width = 4,
		add_sub36.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub37
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[7])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[31:28]),
	.overflow(),
	.result(wire_add_sub37_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub37.lpm_width = 4,
		add_sub37.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub38
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[8])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[35:32]),
	.overflow(),
	.result(wire_add_sub38_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub38.lpm_width = 4,
		add_sub38.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub39
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[9])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[39:36]),
	.overflow(),
	.result(wire_add_sub39_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub39.lpm_width = 4,
		add_sub39.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub40
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[10])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[43:40]),
	.overflow(),
	.result(wire_add_sub40_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub40.lpm_width = 4,
		add_sub40.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub41
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[11])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[47:44]),
	.overflow(),
	.result(wire_add_sub41_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub41.lpm_width = 4,
		add_sub41.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub42
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[12])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[51:48]),
	.overflow(),
	.result(wire_add_sub42_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub42.lpm_width = 4,
		add_sub42.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub43
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[13])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[55:52]),
	.overflow(),
	.result(wire_add_sub43_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub43.lpm_width = 4,
		add_sub43.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub44
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[14])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[59:56]),
	.overflow(),
	.result(wire_add_sub44_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub44.lpm_width = 4,
		add_sub44.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub45
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[15])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[63:60]),
	.overflow(),
	.result(wire_add_sub45_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub45.lpm_width = 4,
		add_sub45.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub46
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[16])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[67:64]),
	.overflow(),
	.result(wire_add_sub46_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub46.lpm_width = 4,
		add_sub46.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub47
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[17])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[71:68]),
	.overflow(),
	.result(wire_add_sub47_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub47.lpm_width = 4,
		add_sub47.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub48
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[18])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[75:72]),
	.overflow(),
	.result(wire_add_sub48_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub48.lpm_width = 4,
		add_sub48.lpm_type = "lpm_add_sub";
	lpm_add_sub   add_sub49
	( 
	.add_sub((~ tx_preemp_2t_inv_reg[19])),
	.cout(),
	.dataa({4{1'b0}}),
	.datab(tx_preemp_2t_out_wire[79:76]),
	.overflow(),
	.result(wire_add_sub49_result)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.cin(),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		add_sub49.lpm_width = 4,
		add_sub49.lpm_type = "lpm_add_sub";
	lpm_compare   addr_cmpr
	( 
	.aeb(wire_addr_cmpr_aeb),
	.agb(),
	.ageb(),
	.alb(),
	.aleb(),
	.aneb(),
	.dataa(wire_addr_cntr_q),
	.datab(5'b10011)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		addr_cmpr.lpm_width = 5,
		addr_cmpr.lpm_type = "lpm_compare";
	lpm_compare   cmpr6
	( 
	.aeb(),
	.agb(wire_cmpr6_agb),
	.ageb(),
	.alb(),
	.aleb(),
	.aneb(),
	.dataa(rx_eqctrl[3:0]),
	.datab(4'b1010)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		cmpr6.lpm_width = 4,
		cmpr6.lpm_type = "lpm_compare";
	lpm_compare   cmpr7
	( 
	.aeb(),
	.agb(wire_cmpr7_agb),
	.ageb(),
	.alb(),
	.aleb(),
	.aneb(),
	.dataa(rx_eqctrl[3:0]),
	.datab(4'b0110)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		cmpr7.lpm_width = 4,
		cmpr7.lpm_type = "lpm_compare";
	lpm_compare   cmpr8
	( 
	.aeb(),
	.agb(wire_cmpr8_agb),
	.ageb(),
	.alb(),
	.aleb(),
	.aneb(),
	.dataa(rx_eqctrl[3:0]),
	.datab(4'b0011)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		cmpr8.lpm_width = 4,
		cmpr8.lpm_type = "lpm_compare";
	lpm_compare   cmpr9
	( 
	.aeb(),
	.agb(wire_cmpr9_agb),
	.ageb(),
	.alb(),
	.aleb(),
	.aneb(),
	.dataa(rx_eqctrl[3:0]),
	.datab({4{1'b0}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		cmpr9.lpm_width = 4,
		cmpr9.lpm_type = "lpm_compare";
	lpm_counter   addr_cntr
	( 
	.clock(reconfig_clk),
	.cnt_en((chl_addr_inc & is_analog_control)),
	.cout(),
	.eq(),
	.q(wire_addr_cntr_q)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.aload(1'b0),
	.aset(1'b0),
	.cin(1'b1),
	.clk_en(1'b1),
	.data({5{1'b0}}),
	.sclr(1'b0),
	.sload(1'b0),
	.sset(1'b0),
	.updown(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		addr_cntr.lpm_modulus = 20,
		addr_cntr.lpm_port_updown = "PORT_UNUSED",
		addr_cntr.lpm_width = 5,
		addr_cntr.lpm_type = "lpm_counter";
	lpm_counter   read_addr_cntr
	( 
	.clock(reconfig_clk),
	.cnt_en((read_addr_inc & is_analog_control)),
	.cout(),
	.data({(~ tx_reconfig), {2{1'b0}}}),
	.eq(),
	.q(wire_read_addr_cntr_q),
	.sclr(((read_done | reset_system) | reconfig_reset_all)),
	.sload(((idle_state & read) & (~ tx_reconfig)))
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.aload(1'b0),
	.aset(1'b0),
	.cin(1'b1),
	.clk_en(1'b1),
	.sset(1'b0),
	.updown(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		read_addr_cntr.lpm_modulus = 6,
		read_addr_cntr.lpm_port_updown = "PORT_UNUSED",
		read_addr_cntr.lpm_width = 3,
		read_addr_cntr.lpm_type = "lpm_counter";
	lpm_counter   write_addr_cntr
	( 
	.clock(reconfig_clk),
	.cnt_en(write_addr_inc),
	.cout(),
	.data({(~ tx_reconfig), {2{1'b0}}}),
	.eq(),
	.q(wire_write_addr_cntr_q),
	.sclr(((write_done | reset_system) | reconfig_reset_all)),
	.sload(((idle_state & write_all) & (~ tx_reconfig)))
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.aload(1'b0),
	.aset(1'b0),
	.cin(1'b1),
	.clk_en(1'b1),
	.sset(1'b0),
	.updown(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		write_addr_cntr.lpm_modulus = 6,
		write_addr_cntr.lpm_port_updown = "PORT_UNUSED",
		write_addr_cntr.lpm_width = 3,
		write_addr_cntr.lpm_type = "lpm_counter";
	lpm_decode   chl_addr_decode
	( 
	.data(wire_addr_cntr_q),
	.eq(wire_chl_addr_decode_eq)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0),
	.enable(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		chl_addr_decode.lpm_decodes = 20,
		chl_addr_decode.lpm_width = 5,
		chl_addr_decode.lpm_type = "lpm_decode";
	lpm_decode   reconf_mode_dec
	( 
	.data(reconf_mode_sel_reg),
	.eq(wire_reconf_mode_dec_eq)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.aclr(1'b0),
	.clken(1'b1),
	.clock(1'b0),
	.enable(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		reconf_mode_dec.lpm_decodes = 8,
		reconf_mode_dec.lpm_width = 3,
		reconf_mode_dec.lpm_type = "lpm_decode";
	alt_ntrlkn_reconfig_pmad5_mux_o7a   aeq_ch_done_mux
	( 
	.data(aeq_ch_done),
	.result(wire_aeq_ch_done_mux_result),
	.sel(w350w[4:0]));
	alt_ntrlkn_reconfig_pmad5_mux_96a   dprioout_mux
	( 
	.data(cal_dprioout_wire),
	.result(wire_dprioout_mux_result),
	.sel((({3{cal_busy}} & cal_quad_address[2:0]) | ({3{(~ cal_busy)}} & quad_address[2:0]))));
	assign
		a2gr_dprio_addr = ((write_address & {16{write_state}}) | (read_address & {16{read_state}})),
		a2gr_dprio_data = ((dprio_datain & {16{(~ header_proc)}}) & {16{write_state}}),
		a2gr_dprio_rden = (rd_pulse & ((~ is_diff_mif) | (is_diff_mif & diff_mif_wr_rd_busy))),
		a2gr_dprio_wren = (((wr_pulse & (~ wren_data_reg)) & (~ is_analog_control)) & ((~ is_diff_mif) | (is_diff_mif & diff_mif_wr_rd_busy))),
		a2gr_dprio_wren_data = ((wr_pulse & (wren_data_reg | is_analog_control)) & ((~ is_diff_mif) | (is_diff_mif & diff_mif_wr_rd_busy))),
		adce_busy_state = 1'b0,
		adce_state = (state_mc_reg[0:0] & state_mc_reg[1:1]),
		aeq_ch_done = {20{1'b0}},
		bonded_skip = 1'b0,
		busy = (((((~ is_bonded_reconfig) & busy_state) | (is_bonded_reconfig & (((~ is_table_33) & busy_state) | (is_table_33 & (((~ is_bonded_global_clk_div) & busy_state) | is_bonded_global_clk_div))))) | internal_write_pulse) | cal_busy),
		busy_state = ((((read_state | write_state) | adce_state) | eyemon_busy) | dfe_busy),
		cal_busy = wire_calibration_busy,
		cal_channel_address = wire_calibration_dprio_addr[14:12],
		cal_channel_address_out = address_pres_reg[2:0],
		cal_dprio_address = {wire_calibration_dprio_addr[15], cal_channel_address_out, wire_calibration_dprio_addr[11:0]},
		cal_dprioout_wire = {reconfig_fromgxb[68], reconfig_fromgxb[51], reconfig_fromgxb[34], reconfig_fromgxb[17], reconfig_fromgxb[0]},
		cal_quad_address = wire_calibration_quad_addr,
		cal_testbuses = {reconfig_fromgxb[84:69], reconfig_fromgxb[67:52], reconfig_fromgxb[50:35], reconfig_fromgxb[33:18], reconfig_fromgxb[16:1]},
		channel_address = wire_addr_cntr_q[1:0],
		channel_address_out = (address_pres_reg[1:0] & {2{(~ ((address_pres_reg[2] & address_pres_reg[1]) & address_pres_reg[0]))}}),
		channel_valid = wire_chl_addr_decode_eq,
		chl_addr_inc = ((read_state & dprio_pulse) | ((write_state & dprio_pulse) & write_happened)),
		data_valid = (data_valid_reg & idle_state),
		dfe_busy = 1'b0,
		diff_mif_wr_rd_busy = 1'b0,
		dprio_datain = (((((((dprio_datain_vodctrl & {16{(write_word_vodctrl_data_valid | write_word_vodctrla_data_valid)}}) | (dprio_datain_preemp1t & {16{((write_word_preemp1t_data_valid | write_word_preemp1ta_data_valid) | write_word_preemp1tb_data_valid)}})) | (dprio_datain_64_67 & {16{write_word_64_67_data_valid}})) | ((dprio_datain_68_6B | {16{local_ch_dec}}) & {16{write_word_68_6B_data_valid}})) | (dprio_datain_7c_7f & {16{write_word_7c_7f_data_valid}})) | ((dprio_datain_7c_7f_inv & {16{write_word_7c_7f_inv_data_valid}}) & {16{is_analog_control}})) | ({16{((is_tier_1 | is_tier_2) | is_tx_local_div_ctrl)}} & reconfig_datain)),
		dprio_datain_64_67 = {wire_dprio_dataout[15:11], {rx_eqdcgain[2], (rx_eqdcgain[2] | (rx_eqdcgain[1] & rx_eqdcgain[0])), (rx_eqdcgain[2] | rx_eqdcgain[1]), ((rx_eqdcgain[2] | rx_eqdcgain[1]) | rx_eqdcgain[0])}, wire_dprio_dataout[6:0]},
		dprio_datain_68_6B = {wire_dprio_dataout[15], {{3{wire_cmpr6_agb}}, {3{wire_cmpr7_agb}}, {3{wire_cmpr8_agb}}, {3{wire_cmpr9_agb}}, (((((rx_eqctrl[1] & (~ rx_eqctrl[0])) | (((~ rx_eqctrl[3]) & (~ rx_eqctrl[2])) & rx_eqctrl[1])) | ((rx_eqctrl[2] & (~ rx_eqctrl[1])) & rx_eqctrl[0])) | ((rx_eqctrl[3] & rx_eqctrl[2]) & rx_eqctrl[0])) | ((rx_eqctrl[3] & (~ rx_eqctrl[2])) & (~ rx_eqctrl[1]))), ((rx_eqctrl[1] & (rx_eqctrl[0] ^ (rx_eqctrl[2] ^ rx_eqctrl[3]))) | (((rx_eqctrl[3] & rx_eqctrl[2]) & (~ rx_eqctrl[1])) & (~ rx_eqctrl[0]))), (((((((~ (rx_eqctrl[3] ^ rx_eqctrl[2])) & rx_eqctrl[1]) & rx_eqctrl[0]) | ((rx_eqctrl[2] & rx_eqctrl[1]) & (~ rx_eqctrl[0]))) | ((rx_eqctrl[3] & rx_eqctrl[1]) & (~ rx_eqctrl[0]))) | ((rx_eqctrl[3] & rx_eqctrl[2]) & (~ rx_eqctrl[0]))) | (((rx_eqctrl[3] & (~ rx_eqctrl[2])) & (~ rx_eqctrl[1])) & rx_eqctrl[0]))}},
		dprio_datain_7c_7f = {wire_dprio_dataout[15:8], tx_preemp_2t_wire[3:0], tx_preemp_0t_wire[3:0]},
		dprio_datain_7c_7f_inv = {wire_dprio_dataout[15:5], (~ tx_preemp_0t[4]), (~ tx_preemp_2t[4]), wire_dprio_dataout[2:0]},
		dprio_datain_preemp1t = {tx_preemp_1t, wire_dprio_dataout[10:0]},
		dprio_datain_vodctrl = {{((tx_vodctrl[2] & tx_vodctrl[1]) | (tx_vodctrl[0] & (tx_vodctrl[2] ^ tx_vodctrl[1]))), (tx_vodctrl[2] ^ tx_vodctrl[1]), ((tx_vodctrl[2] & (~ tx_vodctrl[1])) | (tx_vodctrl[0] & (~ (tx_vodctrl[2] ^ tx_vodctrl[1]))))}, wire_dprio_dataout[12:0]},
		dprio_pulse = ((dprio_pulse_reg ^ wire_dprio_busy) & (~ wire_dprio_busy)),
		en_read_trigger = legal_rd_mode_type,
		en_write_trigger = legal_wr_mode_type,
		eyemon_busy = 1'b0,
		header_proc = 1'b0,
		idle_state = ((~ state_mc_reg[0:0]) & (~ state_mc_reg[1:1])),
		internal_write_pulse = 1'b0,
		is_adce = ((((is_adce_single_control | is_adce_all_control) | is_adce_continuous_single_control) | is_adce_one_time_single_control) | is_adce_standby_single_control),
		is_adce_all_control = 1'b0,
		is_adce_continuous_single_control = 1'b0,
		is_adce_one_time_single_control = 1'b0,
		is_adce_single_control = 1'b0,
		is_adce_standby_single_control = 1'b0,
		is_analog_control = wire_reconf_mode_dec_eq[0],
		is_bonded_global_clk_div = 1'b0,
		is_bonded_reconfig = 1'b0,
		is_central_pcs = 1'b0,
		is_cruclk_addr0 = 1'b0,
		is_diff_mif = 1'b0,
		is_do_dfe = 1'b0,
		is_do_eyemon = 1'b0,
		is_illegal_reg_d = 1'b0,
		is_illegal_reg_out = 1'b0,
		is_pll_address = 1'b0,
		is_protected_bit = 1'b0,
		is_rcxpat_chnl_en_ch = 1'b0,
		is_table_33 = 1'b0,
		is_table_59 = 1'b0,
		is_table_61 = 1'b0,
		is_tier_1 = 1'b0,
		is_tier_2 = 1'b0,
		is_tx_local_div_ctrl = 1'b0,
		legal_rd_mode_type = ((~ reconfig_mode_sel[2]) & ((~ reconfig_mode_sel[1]) & (~ reconfig_mode_sel[0]))),
		legal_wr_mode_type = ((reconfig_mode_sel[2] | (((~ reconfig_mode_sel[2]) & reconfig_mode_sel[1]) & (~ reconfig_mode_sel[0]))) | ((~ reconfig_mode_sel[2]) & (~ reconfig_mode_sel[1]))),
		local_ch_dec = wire_aeq_ch_done_mux_result,
		logical_pll_sel_num = {2{1'b0}},
		mif_reconfig_done = 1'b0,
		offset_cancellation_reset = 1'b0,
		quad_address = {{6{1'b0}}, wire_addr_cntr_q[4:2]},
		quad_address_out = address_pres_reg[11:3],
		rd_pulse = ((((((~ dprio_pulse) & (~ write_done)) & (~ wr_rd_pulse_reg)) & (write_state & (((~ header_proc) & (~ reset_reconf_addr)) & ((~ is_tier_1) | (is_tier_1 & (((((is_rcxpat_chnl_en_ch | is_cruclk_addr0) | write_skip) | bonded_skip) | is_protected_bit) | is_global_clk_div_mode)))))) | ((read_state & (~ dprio_pulse)) & (~ read_done))) & (~ is_illegal_reg_d)),
		read_addr_inc = ((wire_addr_cmpr_aeb & read_state) & dprio_pulse),
		read_address = {1'b0, address_pres_reg[2], channel_address_out, 1'b1, wire_read_addr_cntr_q[2], {6{1'b0}}, (wire_read_addr_cntr_q[2] & wire_read_addr_cntr_q[0]), 1'b0, (wire_read_addr_cntr_q[1] | (wire_read_addr_cntr_q[0] & wire_read_addr_cntr_q[2])), wire_read_addr_cntr_q[0]},
		read_done = (((read_word_done & read_addr_inc) | (is_illegal_reg_out & read_state)) | reset_system),
		read_state = (state_mc_reg[0:0] & (~ state_mc_reg[1:1])),
		read_word_64_67_data_valid = (((dprio_pulse & wire_read_addr_cntr_q[2]) & (~ wire_read_addr_cntr_q[1])) & (~ wire_read_addr_cntr_q[0])),
		read_word_68_6B_data_valid = (((dprio_pulse & wire_read_addr_cntr_q[2]) & (~ wire_read_addr_cntr_q[1])) & wire_read_addr_cntr_q[0]),
		read_word_7c_7f_data_valid = (((dprio_pulse & (~ wire_read_addr_cntr_q[2])) & wire_read_addr_cntr_q[1]) & (~ wire_read_addr_cntr_q[0])),
		read_word_7c_7f_inv_data_valid = (((dprio_pulse & (~ wire_read_addr_cntr_q[2])) & wire_read_addr_cntr_q[1]) & wire_read_addr_cntr_q[0]),
		read_word_done = ((read_word_68_6B_data_valid & rx_reconfig) | (read_word_7c_7f_inv_data_valid & (~ rx_reconfig))),
		read_word_preemp_1t_data_valid = (((dprio_pulse & (~ wire_read_addr_cntr_q[2])) & (~ wire_read_addr_cntr_q[1])) & wire_read_addr_cntr_q[0]),
		read_word_vodctrl_data_valid = (((dprio_pulse & (~ wire_read_addr_cntr_q[2])) & (~ wire_read_addr_cntr_q[1])) & (~ wire_read_addr_cntr_q[0])),
		reconfig_datain = {16{1'b0}},
		reconfig_reset_all = 1'b0,
		reconfig_togxb = {wire_calibration_busy, wire_dprio_dprioload, wire_dprio_dpriodisable, wire_dprio_dprioin},
		reset_addr_done = reconfig_reset_all,
		reset_reconf_addr = 1'b0,
		reset_system = 1'b0,
		rx_eqctrl_out = rx_eqctrl_reg,
		rx_eqdcgain_out = rx_equalizer_dcgain_reg,
		rx_reconfig = 1'b1,
		s0_to_0 = ((idle_state & write_all_int) | read_done),
		s0_to_1 = (((idle_state & (read & en_read_trigger)) & (~ write_state)) & (~ write_all_int)),
		s0_to_2 = ((idle_state & ((is_adce | is_do_eyemon) | is_do_dfe)) & ((write_all & ((~ is_bonded_reconfig) | (is_bonded_reconfig & (~ is_bonded_global_clk_div)))) | (is_bonded_reconfig & is_bonded_global_clk_div))),
		s1_to_0 = (((idle_state & (read & en_read_trigger)) & (~ write_state)) | write_done),
		s1_to_1 = (idle_state & write_all_int),
		s2_to_0 = (adce_state & (~ ((adce_busy_state | eyemon_busy) | dfe_busy))),
		start = 1'b0,
		state_mc_reg_in = {((s0_to_2 | s1_to_1) | ((((~ s2_to_0) & (~ s1_to_1)) & (~ s1_to_0)) & state_mc_reg[1])), ((s0_to_2 | s0_to_1) | ((((~ s2_to_0) & (~ s0_to_1)) & (~ s0_to_0)) & state_mc_reg[0]))},
		transceiver_init = 1'b0,
		tx_preemp_0t_out = {(~ tx_preemp_0t_inv_reg[19]), wire_add_sub29_result, (~ tx_preemp_0t_inv_reg[18]), wire_add_sub28_result, (~ tx_preemp_0t_inv_reg[17]), wire_add_sub27_result, (~ tx_preemp_0t_inv_reg[16]), wire_add_sub26_result, (~ tx_preemp_0t_inv_reg[15]), wire_add_sub25_result, (~ tx_preemp_0t_inv_reg[14]), wire_add_sub24_result, (~ tx_preemp_0t_inv_reg[13]), wire_add_sub23_result, (~ tx_preemp_0t_inv_reg[12]), wire_add_sub22_result, (~ tx_preemp_0t_inv_reg[11]), wire_add_sub21_result, (~ tx_preemp_0t_inv_reg[10]), wire_add_sub20_result, (~ tx_preemp_0t_inv_reg[9]), wire_add_sub19_result, (~ tx_preemp_0t_inv_reg[8]), wire_add_sub18_result, (~ tx_preemp_0t_inv_reg[7]), wire_add_sub17_result, (~ tx_preemp_0t_inv_reg[6]), wire_add_sub16_result, (~ tx_preemp_0t_inv_reg[5]), wire_add_sub15_result, (~ tx_preemp_0t_inv_reg[4]), wire_add_sub14_result, (~ tx_preemp_0t_inv_reg[3]), wire_add_sub13_result, (~ tx_preemp_0t_inv_reg[2]), wire_add_sub12_result, (~ tx_preemp_0t_inv_reg[1]), wire_add_sub11_result, (~ tx_preemp_0t_inv_reg[0]), wire_add_sub10_result},
		tx_preemp_0t_out_wire = tx_preemphasisctrl_pretap_reg,
		tx_preemp_0t_wire = wire_add_sub1_result,
		tx_preemp_1t_out = tx_preemphasisctrl_1stposttap_reg,
		tx_preemp_2t_out = {(~ tx_preemp_2t_inv_reg[19]), wire_add_sub49_result, (~ tx_preemp_2t_inv_reg[18]), wire_add_sub48_result, (~ tx_preemp_2t_inv_reg[17]), wire_add_sub47_result, (~ tx_preemp_2t_inv_reg[16]), wire_add_sub46_result, (~ tx_preemp_2t_inv_reg[15]), wire_add_sub45_result, (~ tx_preemp_2t_inv_reg[14]), wire_add_sub44_result, (~ tx_preemp_2t_inv_reg[13]), wire_add_sub43_result, (~ tx_preemp_2t_inv_reg[12]), wire_add_sub42_result, (~ tx_preemp_2t_inv_reg[11]), wire_add_sub41_result, (~ tx_preemp_2t_inv_reg[10]), wire_add_sub40_result, (~ tx_preemp_2t_inv_reg[9]), wire_add_sub39_result, (~ tx_preemp_2t_inv_reg[8]), wire_add_sub38_result, (~ tx_preemp_2t_inv_reg[7]), wire_add_sub37_result, (~ tx_preemp_2t_inv_reg[6]), wire_add_sub36_result, (~ tx_preemp_2t_inv_reg[5]), wire_add_sub35_result, (~ tx_preemp_2t_inv_reg[4]), wire_add_sub34_result, (~ tx_preemp_2t_inv_reg[3]), wire_add_sub33_result, (~ tx_preemp_2t_inv_reg[2]), wire_add_sub32_result, (~ tx_preemp_2t_inv_reg[1]), wire_add_sub31_result, (~ tx_preemp_2t_inv_reg[0]), wire_add_sub30_result},
		tx_preemp_2t_out_wire = tx_preemphasisctrl_2ndposttap_reg,
		tx_preemp_2t_wire = wire_add_sub2_result,
		tx_reconfig = 1'b1,
		tx_vodctrl_out = tx_vodctrl_reg,
		w350w = {quad_address, channel_address},
		w_rx_eqa587w = wire_dprio_dataout[14:12],
		w_rx_eqb586w = wire_dprio_dataout[11:9],
		w_rx_eqc585w = wire_dprio_dataout[8:6],
		w_rx_eqd584w = wire_dprio_dataout[5:3],
		w_rx_eqv588w = wire_dprio_dataout[2:0],
		wr_pulse = ((((write_state & (~ dprio_pulse)) & (~ write_done)) & ((wr_rd_pulse_reg & ((~ is_tier_1) | ((is_tier_1 & (~ header_proc)) & (((((is_rcxpat_chnl_en_ch | is_cruclk_addr0) | write_skip) | bonded_skip) | is_protected_bit) | is_global_clk_div_mode)))) | ((is_tier_1 & (~ header_proc)) & ((((((~ is_rcxpat_chnl_en_ch) & (~ is_cruclk_addr0)) & (~ write_skip)) & (~ bonded_skip)) & (~ is_protected_bit)) & (~ is_global_clk_div_mode))))) & (~ is_illegal_reg_d)),
		write_addr_inc = (((wire_addr_cmpr_aeb & write_state) & dprio_pulse) & write_happened),
		write_address = {1'b0, address_pres_reg[2], channel_address_out, 1'b1, wire_write_addr_cntr_q[2], {6{1'b0}}, (wire_write_addr_cntr_q[2] & wire_write_addr_cntr_q[0]), 1'b0, (wire_write_addr_cntr_q[1] | (wire_write_addr_cntr_q[0] & wire_write_addr_cntr_q[2])), wire_write_addr_cntr_q[0]},
		write_all_int = (((write_all & ((~ is_bonded_reconfig) | (is_bonded_reconfig & (~ is_bonded_global_clk_div)))) | (is_bonded_reconfig & is_bonded_global_clk_div)) & en_write_trigger),
		write_done = ((((write_word_done & write_addr_inc) & write_happened) | (is_illegal_reg_out & write_state)) | reset_system),
		write_happened = wr_addr_inc_reg,
		write_skip = 1'b0,
		write_state = ((~ state_mc_reg[0:0]) & state_mc_reg[1:1]),
		write_word_64_67_data_valid = ((wire_write_addr_cntr_q[2] & (~ wire_write_addr_cntr_q[1])) & (~ wire_write_addr_cntr_q[0])),
		write_word_68_6B_data_valid = ((wire_write_addr_cntr_q[2] & (~ wire_write_addr_cntr_q[1])) & wire_write_addr_cntr_q[0]),
		write_word_7c_7f_data_valid = (((~ wire_write_addr_cntr_q[2]) & wire_write_addr_cntr_q[1]) & (~ wire_write_addr_cntr_q[0])),
		write_word_7c_7f_inv_data_valid = (((~ wire_write_addr_cntr_q[2]) & wire_write_addr_cntr_q[1]) & wire_write_addr_cntr_q[0]),
		write_word_done = (dprio_pulse & ((write_word_68_6B_data_valid & rx_reconfig) | (write_word_7c_7f_inv_data_valid & (~ rx_reconfig)))),
		write_word_preemp1t_data_valid = (((~ wire_write_addr_cntr_q[2]) & (~ wire_write_addr_cntr_q[1])) & wire_write_addr_cntr_q[0]),
		write_word_preemp1ta_data_valid = 1'b0,
		write_word_preemp1tb_data_valid = 1'b0,
		write_word_vodctrl_data_valid = (((~ wire_write_addr_cntr_q[2]) & (~ wire_write_addr_cntr_q[1])) & (~ wire_write_addr_cntr_q[0])),
		write_word_vodctrla_data_valid = 1'b0;
endmodule //alt_ntrlkn_reconfig_pmad5_alt2gxb_reconfig_hnn1
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module alt_ntrlkn_reconfig_pmad5 (
	read,
	reconfig_clk,
	reconfig_fromgxb,
	rx_eqctrl,
	rx_eqdcgain,
	tx_preemp_0t,
	tx_preemp_1t,
	tx_preemp_2t,
	tx_vodctrl,
	write_all,
	busy,
	data_valid,
	reconfig_togxb,
	rx_eqctrl_out,
	rx_eqdcgain_out,
	tx_preemp_0t_out,
	tx_preemp_1t_out,
	tx_preemp_2t_out,
	tx_vodctrl_out)/* synthesis synthesis_clearbox = 2 */;

	input	  read;
	input	  reconfig_clk;
	input	[84:0]  reconfig_fromgxb;
	input	[3:0]  rx_eqctrl;
	input	[2:0]  rx_eqdcgain;
	input	[4:0]  tx_preemp_0t;
	input	[4:0]  tx_preemp_1t;
	input	[4:0]  tx_preemp_2t;
	input	[2:0]  tx_vodctrl;
	input	  write_all;
	output	  busy;
	output	  data_valid;
	output	[3:0]  reconfig_togxb;
	output	[79:0]  rx_eqctrl_out;
	output	[59:0]  rx_eqdcgain_out;
	output	[99:0]  tx_preemp_0t_out;
	output	[99:0]  tx_preemp_1t_out;
	output	[99:0]  tx_preemp_2t_out;
	output	[59:0]  tx_vodctrl_out;

	wire [3:0] sub_wire0;
	wire [99:0] sub_wire1;
	wire [59:0] sub_wire2;
	wire  sub_wire3;
	wire [99:0] sub_wire4;
	wire  sub_wire5;
	wire [79:0] sub_wire6;
	wire [99:0] sub_wire7;
	wire [59:0] sub_wire8;
	wire [2:0] sub_wire9 = 3'h0;
	wire [3:0] reconfig_togxb = sub_wire0[3:0];
	wire [99:0] tx_preemp_2t_out = sub_wire1[99:0];
	wire [59:0] tx_vodctrl_out = sub_wire2[59:0];
	wire  data_valid = sub_wire3;
	wire [99:0] tx_preemp_0t_out = sub_wire4[99:0];
	wire  busy = sub_wire5;
	wire [79:0] rx_eqctrl_out = sub_wire6[79:0];
	wire [99:0] tx_preemp_1t_out = sub_wire7[99:0];
	wire [59:0] rx_eqdcgain_out = sub_wire8[59:0];

	alt_ntrlkn_reconfig_pmad5_alt2gxb_reconfig_hnn1	alt_ntrlkn_reconfig_pmad5_alt2gxb_reconfig_hnn1_component (
				.tx_preemp_1t (tx_preemp_1t),
				.reconfig_fromgxb (reconfig_fromgxb),
				.rx_eqdcgain (rx_eqdcgain),
				.tx_preemp_2t (tx_preemp_2t),
				.tx_vodctrl (tx_vodctrl),
				.reconfig_clk (reconfig_clk),
				.tx_preemp_0t (tx_preemp_0t),
				.write_all (write_all),
				.read (read),
				.reconfig_mode_sel (sub_wire9),
				.rx_eqctrl (rx_eqctrl),
				.reconfig_togxb (sub_wire0),
				.tx_preemp_2t_out (sub_wire1),
				.tx_vodctrl_out (sub_wire2),
				.data_valid (sub_wire3),
				.tx_preemp_0t_out (sub_wire4),
				.busy (sub_wire5),
				.rx_eqctrl_out (sub_wire6),
				.tx_preemp_1t_out (sub_wire7),
				.rx_eqdcgain_out (sub_wire8))/* synthesis synthesis_clearbox=2
	 clearbox_macroname = alt2gxb_reconfig
	 clearbox_defparam = "base_port_width=1;cbx_blackbox_list=-lpm_mux;enable_chl_addr_for_analog_ctrl=FALSE;intended_device_family=Stratix IV;number_of_channels=20;number_of_reconfig_ports=5;read_base_port_width=20;rx_eqdcgain_port_width=3;tx_preemp_port_width=5;enable_buf_cal=true;reconfig_fromgxb_width=85;reconfig_togxb_width=4;" */;

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADCE NUMERIC "0"
// Retrieval info: PRIVATE: CMU_PLL NUMERIC "0"
// Retrieval info: PRIVATE: DATA_RATE NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Stratix IV"
// Retrieval info: PRIVATE: PMA NUMERIC "1"
// Retrieval info: PRIVATE: PROTO_SWITCH NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
// Retrieval info: CONSTANT: BASE_PORT_WIDTH NUMERIC "1"
// Retrieval info: CONSTANT: CBX_BLACKBOX_LIST STRING "-lpm_mux"
// Retrieval info: CONSTANT: ENABLE_CHL_ADDR_FOR_ANALOG_CTRL STRING "FALSE"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Stratix IV"
// Retrieval info: CONSTANT: NUMBER_OF_CHANNELS NUMERIC "20"
// Retrieval info: CONSTANT: NUMBER_OF_RECONFIG_PORTS NUMERIC "5"
// Retrieval info: CONSTANT: READ_BASE_PORT_WIDTH NUMERIC "20"
// Retrieval info: CONSTANT: RX_EQDCGAIN_PORT_WIDTH NUMERIC "3"
// Retrieval info: CONSTANT: TX_PREEMP_PORT_WIDTH NUMERIC "5"
// Retrieval info: CONSTANT: enable_buf_cal STRING "true"
// Retrieval info: CONSTANT: reconfig_fromgxb_width NUMERIC "85"
// Retrieval info: CONSTANT: reconfig_togxb_width NUMERIC "4"
// Retrieval info: USED_PORT: busy 0 0 0 0 OUTPUT NODEFVAL "busy"
// Retrieval info: USED_PORT: data_valid 0 0 0 0 OUTPUT NODEFVAL "data_valid"
// Retrieval info: USED_PORT: read 0 0 0 0 INPUT NODEFVAL "read"
// Retrieval info: USED_PORT: reconfig_clk 0 0 0 0 INPUT NODEFVAL "reconfig_clk"
// Retrieval info: USED_PORT: reconfig_fromgxb 0 0 85 0 INPUT NODEFVAL "reconfig_fromgxb[84..0]"
// Retrieval info: USED_PORT: reconfig_togxb 0 0 4 0 OUTPUT NODEFVAL "reconfig_togxb[3..0]"
// Retrieval info: USED_PORT: rx_eqctrl 0 0 4 0 INPUT NODEFVAL "rx_eqctrl[3..0]"
// Retrieval info: USED_PORT: rx_eqctrl_out 0 0 80 0 OUTPUT NODEFVAL "rx_eqctrl_out[79..0]"
// Retrieval info: USED_PORT: rx_eqdcgain 0 0 3 0 INPUT NODEFVAL "rx_eqdcgain[2..0]"
// Retrieval info: USED_PORT: rx_eqdcgain_out 0 0 60 0 OUTPUT NODEFVAL "rx_eqdcgain_out[59..0]"
// Retrieval info: USED_PORT: tx_preemp_0t 0 0 5 0 INPUT NODEFVAL "tx_preemp_0t[4..0]"
// Retrieval info: USED_PORT: tx_preemp_0t_out 0 0 100 0 OUTPUT NODEFVAL "tx_preemp_0t_out[99..0]"
// Retrieval info: USED_PORT: tx_preemp_1t 0 0 5 0 INPUT NODEFVAL "tx_preemp_1t[4..0]"
// Retrieval info: USED_PORT: tx_preemp_1t_out 0 0 100 0 OUTPUT NODEFVAL "tx_preemp_1t_out[99..0]"
// Retrieval info: USED_PORT: tx_preemp_2t 0 0 5 0 INPUT NODEFVAL "tx_preemp_2t[4..0]"
// Retrieval info: USED_PORT: tx_preemp_2t_out 0 0 100 0 OUTPUT NODEFVAL "tx_preemp_2t_out[99..0]"
// Retrieval info: USED_PORT: tx_vodctrl 0 0 3 0 INPUT NODEFVAL "tx_vodctrl[2..0]"
// Retrieval info: USED_PORT: tx_vodctrl_out 0 0 60 0 OUTPUT NODEFVAL "tx_vodctrl_out[59..0]"
// Retrieval info: USED_PORT: write_all 0 0 0 0 INPUT NODEFVAL "write_all"
// Retrieval info: CONNECT: @read 0 0 0 0 read 0 0 0 0
// Retrieval info: CONNECT: @reconfig_clk 0 0 0 0 reconfig_clk 0 0 0 0
// Retrieval info: CONNECT: @reconfig_fromgxb 0 0 85 0 reconfig_fromgxb 0 0 85 0
// Retrieval info: CONNECT: @reconfig_mode_sel 0 0 3 0 GND 0 0 3 0
// Retrieval info: CONNECT: @rx_eqctrl 0 0 4 0 rx_eqctrl 0 0 4 0
// Retrieval info: CONNECT: @rx_eqdcgain 0 0 3 0 rx_eqdcgain 0 0 3 0
// Retrieval info: CONNECT: @tx_preemp_0t 0 0 5 0 tx_preemp_0t 0 0 5 0
// Retrieval info: CONNECT: @tx_preemp_1t 0 0 5 0 tx_preemp_1t 0 0 5 0
// Retrieval info: CONNECT: @tx_preemp_2t 0 0 5 0 tx_preemp_2t 0 0 5 0
// Retrieval info: CONNECT: @tx_vodctrl 0 0 3 0 tx_vodctrl 0 0 3 0
// Retrieval info: CONNECT: @write_all 0 0 0 0 write_all 0 0 0 0
// Retrieval info: CONNECT: busy 0 0 0 0 @busy 0 0 0 0
// Retrieval info: CONNECT: data_valid 0 0 0 0 @data_valid 0 0 0 0
// Retrieval info: CONNECT: reconfig_togxb 0 0 4 0 @reconfig_togxb 0 0 4 0
// Retrieval info: CONNECT: rx_eqctrl_out 0 0 80 0 @rx_eqctrl_out 0 0 80 0
// Retrieval info: CONNECT: rx_eqdcgain_out 0 0 60 0 @rx_eqdcgain_out 0 0 60 0
// Retrieval info: CONNECT: tx_preemp_0t_out 0 0 100 0 @tx_preemp_0t_out 0 0 100 0
// Retrieval info: CONNECT: tx_preemp_1t_out 0 0 100 0 @tx_preemp_1t_out 0 0 100 0
// Retrieval info: CONNECT: tx_preemp_2t_out 0 0 100 0 @tx_preemp_2t_out 0 0 100 0
// Retrieval info: CONNECT: tx_vodctrl_out 0 0 60 0 @tx_vodctrl_out 0 0 60 0
// Retrieval info: GEN_FILE: TYPE_NORMAL alt_ntrlkn_reconfig_pmad5.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL alt_ntrlkn_reconfig_pmad5.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL alt_ntrlkn_reconfig_pmad5.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL alt_ntrlkn_reconfig_pmad5.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL alt_ntrlkn_reconfig_pmad5_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL alt_ntrlkn_reconfig_pmad5_bb.v TRUE
