Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 29 09:25:51 2025
| Host         : Stefi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     139         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (155)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (909)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (155)
--------------------------
 There are 139 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mpg_inst/cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (909)
--------------------------------------------------
 There are 909 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  928          inf        0.000                      0                  928           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           928 Endpoints
Min Delay           928 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.621ns  (logic 7.220ns (33.392%)  route 14.401ns (66.608%))
  Logic Levels:           15  (CARRY4=2 FDCE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.984     1.440    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.564 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=52, routed)          1.864     3.428    InstructionFetch_inst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.552 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          0.949     4.501    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X6Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.653 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=3, routed)           1.069     5.722    InstructionFetch_inst/rd1[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.348     6.070 r  InstructionFetch_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.070    ExecutionUnit_inst/cathodes_OBUF[6]_inst_i_36[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.468 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.468    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.690 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[0]
                         net (fo=66, routed)          2.469     9.159    MemoryUnit_inst/RAM_reg_0_255_11_11/A4
    SLICE_X10Y14         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.635     9.794 r  MemoryUnit_inst/RAM_reg_0_255_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.794    MemoryUnit_inst/RAM_reg_0_255_11_11/OA
    SLICE_X10Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.008 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F7.A/O
                         net (fo=1, routed)           0.000    10.008    MemoryUnit_inst/RAM_reg_0_255_11_11/O1
    SLICE_X10Y14         MUXF8 (Prop_muxf8_I1_O)      0.088    10.096 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           1.052    11.148    InstructionFetch_inst/MemData[9]
    SLICE_X7Y15          LUT6 (Prop_lut6_I2_O)        0.319    11.467 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.566    12.033    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    12.157 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.947    13.105    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[11]
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.229 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.639    15.868    InstructionFetch_inst/SevenSegmentDisplay_inst/outM1__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152    16.020 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.862    17.881    cathodes_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    21.621 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.621    cathodes[6]
    U7                                                                r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.522ns  (logic 6.899ns (32.054%)  route 14.623ns (67.946%))
  Logic Levels:           15  (CARRY4=2 FDCE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.984     1.440    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.564 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=52, routed)          1.864     3.428    InstructionFetch_inst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.552 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          0.949     4.501    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X6Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.653 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=3, routed)           1.069     5.722    InstructionFetch_inst/rd1[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.348     6.070 r  InstructionFetch_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.070    ExecutionUnit_inst/cathodes_OBUF[6]_inst_i_36[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.468 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.468    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.690 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[0]
                         net (fo=66, routed)          2.773     9.464    MemoryUnit_inst/RAM_reg_0_255_10_10/A4
    SLICE_X8Y14          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295     9.759 r  MemoryUnit_inst/RAM_reg_0_255_10_10/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.759    MemoryUnit_inst/RAM_reg_0_255_10_10/OC
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I1_O)      0.247    10.006 r  MemoryUnit_inst/RAM_reg_0_255_10_10/F7.B/O
                         net (fo=1, routed)           0.000    10.006    MemoryUnit_inst/RAM_reg_0_255_10_10/O0
    SLICE_X8Y14          MUXF8 (Prop_muxf8_I0_O)      0.098    10.104 r  MemoryUnit_inst/RAM_reg_0_255_10_10/F8/O
                         net (fo=2, routed)           1.055    11.159    InstructionFetch_inst/MemData[8]
    SLICE_X5Y14          LUT6 (Prop_lut6_I2_O)        0.319    11.478 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.713    12.191    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_52_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.795    13.110    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[10]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.535    15.768    InstructionFetch_inst/SevenSegmentDisplay_inst/outM1__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.154    15.922 r  InstructionFetch_inst/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.886    17.808    cathodes_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    21.522 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.522    cathodes[0]
    W7                                                                r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.472ns  (logic 7.218ns (33.615%)  route 14.254ns (66.385%))
  Logic Levels:           15  (CARRY4=2 FDCE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.984     1.440    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.564 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=52, routed)          1.864     3.428    InstructionFetch_inst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.552 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          0.949     4.501    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X6Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.653 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=3, routed)           1.069     5.722    InstructionFetch_inst/rd1[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.348     6.070 r  InstructionFetch_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.070    ExecutionUnit_inst/cathodes_OBUF[6]_inst_i_36[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.468 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.468    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.690 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[0]
                         net (fo=66, routed)          2.469     9.159    MemoryUnit_inst/RAM_reg_0_255_11_11/A4
    SLICE_X10Y14         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.635     9.794 r  MemoryUnit_inst/RAM_reg_0_255_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.794    MemoryUnit_inst/RAM_reg_0_255_11_11/OA
    SLICE_X10Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.008 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F7.A/O
                         net (fo=1, routed)           0.000    10.008    MemoryUnit_inst/RAM_reg_0_255_11_11/O1
    SLICE_X10Y14         MUXF8 (Prop_muxf8_I1_O)      0.088    10.096 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           1.052    11.148    InstructionFetch_inst/MemData[9]
    SLICE_X7Y15          LUT6 (Prop_lut6_I2_O)        0.319    11.467 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.566    12.033    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    12.157 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.947    13.105    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[11]
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.229 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.637    15.866    InstructionFetch_inst/SevenSegmentDisplay_inst/outM1__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152    16.018 r  InstructionFetch_inst/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.716    17.734    cathodes_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    21.472 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.472    cathodes[3]
    V8                                                                r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.379ns  (logic 6.981ns (32.655%)  route 14.397ns (67.345%))
  Logic Levels:           15  (CARRY4=2 FDCE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.984     1.440    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.564 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=52, routed)          1.864     3.428    InstructionFetch_inst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.552 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          0.949     4.501    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X6Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.653 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=3, routed)           1.069     5.722    InstructionFetch_inst/rd1[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.348     6.070 r  InstructionFetch_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.070    ExecutionUnit_inst/cathodes_OBUF[6]_inst_i_36[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.468 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.468    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.690 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[0]
                         net (fo=66, routed)          2.469     9.159    MemoryUnit_inst/RAM_reg_0_255_11_11/A4
    SLICE_X10Y14         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.635     9.794 r  MemoryUnit_inst/RAM_reg_0_255_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.794    MemoryUnit_inst/RAM_reg_0_255_11_11/OA
    SLICE_X10Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.008 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F7.A/O
                         net (fo=1, routed)           0.000    10.008    MemoryUnit_inst/RAM_reg_0_255_11_11/O1
    SLICE_X10Y14         MUXF8 (Prop_muxf8_I1_O)      0.088    10.096 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           1.052    11.148    InstructionFetch_inst/MemData[9]
    SLICE_X7Y15          LUT6 (Prop_lut6_I2_O)        0.319    11.467 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.566    12.033    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    12.157 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.947    13.105    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[11]
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.229 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.637    15.866    InstructionFetch_inst/SevenSegmentDisplay_inst/outM1__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    15.990 r  InstructionFetch_inst/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860    17.850    cathodes_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    21.379 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.379    cathodes[1]
    W6                                                                r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.240ns  (logic 6.987ns (32.897%)  route 14.253ns (67.103%))
  Logic Levels:           15  (CARRY4=2 FDCE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.984     1.440    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.564 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=52, routed)          1.864     3.428    InstructionFetch_inst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.552 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          0.949     4.501    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X6Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.653 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=3, routed)           1.069     5.722    InstructionFetch_inst/rd1[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.348     6.070 r  InstructionFetch_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.070    ExecutionUnit_inst/cathodes_OBUF[6]_inst_i_36[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.468 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.468    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.690 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[0]
                         net (fo=66, routed)          2.469     9.159    MemoryUnit_inst/RAM_reg_0_255_11_11/A4
    SLICE_X10Y14         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.635     9.794 r  MemoryUnit_inst/RAM_reg_0_255_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.794    MemoryUnit_inst/RAM_reg_0_255_11_11/OA
    SLICE_X10Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.008 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F7.A/O
                         net (fo=1, routed)           0.000    10.008    MemoryUnit_inst/RAM_reg_0_255_11_11/O1
    SLICE_X10Y14         MUXF8 (Prop_muxf8_I1_O)      0.088    10.096 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           1.052    11.148    InstructionFetch_inst/MemData[9]
    SLICE_X7Y15          LUT6 (Prop_lut6_I2_O)        0.319    11.467 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.566    12.033    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_30_n_0
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.124    12.157 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.947    13.105    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[11]
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    13.229 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.639    15.868    InstructionFetch_inst/SevenSegmentDisplay_inst/outM1__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    15.992 r  InstructionFetch_inst/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713    17.705    cathodes_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    21.240 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.240    cathodes[2]
    U8                                                                r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.080ns  (logic 6.675ns (31.665%)  route 14.405ns (68.335%))
  Logic Levels:           15  (CARRY4=2 FDCE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.984     1.440    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.564 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=52, routed)          1.864     3.428    InstructionFetch_inst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.552 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          0.949     4.501    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X6Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.653 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=3, routed)           1.069     5.722    InstructionFetch_inst/rd1[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.348     6.070 r  InstructionFetch_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.070    ExecutionUnit_inst/cathodes_OBUF[6]_inst_i_36[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.468 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.468    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.690 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[0]
                         net (fo=66, routed)          2.773     9.464    MemoryUnit_inst/RAM_reg_0_255_10_10/A4
    SLICE_X8Y14          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295     9.759 r  MemoryUnit_inst/RAM_reg_0_255_10_10/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.759    MemoryUnit_inst/RAM_reg_0_255_10_10/OC
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I1_O)      0.247    10.006 r  MemoryUnit_inst/RAM_reg_0_255_10_10/F7.B/O
                         net (fo=1, routed)           0.000    10.006    MemoryUnit_inst/RAM_reg_0_255_10_10/O0
    SLICE_X8Y14          MUXF8 (Prop_muxf8_I0_O)      0.098    10.104 r  MemoryUnit_inst/RAM_reg_0_255_10_10/F8/O
                         net (fo=2, routed)           1.055    11.159    InstructionFetch_inst/MemData[8]
    SLICE_X5Y14          LUT6 (Prop_lut6_I2_O)        0.319    11.478 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.713    12.191    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_52_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.795    13.110    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[10]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.540    15.773    InstructionFetch_inst/SevenSegmentDisplay_inst/outM1__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124    15.897 r  InstructionFetch_inst/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663    17.560    cathodes_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    21.080 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.080    cathodes[4]
    U5                                                                r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.057ns  (logic 6.659ns (31.625%)  route 14.398ns (68.375%))
  Logic Levels:           15  (CARRY4=2 FDCE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.984     1.440    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.564 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=52, routed)          1.864     3.428    InstructionFetch_inst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.552 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          0.949     4.501    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X6Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.653 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=3, routed)           1.069     5.722    InstructionFetch_inst/rd1[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.348     6.070 r  InstructionFetch_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.070    ExecutionUnit_inst/cathodes_OBUF[6]_inst_i_36[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.468 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.468    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.690 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[0]
                         net (fo=66, routed)          2.773     9.464    MemoryUnit_inst/RAM_reg_0_255_10_10/A4
    SLICE_X8Y14          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295     9.759 r  MemoryUnit_inst/RAM_reg_0_255_10_10/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.759    MemoryUnit_inst/RAM_reg_0_255_10_10/OC
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I1_O)      0.247    10.006 r  MemoryUnit_inst/RAM_reg_0_255_10_10/F7.B/O
                         net (fo=1, routed)           0.000    10.006    MemoryUnit_inst/RAM_reg_0_255_10_10/O0
    SLICE_X8Y14          MUXF8 (Prop_muxf8_I0_O)      0.098    10.104 r  MemoryUnit_inst/RAM_reg_0_255_10_10/F8/O
                         net (fo=2, routed)           1.055    11.159    InstructionFetch_inst/MemData[8]
    SLICE_X5Y14          LUT6 (Prop_lut6_I2_O)        0.319    11.478 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.713    12.191    InstructionFetch_inst/cathodes_OBUF[6]_inst_i_52_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.795    13.110    InstructionFetch_inst/SevenSegmentDisplay_inst/ssd_data__108[10]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  InstructionFetch_inst/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.535    15.768    InstructionFetch_inst/SevenSegmentDisplay_inst/outM1__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124    15.892 r  InstructionFetch_inst/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661    17.553    cathodes_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    21.057 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.057    cathodes[5]
    V5                                                                r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.309ns  (logic 2.783ns (22.609%)  route 9.526ns (77.391%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT3=1 LUT4=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.984     1.440    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.564 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=52, routed)          1.864     3.428    InstructionFetch_inst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.552 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          0.949     4.501    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X6Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.653 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=3, routed)           1.069     5.722    InstructionFetch_inst/rd1[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.348     6.070 r  InstructionFetch_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.070    ExecutionUnit_inst/cathodes_OBUF[6]_inst_i_36[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.468 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.468    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.690 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[0]
                         net (fo=66, routed)          2.800     9.490    MemoryUnit_inst/RAM_reg_0_255_2_2/A4
    SLICE_X8Y12          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.295     9.785 r  MemoryUnit_inst/RAM_reg_0_255_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.785    MemoryUnit_inst/RAM_reg_0_255_2_2/OC
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I1_O)      0.247    10.032 r  MemoryUnit_inst/RAM_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    10.032    MemoryUnit_inst/RAM_reg_0_255_2_2/O0
    SLICE_X8Y12          MUXF8 (Prop_muxf8_I0_O)      0.098    10.130 r  MemoryUnit_inst/RAM_reg_0_255_2_2/F8/O
                         net (fo=2, routed)           0.817    10.947    ExecutionUnit_inst/MemData[2]
    SLICE_X11Y12         LUT3 (Prop_lut3_I1_O)        0.319    11.266 r  ExecutionUnit_inst/reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=2, routed)           1.043    12.309    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/DIB0
    SLICE_X6Y11          RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.298ns  (logic 3.080ns (25.046%)  route 9.218ns (74.954%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT3=1 LUT4=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.984     1.440    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.564 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=52, routed)          1.864     3.428    InstructionFetch_inst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.552 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          0.949     4.501    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X6Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.653 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=3, routed)           1.069     5.722    InstructionFetch_inst/rd1[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.348     6.070 r  InstructionFetch_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.070    ExecutionUnit_inst/cathodes_OBUF[6]_inst_i_36[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.468 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.468    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.690 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[0]
                         net (fo=66, routed)          2.469     9.159    MemoryUnit_inst/RAM_reg_0_255_11_11/A4
    SLICE_X10Y14         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.635     9.794 r  MemoryUnit_inst/RAM_reg_0_255_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.794    MemoryUnit_inst/RAM_reg_0_255_11_11/OA
    SLICE_X10Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.008 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F7.A/O
                         net (fo=1, routed)           0.000    10.008    MemoryUnit_inst/RAM_reg_0_255_11_11/O1
    SLICE_X10Y14         MUXF8 (Prop_muxf8_I1_O)      0.088    10.096 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           1.068    11.164    MemoryUnit_inst/MemData[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.319    11.483 r  MemoryUnit_inst/reg_file_reg_r1_0_7_6_11_i_5/O
                         net (fo=2, routed)           0.815    12.298    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11/DIC1
    SLICE_X6Y13          RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.157ns  (logic 3.080ns (25.336%)  route 9.077ns (74.664%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT3=1 LUT4=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[5]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  InstructionFetch_inst/PC_reg[5]/Q
                         net (fo=3, routed)           0.984     1.440    InstructionFetch_inst/PC_reg_rep[5]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.124     1.564 f  InstructionFetch_inst/leds_OBUF[7]_inst_i_2/O
                         net (fo=52, routed)          1.864     3.428    InstructionFetch_inst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.552 r  InstructionFetch_inst/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=19, routed)          0.949     4.501    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/ADDRB1
    SLICE_X6Y11          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     4.653 r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=3, routed)           1.069     5.722    InstructionFetch_inst/rd1[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.348     6.070 r  InstructionFetch_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.070    ExecutionUnit_inst/cathodes_OBUF[6]_inst_i_36[2]
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.468 r  ExecutionUnit_inst/result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.468    ExecutionUnit_inst/result0_inferred__1/i__carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.690 r  ExecutionUnit_inst/result0_inferred__1/i__carry__0/O[0]
                         net (fo=66, routed)          2.469     9.159    MemoryUnit_inst/RAM_reg_0_255_11_11/A4
    SLICE_X10Y14         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.635     9.794 r  MemoryUnit_inst/RAM_reg_0_255_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.794    MemoryUnit_inst/RAM_reg_0_255_11_11/OA
    SLICE_X10Y14         MUXF7 (Prop_muxf7_I1_O)      0.214    10.008 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F7.A/O
                         net (fo=1, routed)           0.000    10.008    MemoryUnit_inst/RAM_reg_0_255_11_11/O1
    SLICE_X10Y14         MUXF8 (Prop_muxf8_I1_O)      0.088    10.096 r  MemoryUnit_inst/RAM_reg_0_255_11_11/F8/O
                         net (fo=2, routed)           1.068    11.164    MemoryUnit_inst/MemData[11]
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.319    11.483 r  MemoryUnit_inst/reg_file_reg_r1_0_7_6_11_i_5/O
                         net (fo=2, routed)           0.674    12.157    InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/DIC1
    SLICE_X6Y14          RAMD32                                       r  InstructionDecode_inst/RegisterFile_inst/reg_file_reg_r2_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpg_inst/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.012%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  mpg_inst/Q1_reg/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/Q1_reg/Q
                         net (fo=1, routed)           0.180     0.321    mpg_inst/Q1
    SLICE_X0Y10          FDRE                                         r  mpg_inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  mpg_inst/Q2_reg/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/Q2_reg/Q
                         net (fo=2, routed)           0.185     0.326    mpg_inst/Q2
    SLICE_X0Y10          FDRE                                         r  mpg_inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.958%)  route 0.146ns (44.042%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[2]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  InstructionFetch_inst/PC_reg[2]/Q
                         net (fo=37, routed)          0.146     0.287    InstructionFetch_inst/PC_reg_rep[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  InstructionFetch_inst/PC[0]_i_1/O
                         net (fo=1, routed)           0.000     0.332    InstructionFetch_inst/nextPC[0]
    SLICE_X1Y13          FDCE                                         r  InstructionFetch_inst/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[1]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  InstructionFetch_inst/PC_reg[1]/Q
                         net (fo=33, routed)          0.168     0.309    InstructionFetch_inst/PC_reg_rep[1]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  InstructionFetch_inst/PC[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    InstructionFetch_inst/nextPC[1]
    SLICE_X1Y13          FDCE                                         r  InstructionFetch_inst/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.765%)  route 0.180ns (49.235%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[2]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  InstructionFetch_inst/PC_reg[2]/Q
                         net (fo=37, routed)          0.180     0.321    InstructionFetch_inst/PC_reg_rep[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  InstructionFetch_inst/PC[3]_i_1/O
                         net (fo=1, routed)           0.000     0.366    InstructionFetch_inst/nextPC[3]
    SLICE_X1Y13          FDCE                                         r  InstructionFetch_inst/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[11]/C
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    mpg_inst/SevenSegmentDisplay_inst/outCount_reg[11]
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mpg_inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mpg_inst/cnt_reg[8]_i_1_n_4
    SLICE_X13Y15         FDRE                                         r  mpg_inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[3]/C
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    mpg_inst/SevenSegmentDisplay_inst/outCount_reg[3]
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mpg_inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mpg_inst/cnt_reg[0]_i_1_n_4
    SLICE_X13Y13         FDRE                                         r  mpg_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_inst/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  mpg_inst/cnt_reg[7]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mpg_inst/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    mpg_inst/SevenSegmentDisplay_inst/outCount_reg[7]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mpg_inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mpg_inst/cnt_reg[4]_i_1_n_4
    SLICE_X13Y14         FDRE                                         r  mpg_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.169%)  route 0.185ns (49.831%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[0]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  InstructionFetch_inst/PC_reg[0]/Q
                         net (fo=46, routed)          0.185     0.326    InstructionFetch_inst/PC_reg_rep[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.371 r  InstructionFetch_inst/PC[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    InstructionFetch_inst/nextPC[5]
    SLICE_X1Y14          FDCE                                         r  InstructionFetch_inst/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_inst/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_inst/PC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (50.057%)  route 0.186ns (49.943%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  InstructionFetch_inst/PC_reg[3]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  InstructionFetch_inst/PC_reg[3]/Q
                         net (fo=53, routed)          0.186     0.327    InstructionFetch_inst/PC_reg_rep[3]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.372 r  InstructionFetch_inst/PC[2]_i_1/O
                         net (fo=1, routed)           0.000     0.372    InstructionFetch_inst/nextPC[2]
    SLICE_X3Y13          FDCE                                         r  InstructionFetch_inst/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------





