{
  "prompts": [
    "Counter with enable signal in Verilog",
    "Verilog code for a synchronous counter with enable and reset",
    "Design a 4-bit counter in Verilog that increments only when enabled",
    "Design a 4 bit counter in Verilog that increments only when enabled",
    "Implement a counter with clk, rst, and en inputs in Verilog",
    "Verilog module for an up-counter that uses an enable control"
  ],
  "tags": {
    "difficulty": "advanced",
    "topic": "behavioral modeling"
  }
}