vendor_name = ModelSim
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/dataMem.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/instrMem.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/three_to_eight_decoder.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/registerFile.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/oneBit8to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/oneBit5to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBitRegister.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBitComparator.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBitAddSub.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBit8to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBit5to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/ALUCtrlUnit.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/ALUControlUnit.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/alu.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/threebitshiftregister.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/threebitregister.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/threebitcomparator.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/threebitadder.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/tFF_2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/srlatch.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/onebitcomparator.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/onebitadder.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/jkFF_2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/endFF_2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/enardFF_2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/enabledsrlatch.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/dFF_2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Imports/counter.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/controlLogicUnit.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBitAdder.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/thirtyTwoBitAdder.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/oneBit2to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/eightBit2to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/shiftLeft2.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/threeBit2to1Mux.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/Work/shiftLeft2_eightBits.vhd
source_file = 1, C:/1-School/CEG-3156-Lab2/db/lab2.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/1-School/CEG-3156-Lab2/db/altsyncram_l0a1.tdf
source_file = 1, C:/1-School/CEG-3156-Lab2/mifs/memtest.mif
source_file = 1, C:/1-School/CEG-3156-Lab2/db/altsyncram_gnt1.tdf
source_file = 1, C:/1-School/CEG-3156-Lab2/mifs/instrmemtest.mif
design_name = singleCycleProcessor
instance = comp, \MuxOut[0]~output\, MuxOut[0]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[1]~output\, MuxOut[1]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[2]~output\, MuxOut[2]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[3]~output\, MuxOut[3]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[4]~output\, MuxOut[4]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[5]~output\, MuxOut[5]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[6]~output\, MuxOut[6]~output, singleCycleProcessor, 1
instance = comp, \MuxOut[7]~output\, MuxOut[7]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[0]~output\, InstructionOut[0]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[1]~output\, InstructionOut[1]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[2]~output\, InstructionOut[2]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[3]~output\, InstructionOut[3]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[4]~output\, InstructionOut[4]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[5]~output\, InstructionOut[5]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[6]~output\, InstructionOut[6]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[7]~output\, InstructionOut[7]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[8]~output\, InstructionOut[8]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[9]~output\, InstructionOut[9]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[10]~output\, InstructionOut[10]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[11]~output\, InstructionOut[11]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[12]~output\, InstructionOut[12]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[13]~output\, InstructionOut[13]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[14]~output\, InstructionOut[14]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[15]~output\, InstructionOut[15]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[16]~output\, InstructionOut[16]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[17]~output\, InstructionOut[17]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[18]~output\, InstructionOut[18]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[19]~output\, InstructionOut[19]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[20]~output\, InstructionOut[20]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[21]~output\, InstructionOut[21]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[22]~output\, InstructionOut[22]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[23]~output\, InstructionOut[23]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[24]~output\, InstructionOut[24]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[25]~output\, InstructionOut[25]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[26]~output\, InstructionOut[26]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[27]~output\, InstructionOut[27]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[28]~output\, InstructionOut[28]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[29]~output\, InstructionOut[29]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[30]~output\, InstructionOut[30]~output, singleCycleProcessor, 1
instance = comp, \InstructionOut[31]~output\, InstructionOut[31]~output, singleCycleProcessor, 1
instance = comp, \BranchOut~output\, BranchOut~output, singleCycleProcessor, 1
instance = comp, \ZeroOut~output\, ZeroOut~output, singleCycleProcessor, 1
instance = comp, \MemWriteOut~output\, MemWriteOut~output, singleCycleProcessor, 1
instance = comp, \RegWriteOut~output\, RegWriteOut~output, singleCycleProcessor, 1
instance = comp, \GClock~input\, GClock~input, singleCycleProcessor, 1
instance = comp, \GReset~input\, GReset~input, singleCycleProcessor, 1
instance = comp, \ValueSelect[0]~input\, ValueSelect[0]~input, singleCycleProcessor, 1
instance = comp, \ValueSelect[1]~input\, ValueSelect[1]~input, singleCycleProcessor, 1
instance = comp, \ValueSelect[2]~input\, ValueSelect[2]~input, singleCycleProcessor, 1
