$date
	Fri Jan 06 16:07:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_test $end
$var wire 1 ! Borr $end
$var wire 1 " Diff $end
$var wire 1 # sum $end
$var wire 1 $ carry $end
$var reg 1 % input1 $end
$var reg 1 & input2 $end
$scope module ha $end
$var wire 1 $ Borr $end
$var wire 1 # Diff $end
$var wire 1 % input1 $end
$var wire 1 & input2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
z"
z!
$end
#2
1#
1$
1&
#4
0$
0&
1%
#6
1$
0%
1&
#10
