{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682110459793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682110459797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 15:54:19 2023 " "Processing started: Fri Apr 21 15:54:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682110459797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110459797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3D_Pong -c Lab6_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3D_Pong -c Lab6_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110459797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682110460658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682110460658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467450 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "v/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682110467455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "v/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0 " "Found entity 1: sdram_pll0" {  } { { "v/sdram_pll0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rw_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rw_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RW_Test " "Found entity 1: RW_Test" {  } { { "v/RW_Test.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/RW_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "v/pll_test.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/lab62_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/lab62_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc " "Found entity 1: lab62_soc" {  } { { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_irq_mapper " "Found entity 1: lab62_soc_irq_mapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0 " "Found entity 1: lab62_soc_mm_interconnect_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467531 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682110467544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682110467544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467546 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_002 " "Found entity 2: lab62_soc_mm_interconnect_0_router_002" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682110467548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682110467549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467551 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router " "Found entity 2: lab62_soc_mm_interconnect_0_router" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_rst " "Found entity 1: lab62_soc_usb_rst" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_gpx " "Found entity 1: lab62_soc_usb_gpx" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_timer_0 " "Found entity 1: lab62_soc_timer_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sysid_qsys_0 " "Found entity 1: lab62_soc_sysid_qsys_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_spi_0 " "Found entity 1: lab62_soc_spi_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_onchip_memory2_0 " "Found entity 1: lab62_soc_onchip_memory2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0 " "Found entity 1: lab62_soc_nios2_gen2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62_soc_nios2_gen2_0_cpu " "Found entity 21: lab62_soc_nios2_gen2_0_cpu" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_leds_pio " "Found entity 1: lab62_soc_leds_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_keycode " "Found entity 1: lab62_soc_keycode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_keycode.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_key " "Found entity 1: lab62_soc_key" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_key.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467680 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62_soc_jtag_uart_0_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467680 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467680 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62_soc_jtag_uart_0_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467680 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_jtag_uart_0 " "Found entity 5: lab62_soc_jtag_uart_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_hex_digits_pio " "Found entity 1: lab62_soc_hex_digits_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682110467698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61 " "Found entity 1: lab61" {  } { { "lab61.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab61.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Logic " "Found entity 1: Game_Logic" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110467725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110467725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test_software_reset_n lab62.sv(181) " "Verilog HDL Implicit Net warning at lab62.sv(181): created implicit net for \"test_software_reset_n\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110467725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test_global_reset_n lab62.sv(188) " "Verilog HDL Implicit Net warning at lab62.sv(188): created implicit net for \"test_global_reset_n\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110467725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ballsizesig lab62.sv(218) " "Verilog HDL Implicit Net warning at lab62.sv(218): created implicit net for \"ballsizesig\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110467725 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682110467742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682110467894 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "test_global_reset_n 0 lab62.sv(188) " "Net \"test_global_reset_n\" at lab62.sv(188) has no driver or initial value, using a default initial value '0'" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682110467897 "|lab62"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110467907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc lab62_soc:u0 " "Elaborating entity \"lab62_soc\" for hierarchy \"lab62_soc:u0\"" {  } { { "lab62.sv" "u0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110467924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_hex_digits_pio lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62_soc_hex_digits_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "hex_digits_pio" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110467952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62_soc_jtag_uart_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "jtag_uart_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110467963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_w lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110467975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468153 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110468153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110468204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110468204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110468230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110468230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110468255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110468255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110468307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110468307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110468365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110468365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110468419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110468419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_r lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "lab62_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110468725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110468725 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110468725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_key lab62_soc:u0\|lab62_soc_key:key " "Elaborating entity \"lab62_soc_key\" for hierarchy \"lab62_soc:u0\|lab62_soc_key:key\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "key" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_keycode lab62_soc:u0\|lab62_soc_keycode:keycode " "Elaborating entity \"lab62_soc_keycode\" for hierarchy \"lab62_soc:u0\|lab62_soc_keycode:keycode\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "keycode" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_leds_pio lab62_soc:u0\|lab62_soc_leds_pio:leds_pio " "Elaborating entity \"lab62_soc_leds_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_leds_pio:leds_pio\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "leds_pio" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62_soc_nios2_gen2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "nios2_gen2_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_test_bench lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_a_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469566 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110469566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110469621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110469621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_b_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110469759 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110469759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_break lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_im lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_ocimem lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110469973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470032 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110470032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110470086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110470086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_tck lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470248 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110470248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470254 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_onchip_memory2_0 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62_soc_onchip_memory2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "onchip_memory2_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110470328 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110470328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2mg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2mg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2mg1 " "Found entity 1: altsyncram_2mg1" {  } { { "db/altsyncram_2mg1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_2mg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110470392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110470392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2mg1 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated " "Elaborating entity \"altsyncram_2mg1\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110470396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110471145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110471145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_2mg1.tdf" "decode3" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_2mg1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110471150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110471196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110471196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_2mg1.tdf" "mux2" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_2mg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110471201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_spi_0 lab62_soc:u0\|lab62_soc_spi_0:spi_0 " "Elaborating entity \"lab62_soc_spi_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_spi_0:spi_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "spi_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110471657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sysid_qsys_0 lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62_soc_sysid_qsys_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sysid_qsys_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110471675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_timer_0 lab62_soc:u0\|lab62_soc_timer_0:timer_0 " "Elaborating entity \"lab62_soc_timer_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_timer_0:timer_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "timer_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110471684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_gpx lab62_soc:u0\|lab62_soc_usb_gpx:usb_gpx " "Elaborating entity \"lab62_soc_usb_gpx\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_gpx:usb_gpx\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "usb_gpx" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110471708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_rst lab62_soc:u0\|lab62_soc_usb_rst:usb_rst " "Elaborating entity \"lab62_soc_usb_rst\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_rst:usb_rst\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "usb_rst" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110471722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "mm_interconnect_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110471731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "keys_s1_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62_soc_mm_interconnect_0_router\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110472941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_irq_mapper lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62_soc_irq_mapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "irq_mapper" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "rst_controller" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "rst_controller_001" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll0 sdram_pll0:pll " "Elaborating entity \"sdram_pll0\" for hierarchy \"sdram_pll0:pll\"" {  } { { "lab62.sv" "pll" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll0:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll0:pll\|altpll:altpll_component\"" {  } { { "v/sdram_pll0.v" "altpll_component" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll0:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll0:pll\|altpll:altpll_component\"" {  } { { "v/sdram_pll0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll0:pll\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll0:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473168 ""}  } { { "v/sdram_pll0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110473168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0_altpll " "Found entity 1: sdram_pll0_altpll" {  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sdram_pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110473223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110473223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll0_altpll sdram_pll0:pll\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated " "Elaborating entity \"sdram_pll0_altpll\" for hierarchy \"sdram_pll0:pll\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:sdram_controller " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:sdram_controller\"" {  } { { "lab62.sv" "sdram_controller" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(313) " "Verilog HDL assignment warning at Sdram_Control.v(313): truncated value with size 32 to match size of target (10)" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110473248 "|lab62|Sdram_Control:sdram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:sdram_controller\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:sdram_controller\|control_interface:control1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "control1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110473298 "|lab62|Sdram_Control:sdram_controller|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110473298 "|lab62|Sdram_Control:sdram_controller|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110473298 "|lab62|Sdram_Control:sdram_controller|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:sdram_controller\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:sdram_controller\|command:command1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "command1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473308 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682110473310 "|lab62|Sdram_Control:sdram_controller|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682110473310 "|lab62|Sdram_Control:sdram_controller|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682110473310 "|lab62|Sdram_Control:sdram_controller|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:sdram_controller\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:sdram_controller\|sdr_data_path:data_path1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "data_path1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "v/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110473321 "|lab62|Sdram_Control:sdram_controller|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "write_fifo1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110473605 ""}  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110473605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_54p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_54p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_54p1 " "Found entity 1: dcfifo_54p1" {  } { { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110473667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110473667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_54p1 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated " "Elaborating entity \"dcfifo_54p1\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ssa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ssa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ssa " "Found entity 1: a_gray2bin_ssa" {  } { { "db/a_gray2bin_ssa.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_gray2bin_ssa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110473696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110473696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ssa Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_gray2bin_ssa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ssa\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_gray2bin_ssa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_54p1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rh6 " "Found entity 1: a_graycounter_rh6" {  } { { "db/a_graycounter_rh6.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_rh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110473767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110473767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rh6 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_rh6:rdptr_g1p " "Elaborating entity \"a_graycounter_rh6\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_rh6:rdptr_g1p\"" {  } { { "db/dcfifo_54p1.tdf" "rdptr_g1p" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nvb " "Found entity 1: a_graycounter_nvb" {  } { { "db/a_graycounter_nvb.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_nvb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110473819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110473819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nvb Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_nvb:wrptr_g1p " "Elaborating entity \"a_graycounter_nvb\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_nvb:wrptr_g1p\"" {  } { { "db/dcfifo_54p1.tdf" "wrptr_g1p" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b681 " "Found entity 1: altsyncram_b681" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110473875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110473875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b681 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram " "Elaborating entity \"altsyncram_b681\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\"" {  } { { "db/dcfifo_54p1.tdf" "fifo_ram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110473908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110473908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_54p1.tdf" "rs_brp" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110473944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110473944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_54p1.tdf" "rs_dgwp" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110473973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110473973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110473980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110474019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110474019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_54p1.tdf" "ws_dgrp" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110474023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110474047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110474047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110474054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_di5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_di5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_di5 " "Found entity 1: cmpr_di5" {  } { { "db/cmpr_di5.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cmpr_di5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110474103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110474103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_di5 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|cmpr_di5:rdempty_eq_comp " "Elaborating entity \"cmpr_di5\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|cmpr_di5:rdempty_eq_comp\"" {  } { { "db/dcfifo_54p1.tdf" "rdempty_eq_comp" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110474108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "read_fifo1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110474149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Logic Game_Logic:game " "Elaborating entity \"Game_Logic\" for hierarchy \"Game_Logic:game\"" {  } { { "lab62.sv" "game" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110474473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Game_Logic.sv(43) " "Verilog HDL assignment warning at Game_Logic.sv(43): truncated value with size 32 to match size of target (6)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474474 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(76) " "Verilog HDL assignment warning at Game_Logic.sv(76): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474475 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game_Logic.sv(114) " "Verilog HDL assignment warning at Game_Logic.sv(114): truncated value with size 32 to match size of target (4)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474481 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Game_Logic.sv(117) " "Verilog HDL assignment warning at Game_Logic.sv(117): truncated value with size 7 to match size of target (6)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474481 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Game_Logic.sv(118) " "Verilog HDL assignment warning at Game_Logic.sv(118): truncated value with size 7 to match size of target (6)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474481 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Game_Logic.sv(119) " "Verilog HDL assignment warning at Game_Logic.sv(119): truncated value with size 7 to match size of target (6)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474481 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 Game_Logic.sv(120) " "Verilog HDL assignment warning at Game_Logic.sv(120): truncated value with size 7 to match size of target (6)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474481 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Game_Logic.sv(121) " "Verilog HDL assignment warning at Game_Logic.sv(121): truncated value with size 8 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474481 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Game_Logic.sv(122) " "Verilog HDL assignment warning at Game_Logic.sv(122): truncated value with size 8 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474481 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Game_Logic.sv(123) " "Verilog HDL assignment warning at Game_Logic.sv(123): truncated value with size 8 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474481 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Game_Logic.sv(124) " "Verilog HDL assignment warning at Game_Logic.sv(124): truncated value with size 8 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474481 "|lab62|Game_Logic:game"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Pieces " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Pieces\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682110474517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colormap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colormap\"" {  } { { "lab62.sv" "colormap" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110474537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(29) " "Verilog HDL assignment warning at Color_Mapper.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474538 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(30) " "Verilog HDL assignment warning at Color_Mapper.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474538 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(31) " "Verilog HDL assignment warning at Color_Mapper.sv(31): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474538 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(32) " "Verilog HDL assignment warning at Color_Mapper.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474538 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(33) " "Verilog HDL assignment warning at Color_Mapper.sv(33): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474538 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(34) " "Verilog HDL assignment warning at Color_Mapper.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474538 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(35) " "Verilog HDL assignment warning at Color_Mapper.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474538 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(36) " "Verilog HDL assignment warning at Color_Mapper.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474538 "|lab62|color_mapper:colormap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ctrl\"" {  } { { "lab62.sv" "vga_ctrl" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110474551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474552 "|lab62|vga_controller:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682110474552 "|lab62|vga_controller:vga_ctrl"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[9\] " "Net \"blockx1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[8\] " "Net \"blockx1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[7\] " "Net \"blockx1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[6\] " "Net \"blockx1sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[9\] " "Net \"blocky1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[8\] " "Net \"blocky1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[7\] " "Net \"blocky1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[9\] " "Net \"blockx2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[8\] " "Net \"blockx2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[7\] " "Net \"blockx2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[6\] " "Net \"blockx2sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[9\] " "Net \"blocky2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[8\] " "Net \"blocky2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[7\] " "Net \"blocky2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[9\] " "Net \"blockx3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[8\] " "Net \"blockx3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[7\] " "Net \"blockx3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[6\] " "Net \"blockx3sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[9\] " "Net \"blocky3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[8\] " "Net \"blocky3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[7\] " "Net \"blocky3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[9\] " "Net \"blockx4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[8\] " "Net \"blockx4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[7\] " "Net \"blockx4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[6\] " "Net \"blockx4sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[9\] " "Net \"blocky4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[8\] " "Net \"blocky4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[7\] " "Net \"blocky4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475417 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682110475417 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[9\] " "Net \"blockx1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[8\] " "Net \"blockx1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[7\] " "Net \"blockx1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[6\] " "Net \"blockx1sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[9\] " "Net \"blocky1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[8\] " "Net \"blocky1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[7\] " "Net \"blocky1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[9\] " "Net \"blockx2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[8\] " "Net \"blockx2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[7\] " "Net \"blockx2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[6\] " "Net \"blockx2sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[9\] " "Net \"blocky2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[8\] " "Net \"blocky2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[7\] " "Net \"blocky2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[9\] " "Net \"blockx3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[8\] " "Net \"blockx3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[7\] " "Net \"blockx3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[6\] " "Net \"blockx3sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[9\] " "Net \"blocky3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[8\] " "Net \"blocky3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[7\] " "Net \"blocky3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[9\] " "Net \"blockx4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[8\] " "Net \"blockx4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[7\] " "Net \"blockx4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[6\] " "Net \"blockx4sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[9\] " "Net \"blocky4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[8\] " "Net \"blocky4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[7\] " "Net \"blocky4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475423 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682110475423 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[9\] " "Net \"blockx1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[8\] " "Net \"blockx1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[7\] " "Net \"blockx1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[6\] " "Net \"blockx1sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[9\] " "Net \"blocky1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[8\] " "Net \"blocky1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[7\] " "Net \"blocky1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[9\] " "Net \"blockx2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[8\] " "Net \"blockx2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[7\] " "Net \"blockx2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[6\] " "Net \"blockx2sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[9\] " "Net \"blocky2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[8\] " "Net \"blocky2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[7\] " "Net \"blocky2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[9\] " "Net \"blockx3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[8\] " "Net \"blockx3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[7\] " "Net \"blockx3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[6\] " "Net \"blockx3sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[9\] " "Net \"blocky3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[8\] " "Net \"blocky3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[7\] " "Net \"blocky3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[9\] " "Net \"blockx4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[8\] " "Net \"blockx4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[7\] " "Net \"blockx4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[6\] " "Net \"blockx4sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[9\] " "Net \"blocky4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[8\] " "Net \"blocky4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[7\] " "Net \"blocky4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475424 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682110475424 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[9\] " "Net \"blockx1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[8\] " "Net \"blockx1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[7\] " "Net \"blockx1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[6\] " "Net \"blockx1sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[9\] " "Net \"blocky1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[8\] " "Net \"blocky1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[7\] " "Net \"blocky1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[9\] " "Net \"blockx2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[8\] " "Net \"blockx2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[7\] " "Net \"blockx2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[6\] " "Net \"blockx2sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[9\] " "Net \"blocky2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[8\] " "Net \"blocky2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[7\] " "Net \"blocky2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[9\] " "Net \"blockx3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[8\] " "Net \"blockx3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[7\] " "Net \"blockx3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[6\] " "Net \"blockx3sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[9\] " "Net \"blocky3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[8\] " "Net \"blocky3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[7\] " "Net \"blocky3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[9\] " "Net \"blockx4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[8\] " "Net \"blockx4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[7\] " "Net \"blockx4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[6\] " "Net \"blockx4sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[9\] " "Net \"blocky4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[8\] " "Net \"blocky4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[7\] " "Net \"blocky4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475735 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682110475735 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[9\] " "Net \"blockx1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[8\] " "Net \"blockx1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[7\] " "Net \"blockx1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[6\] " "Net \"blockx1sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[9\] " "Net \"blocky1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[8\] " "Net \"blocky1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[7\] " "Net \"blocky1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[9\] " "Net \"blockx2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[8\] " "Net \"blockx2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[7\] " "Net \"blockx2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[6\] " "Net \"blockx2sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[9\] " "Net \"blocky2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[8\] " "Net \"blocky2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[7\] " "Net \"blocky2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[9\] " "Net \"blockx3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[8\] " "Net \"blockx3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[7\] " "Net \"blockx3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[6\] " "Net \"blockx3sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[9\] " "Net \"blocky3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[8\] " "Net \"blocky3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[7\] " "Net \"blocky3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[9\] " "Net \"blockx4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[8\] " "Net \"blockx4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[7\] " "Net \"blockx4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[6\] " "Net \"blockx4sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[9\] " "Net \"blocky4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[8\] " "Net \"blocky4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[7\] " "Net \"blocky4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475740 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682110475740 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[9\] " "Net \"blockx1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[8\] " "Net \"blockx1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[7\] " "Net \"blockx1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[6\] " "Net \"blockx1sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[9\] " "Net \"blocky1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[8\] " "Net \"blocky1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[7\] " "Net \"blocky1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[9\] " "Net \"blockx2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[8\] " "Net \"blockx2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[7\] " "Net \"blockx2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[6\] " "Net \"blockx2sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[9\] " "Net \"blocky2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[8\] " "Net \"blocky2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[7\] " "Net \"blocky2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[9\] " "Net \"blockx3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[8\] " "Net \"blockx3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[7\] " "Net \"blockx3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[6\] " "Net \"blockx3sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[9\] " "Net \"blocky3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[8\] " "Net \"blocky3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[7\] " "Net \"blocky3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[9\] " "Net \"blockx4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[8\] " "Net \"blockx4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[7\] " "Net \"blockx4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[6\] " "Net \"blockx4sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[9\] " "Net \"blocky4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[8\] " "Net \"blocky4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[7\] " "Net \"blocky4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475743 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682110475743 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[9\] " "Net \"blockx1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[8\] " "Net \"blockx1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[7\] " "Net \"blockx1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[6\] " "Net \"blockx1sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[9\] " "Net \"blocky1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[8\] " "Net \"blocky1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[7\] " "Net \"blocky1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[9\] " "Net \"blockx2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[8\] " "Net \"blockx2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[7\] " "Net \"blockx2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[6\] " "Net \"blockx2sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[9\] " "Net \"blocky2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[8\] " "Net \"blocky2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[7\] " "Net \"blocky2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[9\] " "Net \"blockx3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[8\] " "Net \"blockx3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[7\] " "Net \"blockx3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[6\] " "Net \"blockx3sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[9\] " "Net \"blocky3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[8\] " "Net \"blocky3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[7\] " "Net \"blocky3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[9\] " "Net \"blockx4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[8\] " "Net \"blockx4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[7\] " "Net \"blockx4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[6\] " "Net \"blockx4sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[9\] " "Net \"blocky4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[8\] " "Net \"blocky4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[7\] " "Net \"blocky4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475745 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682110475745 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[9\] " "Net \"blockx1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[8\] " "Net \"blockx1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[7\] " "Net \"blockx1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx1sig\[6\] " "Net \"blockx1sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx1sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[9\] " "Net \"blocky1sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[8\] " "Net \"blocky1sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky1sig\[7\] " "Net \"blocky1sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky1sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[9\] " "Net \"blockx2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[8\] " "Net \"blockx2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[7\] " "Net \"blockx2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx2sig\[6\] " "Net \"blockx2sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx2sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[9\] " "Net \"blocky2sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[8\] " "Net \"blocky2sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky2sig\[7\] " "Net \"blocky2sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky2sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[9\] " "Net \"blockx3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[8\] " "Net \"blockx3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[7\] " "Net \"blockx3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx3sig\[6\] " "Net \"blockx3sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx3sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[9\] " "Net \"blocky3sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[8\] " "Net \"blocky3sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky3sig\[7\] " "Net \"blocky3sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky3sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[9\] " "Net \"blockx4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[8\] " "Net \"blockx4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[7\] " "Net \"blockx4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blockx4sig\[6\] " "Net \"blockx4sig\[6\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blockx4sig\[6\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[9\] " "Net \"blocky4sig\[9\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[9\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[8\] " "Net \"blocky4sig\[8\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[8\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "blocky4sig\[7\] " "Net \"blocky4sig\[7\]\" is missing source, defaulting to GND" {  } { { "lab62.sv" "blocky4sig\[7\]" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682110475747 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682110475747 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682110476033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.21.15:54:38 Progress: Loading sldb845612e/alt_sld_fab_wrapper_hw.tcl " "2023.04.21.15:54:38 Progress: Loading sldb845612e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110478781 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110480557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110480665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110482538 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110482602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110482667 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110482749 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110482753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110482753 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682110483450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb845612e/alt_sld_fab.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110483631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110483631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110483704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110483704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110483716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110483716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110483767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110483767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110483838 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110483838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110483838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110483893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110483893 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 41 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 73 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 105 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 137 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 169 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 201 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 233 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 265 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 297 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 329 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 361 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 393 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 425 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 457 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 489 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 521 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110485021 "|lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682110485021 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1682110485021 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult8\"" {  } { { "Color_Mapper.sv" "Mult8" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult9\"" {  } { { "Color_Mapper.sv" "Mult9" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult10\"" {  } { { "Color_Mapper.sv" "Mult10" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult11\"" {  } { { "Color_Mapper.sv" "Mult11" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult12\"" {  } { { "Color_Mapper.sv" "Mult12" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult13\"" {  } { { "Color_Mapper.sv" "Mult13" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult14\"" {  } { { "Color_Mapper.sv" "Mult14" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult15\"" {  } { { "Color_Mapper.sv" "Mult15" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult2\"" {  } { { "Color_Mapper.sv" "Mult2" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult3\"" {  } { { "Color_Mapper.sv" "Mult3" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult4\"" {  } { { "Color_Mapper.sv" "Mult4" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult5\"" {  } { { "Color_Mapper.sv" "Mult5" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult6\"" {  } { { "Color_Mapper.sv" "Mult6" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult7\"" {  } { { "Color_Mapper.sv" "Mult7" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110489818 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682110489818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult8\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110489905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult8 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110489905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110489905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110489905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110489905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110489905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110489905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110489905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110489905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110489905 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110489905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110489961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110489961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110490178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490178 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110490178 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110490314 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110490389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110490491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/add_sub_1qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682110490551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110490551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:colormap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110490599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110490626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult1 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682110490626 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682110490626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult1\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110490654 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110490687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult1\|altshift:external_latency_ffs color_mapper:colormap\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110490745 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682110491912 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682110492039 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1682110492039 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682110492039 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682110492039 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1682110492039 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1682110492039 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1682110492039 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 352 -1 0 } } { "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 71 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 243 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 132 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 398 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 253 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 181 -1 0 } } { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682110492069 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682110492070 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[0\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[0\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[1\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[1\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[2\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[2\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[3\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[3\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[4\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[4\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[5\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[5\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[6\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[6\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[7\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[7\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[8\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[8\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[9\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[9\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[10\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[10\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[11\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[11\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[12\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[12\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[13\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[13\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[14\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[14\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sdram_Control:sdram_controller\|DQ\[15\]~synth " "Node \"Sdram_Control:sdram_controller\|DQ\[15\]~synth\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493455 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1682110493455 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493456 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493456 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493456 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493456 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493456 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110493456 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682110493456 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM VCC " "Pin \"DRAM_LDQM\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM VCC " "Pin \"DRAM_UDQM\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682110493456 "|lab62|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682110493456 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110493655 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "215 " "215 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682110495965 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 37 2 0 } } { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "v/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 220 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 208 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110495984 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1682110496092 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1682110496092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user1/Desktop/NES-on-FPGA/pong/output_files/Lab6_1.map.smsg " "Generated suppressed messages file C:/Users/user1/Desktop/NES-on-FPGA/pong/output_files/Lab6_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110496694 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682110499399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682110499399 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sdram_pll0:pll\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"sdram_pll0:pll\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sdram_pll0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/sdram_pll0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v" 108 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 177 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1682110499536 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110499800 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110499800 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110499800 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110499800 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110499800 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110499800 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110499800 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110499800 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110499800 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682110499800 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682110499800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5935 " "Implemented 5935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682110499801 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682110499801 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682110499801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5514 " "Implemented 5514 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682110499801 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682110499801 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682110499801 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682110499801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682110499801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 405 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 405 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5036 " "Peak virtual memory: 5036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682110499879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 15:54:59 2023 " "Processing ended: Fri Apr 21 15:54:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682110499879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682110499879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682110499879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682110499879 ""}
