$date
	Thu Jul  4 10:12:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! dataOutput [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ dataWrite [31:0] $end
$var reg 1 % rst $end
$var reg 1 & writeEnable $end
$scope module dut $end
$var wire 32 ' address [31:0] $end
$var wire 1 # clk $end
$var wire 32 ( dataWrite [31:0] $end
$var wire 1 % rst $end
$var wire 1 & writeEnable $end
$var reg 32 ) dataOutput [31:0] $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000000 *
bx )
bx (
bx '
x&
1%
bx $
0#
bx "
bx !
$end
#10
0%
1#
#20
b0 !
b0 )
1&
b1001 "
b1001 '
b1010101 $
b1010101 (
0#
#30
b1010101 !
b1010101 )
1#
#40
b0 !
b0 )
b1010 "
b1010 '
b1111 $
b1111 (
0#
#50
b1111 !
b1111 )
1#
#60
b0 !
b0 )
0&
b1011 "
b1011 '
b1100 $
b1100 (
0#
#70
1#
#80
0#
#90
1#
#100
0#
#110
1#
