pr_debug	,	F_15
irq_set_handler	,	F_18
parent	,	V_32
virq	,	V_24
"Couldn't allocate IRQ numbers\n"	,	L_4
hwirq	,	V_6
cp_intc_set_wake	,	F_13
hw	,	V_25
pr_warn	,	F_23
irq_domain	,	V_22
cp_intc_of_init	,	F_19
val	,	V_52
CP_INTC_GLOBAL_ENABLE	,	V_47
IRQ_TYPE_LEVEL_LOW	,	V_19
cp_intc_host_map	,	F_14
node	,	V_31
flow_type	,	V_12
IRQ_TYPE_LEVEL_HIGH	,	V_18
pr_err	,	F_33
irq_prio	,	V_36
irq_data	,	V_4
CP_INTC_SYS_ENABLE_IDX_SET	,	V_11
intc_host_map	,	V_39
cp_intc_init	,	F_34
CP_INTC_CHAN_MAP	,	F_29
device_node	,	V_30
irq_domain_add_legacy	,	F_32
SZ_8K	,	V_46
cp_intc_mask_irq	,	F_6
of_property_read_u32	,	F_22
irq_hw_number_t	,	T_1
__raw_writel	,	F_4
irq_base	,	V_42
davinci_soc_info	,	V_34
cp_intc_unmask_irq	,	F_7
IRQF_VALID	,	V_27
__raw_readl	,	F_2
CP_INTC_HOST_MAP	,	F_30
irq_alloc_descs	,	F_31
host_map	,	V_38
CP_INTC_HOST_ENABLE_IDX_CLR	,	V_8
u8	,	T_4
d	,	V_5
CP_INTC_SYS_ENABLE_CLR	,	F_27
davinci_intc_type	,	V_43
h	,	V_23
i	,	V_41
j	,	V_50
k	,	V_51
IRQ_TYPE_EDGE_RISING	,	V_16
CP_INTC_HOST_ENABLE	,	F_26
EINVAL	,	V_20
BIT_WORD	,	F_9
CP_INTC_SYS_STAT_CLR	,	F_28
cp_intc_ack_irq	,	F_5
__init	,	T_2
of_iomap	,	F_21
"unable to get intc-size, default to %d\n"	,	L_3
davinci_intc_base	,	V_2
CP_INTC_SYS_TYPE	,	F_12
IRQ_TYPE_EDGE_FALLING	,	V_17
intc_irq_num	,	V_35
DAVINCI_INTC_TYPE_CP_INTC	,	V_44
CP_INTC_HOST_CTRL	,	V_49
BIT_MASK	,	F_10
reg	,	V_13
u32	,	T_3
num_reg	,	V_40
cp_intc_host_ops	,	V_54
polarity	,	V_15
BITS_TO_LONGS	,	F_20
intc_base	,	V_45
offset	,	V_1
CP_INTC_HOST_ENABLE_IDX_SET	,	V_10
ioremap	,	F_24
cp_intc_irq_chip	,	V_26
IRQF_PROBE	,	V_28
CP_INTC_CTRL	,	V_48
CP_INTC_SYS_STAT_IDX_CLR	,	V_7
"cp_intc: failed to allocate irq host!\n"	,	L_5
cp_intc_read	,	F_1
"cp_intc_host_map(%d, 0x%lx)\n"	,	L_1
CP_INTC_SYS_POLARITY	,	F_11
"ti,intc-size"	,	L_2
irq_set_chip	,	F_16
value	,	V_3
mask	,	V_14
on	,	V_21
handle_edge_irq	,	V_29
intc_irq_prios	,	V_37
CP_INTC_SYS_ENABLE_IDX_CLR	,	V_9
cp_intc_domain	,	V_53
WARN_ON	,	F_25
set_irq_flags	,	F_17
num_irq	,	V_33
cp_intc_set_irq_type	,	F_8
cp_intc_write	,	F_3
