INFO: [HLS 200-10] Running '/home/ziyan/opt/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ziyan' on host 'ziyan-ThinkPad-X1-Carbon-6th' (Linux_x86_64 version 4.15.0-42-generic) on Fri Dec 14 14:25:46 CST 2018
INFO: [HLS 200-10] On os Ubuntu 18.04.1 LTS
INFO: [HLS 200-10] In directory '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_newone'
INFO: [HLS 200-10] Opening project '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_newone/accelerator_newone'.
INFO: [HLS 200-10] Adding design file 'accelerator_newone/components.cpp' to the project
INFO: [HLS 200-10] Adding design file 'accelerator_newone/shufflenet.cpp' to the project
INFO: [HLS 200-10] Adding design file 'accelerator_newone/shufflenet.h' to the project
INFO: [HLS 200-10] Adding test bench file 'accelerator_newone/test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_newone/accelerator_newone/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'accelerator_newone/shufflenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'accelerator_newone/components.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 358.004 ; gain = 12.586 ; free physical = 9624 ; free virtual = 13767
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 358.004 ; gain = 12.586 ; free physical = 9612 ; free virtual = 13767
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 486.000 ; gain = 140.582 ; free physical = 9577 ; free virtual = 13741
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'pool_engine' into 'avgpool' (accelerator_newone/components.cpp:849) automatically.
INFO: [XFORM 203-602] Inlining function 'fc' into 'ShuffleNetV2' (accelerator_newone/shufflenet.cpp:1147) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 486.000 ; gain = 140.582 ; free physical = 9572 ; free virtual = 13738
INFO: [XFORM 203-602] Inlining function 'pool_engine' into 'avgpool' (accelerator_newone/components.cpp:849) automatically.
INFO: [XFORM 203-602] Inlining function 'fc' into 'ShuffleNetV2' (accelerator_newone/shufflenet.cpp:1147) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator_newone/shufflenet.cpp:1149:17) to (accelerator_newone/shufflenet.cpp:1153:1) in function 'ShuffleNetV2'... converting 2 basic blocks.
INFO: [XFORM 203-602] Inlining function 'avgpool' into 'ShuffleNetV2' (accelerator_newone/shufflenet.cpp:1145) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 550.000 ; gain = 204.582 ; free physical = 9443 ; free virtual = 13634
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (accelerator_newone/components.cpp:398:25) into subconv_3x3_8_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (accelerator_newone/components.cpp:129:25) into subconv_3x3_32_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (accelerator_newone/components.cpp:368:25) into subconv_3x3_16_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (accelerator_newone/components.cpp:612:25) into subconv_3x3_8_stride.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (accelerator_newone/components.cpp:643:25) into subconv_3x3_4_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (accelerator_newone/components.cpp:158:25) into subconv_3x3_16_no_re.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 934.000 ; gain = 588.582 ; free physical = 9066 ; free virtual = 13280
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ShuffleNetV2' ...
WARNING: [SYN 201-107] Renaming port name 'ShuffleNetV2/image' to 'ShuffleNetV2/image_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.89 seconds; current allocated memory: 566.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 567.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 567.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 568.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 568.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 569.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 570.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 570.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 570.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 571.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 571.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 571.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 572.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 572.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 572.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 573.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 573.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 574.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 574.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 575.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 576.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 576.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 576.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 577.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 577.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 577.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 578.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 578.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 578.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 579.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 579.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 580.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 580.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 581.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 582.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 582.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 582.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 583.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 583.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 583.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 584.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 584.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 584.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 585.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 585.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 586.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 608.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.02 seconds; current allocated memory: 636.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fadd_32ns_32ns_32_5_full_dsp' to 'ShuffleNetV2_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fmul_32ns_32ns_32_4_max_dsp' to 'ShuffleNetV2_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fcmp_32ns_32ns_1_1' to 'ShuffleNetV2_fcmpdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_p'.
INFO: [HLS 200-111]  Elapsed time: 8.43 seconds; current allocated memory: 639.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_32_p'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 643.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_32_strid'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 647.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16_p'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 650.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_l_p'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 652.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 654.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_no_re'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 655.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_p'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 658.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16p_p'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 660.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 663.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8_p'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 666.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_l_p'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 668.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 670.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 672.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_p'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 674.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8p_p'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 676.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 679.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_4_p'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 682.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_l_p'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 685.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 686.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_4_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 688.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_p'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 690.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_last'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 692.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/image_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv1_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_3x3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_1x1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv_last_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ShuffleNetV2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'conv1_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_bias' to 'ShuffleNetV2_conveOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_bias' to 'ShuffleNetV2_convfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'fc_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fc_bias' to 'ShuffleNetV2_fc_bg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'image_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_image_p' to 'ShuffleNetV2_imaghbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p' to 'ShuffleNetV2_convibs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1' to 'ShuffleNetV2_weigjbC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_24' to 'ShuffleNetV2_biaskbM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs' to 'ShuffleNetV2_ShuflbW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_1_3x3' to 'ShuffleNetV2_weigmb6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_24_16x16_p' to 'ShuffleNetV2_buffncg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p' to 'ShuffleNetV2_buffocq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit0_outp' to 'ShuffleNetV2_downpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_0_outpu' to 'ShuffleNetV2_shufqcK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_1_outpu' to 'ShuffleNetV2_shufrcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_2_outpu' to 'ShuffleNetV2_shufsc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1' to 'ShuffleNetV2_weigtde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_48' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_48' to 'ShuffleNetV2_biasudo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs' to 'ShuffleNetV2_Shufvdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_1_3x3' to 'ShuffleNetV2_weigwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_48_8x8_p' to 'ShuffleNetV2_buffxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p' to 'ShuffleNetV2_buffyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit1_outp' to 'ShuffleNetV2_downzec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_0_outpu' to 'ShuffleNetV2_shufAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_1_outpu' to 'ShuffleNetV2_shufBew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_2_outpu' to 'ShuffleNetV2_shufCeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_3_outpu' to 'ShuffleNetV2_shufDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_4_outpu' to 'ShuffleNetV2_shufEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_5_outpu' to 'ShuffleNetV2_shufFfa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_6_outpu' to 'ShuffleNetV2_shufGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_7_outpu' to 'ShuffleNetV2_shufHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1' to 'ShuffleNetV2_weigIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_96' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_96' to 'ShuffleNetV2_biasJfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs' to 'ShuffleNetV2_ShufKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_1_3x3' to 'ShuffleNetV2_weigLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_96_4x4_p' to 'ShuffleNetV2_buffMgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p' to 'ShuffleNetV2_buffNgs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit2_outp' to 'ShuffleNetV2_downOgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_0_outpu' to 'ShuffleNetV2_shufPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_1_outpu' to 'ShuffleNetV2_shufQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu' to 'ShuffleNetV2_shufRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu_1' to 'ShuffleNetV2_shufShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output' to 'ShuffleNetV2_convThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'avgpool_output' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_avgpool_output' to 'ShuffleNetV2_avgpUhA' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShuffleNetV2'.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 729.847 MB.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_conveOg_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convfYi_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_fc_bg8j_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_imaghbi_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convibs_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigjbC_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigmb6_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffncg_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downpcA_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigtde_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasudo_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigwdI_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffxdS_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downzec_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigIfE_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasJfO_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigLf8_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffMgi_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downOgC_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_shufShg_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convThq_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1286.012 ; gain = 940.594 ; free physical = 8655 ; free virtual = 13005
INFO: [SYSC 207-301] Generating SystemC RTL for ShuffleNetV2.
INFO: [VHDL 208-304] Generating VHDL RTL for ShuffleNetV2.
INFO: [VLOG 209-307] Generating Verilog RTL for ShuffleNetV2.
INFO: [HLS 200-112] Total elapsed time: 88.26 seconds; peak allocated memory: 729.847 MB.
