<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4683" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4683{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4683{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4683{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4683{left:70px;bottom:716px;letter-spacing:0.13px;}
#t5_4683{left:152px;bottom:716px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4683{left:70px;bottom:692px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t7_4683{left:70px;bottom:675px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t8_4683{left:70px;bottom:658px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t9_4683{left:83px;bottom:998px;letter-spacing:-0.16px;}
#ta_4683{left:143px;bottom:998px;letter-spacing:-0.17px;}
#tb_4683{left:190px;bottom:998px;letter-spacing:-0.14px;}
#tc_4683{left:447px;bottom:998px;letter-spacing:-0.14px;}
#td_4683{left:541px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_4683{left:540px;bottom:981px;letter-spacing:-0.1px;}
#tf_4683{left:83px;bottom:956px;letter-spacing:-0.16px;}
#tg_4683{left:143px;bottom:956px;letter-spacing:-0.17px;}
#th_4683{left:190px;bottom:956px;letter-spacing:-0.14px;}
#ti_4683{left:447px;bottom:956px;letter-spacing:-0.14px;}
#tj_4683{left:541px;bottom:956px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_4683{left:540px;bottom:940px;letter-spacing:-0.1px;}
#tl_4683{left:83px;bottom:915px;letter-spacing:-0.16px;}
#tm_4683{left:143px;bottom:915px;letter-spacing:-0.17px;}
#tn_4683{left:190px;bottom:915px;letter-spacing:-0.14px;}
#to_4683{left:447px;bottom:915px;letter-spacing:-0.14px;}
#tp_4683{left:541px;bottom:915px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_4683{left:540px;bottom:898px;letter-spacing:-0.1px;}
#tr_4683{left:83px;bottom:874px;letter-spacing:-0.16px;}
#ts_4683{left:143px;bottom:874px;letter-spacing:-0.17px;}
#tt_4683{left:190px;bottom:874px;letter-spacing:-0.14px;}
#tu_4683{left:447px;bottom:874px;letter-spacing:-0.14px;}
#tv_4683{left:541px;bottom:874px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_4683{left:540px;bottom:857px;letter-spacing:-0.1px;}
#tx_4683{left:83px;bottom:833px;letter-spacing:-0.16px;}
#ty_4683{left:143px;bottom:833px;letter-spacing:-0.17px;}
#tz_4683{left:190px;bottom:833px;letter-spacing:-0.14px;}
#t10_4683{left:447px;bottom:833px;letter-spacing:-0.14px;}
#t11_4683{left:541px;bottom:833px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4683{left:540px;bottom:816px;letter-spacing:-0.1px;}
#t13_4683{left:83px;bottom:791px;letter-spacing:-0.16px;}
#t14_4683{left:143px;bottom:791px;letter-spacing:-0.17px;}
#t15_4683{left:190px;bottom:791px;letter-spacing:-0.14px;}
#t16_4683{left:447px;bottom:791px;letter-spacing:-0.14px;}
#t17_4683{left:541px;bottom:791px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_4683{left:540px;bottom:774px;letter-spacing:-0.1px;}
#t19_4683{left:216px;bottom:614px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1a_4683{left:302px;bottom:614px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1b_4683{left:101px;bottom:591px;letter-spacing:-0.12px;}
#t1c_4683{left:102px;bottom:574px;letter-spacing:-0.14px;}
#t1d_4683{left:232px;bottom:574px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1e_4683{left:470px;bottom:574px;letter-spacing:-0.15px;}
#t1f_4683{left:648px;bottom:574px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1g_4683{left:88px;bottom:550px;letter-spacing:-0.17px;}
#t1h_4683{left:144px;bottom:550px;letter-spacing:-0.16px;}
#t1i_4683{left:82px;bottom:525px;letter-spacing:-0.16px;}
#t1j_4683{left:143px;bottom:525px;letter-spacing:-0.18px;}
#t1k_4683{left:190px;bottom:525px;letter-spacing:-0.15px;}
#t1l_4683{left:448px;bottom:525px;letter-spacing:-0.14px;}
#t1m_4683{left:541px;bottom:525px;letter-spacing:-0.13px;}
#t1n_4683{left:541px;bottom:504px;letter-spacing:-0.12px;}
#t1o_4683{left:82px;bottom:480px;letter-spacing:-0.16px;}
#t1p_4683{left:143px;bottom:480px;letter-spacing:-0.17px;}
#t1q_4683{left:190px;bottom:480px;letter-spacing:-0.14px;}
#t1r_4683{left:448px;bottom:480px;letter-spacing:-0.13px;}
#t1s_4683{left:541px;bottom:480px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1t_4683{left:82px;bottom:455px;letter-spacing:-0.14px;}
#t1u_4683{left:143px;bottom:455px;letter-spacing:-0.17px;}
#t1v_4683{left:190px;bottom:455px;letter-spacing:-0.14px;}
#t1w_4683{left:448px;bottom:455px;letter-spacing:-0.12px;}
#t1x_4683{left:542px;bottom:455px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1y_4683{left:82px;bottom:431px;letter-spacing:-0.16px;}
#t1z_4683{left:143px;bottom:431px;letter-spacing:-0.17px;}
#t20_4683{left:190px;bottom:431px;letter-spacing:-0.14px;}
#t21_4683{left:448px;bottom:431px;letter-spacing:-0.12px;}
#t22_4683{left:541px;bottom:431px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t23_4683{left:83px;bottom:406px;letter-spacing:-0.16px;}
#t24_4683{left:143px;bottom:406px;letter-spacing:-0.17px;}
#t25_4683{left:190px;bottom:406px;letter-spacing:-0.14px;}
#t26_4683{left:448px;bottom:406px;letter-spacing:-0.12px;}
#t27_4683{left:542px;bottom:406px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t28_4683{left:82px;bottom:382px;letter-spacing:-0.16px;}
#t29_4683{left:143px;bottom:382px;letter-spacing:-0.17px;}
#t2a_4683{left:190px;bottom:382px;letter-spacing:-0.14px;}
#t2b_4683{left:448px;bottom:382px;letter-spacing:-0.12px;}
#t2c_4683{left:542px;bottom:382px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2d_4683{left:83px;bottom:357px;letter-spacing:-0.16px;}
#t2e_4683{left:143px;bottom:357px;letter-spacing:-0.17px;}
#t2f_4683{left:190px;bottom:357px;letter-spacing:-0.14px;}
#t2g_4683{left:448px;bottom:357px;letter-spacing:-0.12px;}
#t2h_4683{left:542px;bottom:357px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_4683{left:83px;bottom:333px;letter-spacing:-0.16px;}
#t2j_4683{left:143px;bottom:333px;letter-spacing:-0.17px;}
#t2k_4683{left:190px;bottom:333px;letter-spacing:-0.14px;}
#t2l_4683{left:448px;bottom:333px;letter-spacing:-0.12px;}
#t2m_4683{left:542px;bottom:333px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2n_4683{left:82px;bottom:309px;letter-spacing:-0.16px;}
#t2o_4683{left:143px;bottom:309px;letter-spacing:-0.17px;}
#t2p_4683{left:190px;bottom:309px;letter-spacing:-0.14px;}
#t2q_4683{left:448px;bottom:309px;letter-spacing:-0.12px;}
#t2r_4683{left:542px;bottom:309px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2s_4683{left:82px;bottom:284px;letter-spacing:-0.16px;}
#t2t_4683{left:143px;bottom:284px;letter-spacing:-0.17px;}
#t2u_4683{left:190px;bottom:284px;letter-spacing:-0.14px;}
#t2v_4683{left:448px;bottom:284px;letter-spacing:-0.12px;}
#t2w_4683{left:542px;bottom:284px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2x_4683{left:82px;bottom:260px;letter-spacing:-0.16px;}
#t2y_4683{left:143px;bottom:260px;letter-spacing:-0.17px;}
#t2z_4683{left:190px;bottom:260px;letter-spacing:-0.14px;}
#t30_4683{left:448px;bottom:260px;letter-spacing:-0.12px;}
#t31_4683{left:542px;bottom:260px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t32_4683{left:82px;bottom:235px;letter-spacing:-0.16px;}
#t33_4683{left:143px;bottom:235px;letter-spacing:-0.17px;}
#t34_4683{left:190px;bottom:235px;letter-spacing:-0.14px;}
#t35_4683{left:448px;bottom:235px;letter-spacing:-0.12px;}
#t36_4683{left:542px;bottom:235px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t37_4683{left:82px;bottom:211px;letter-spacing:-0.16px;}
#t38_4683{left:143px;bottom:211px;letter-spacing:-0.17px;}
#t39_4683{left:190px;bottom:211px;letter-spacing:-0.14px;}
#t3a_4683{left:448px;bottom:211px;letter-spacing:-0.12px;}
#t3b_4683{left:542px;bottom:211px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t3c_4683{left:82px;bottom:186px;letter-spacing:-0.16px;}
#t3d_4683{left:143px;bottom:186px;letter-spacing:-0.17px;}
#t3e_4683{left:190px;bottom:186px;letter-spacing:-0.14px;}
#t3f_4683{left:448px;bottom:186px;letter-spacing:-0.12px;}
#t3g_4683{left:542px;bottom:186px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t3h_4683{left:82px;bottom:162px;letter-spacing:-0.16px;}
#t3i_4683{left:143px;bottom:162px;letter-spacing:-0.15px;}
#t3j_4683{left:190px;bottom:162px;letter-spacing:-0.16px;}
#t3k_4683{left:448px;bottom:162px;letter-spacing:-0.14px;}
#t3l_4683{left:541px;bottom:162px;letter-spacing:-0.12px;}
#t3m_4683{left:82px;bottom:137px;letter-spacing:-0.17px;}
#t3n_4683{left:143px;bottom:137px;letter-spacing:-0.17px;}
#t3o_4683{left:190px;bottom:137px;letter-spacing:-0.15px;}
#t3p_4683{left:448px;bottom:137px;letter-spacing:-0.13px;}
#t3q_4683{left:541px;bottom:137px;letter-spacing:-0.12px;}
#t3r_4683{left:82px;bottom:113px;letter-spacing:-0.16px;}
#t3s_4683{left:139px;bottom:113px;letter-spacing:-0.16px;}
#t3t_4683{left:190px;bottom:113px;letter-spacing:-0.14px;}
#t3u_4683{left:448px;bottom:113px;letter-spacing:-0.13px;}
#t3v_4683{left:541px;bottom:113px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t3w_4683{left:724px;bottom:113px;}
#t3x_4683{left:727px;bottom:113px;letter-spacing:-0.13px;}
#t3y_4683{left:155px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t3z_4683{left:241px;bottom:1086px;letter-spacing:0.12px;}
#t40_4683{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t41_4683{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t42_4683{left:232px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t43_4683{left:469px;bottom:1046px;letter-spacing:-0.13px;}
#t44_4683{left:648px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t45_4683{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t46_4683{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4683{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4683{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4683{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4683{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4683{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4683{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4683{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_4683{font-size:14px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4683" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4683Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4683" style="-webkit-user-select: none;"><object width="935" height="1210" data="4683/4683.svg" type="image/svg+xml" id="pdf4683" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4683" class="t s1_4683">Vol. 4 </span><span id="t2_4683" class="t s1_4683">2-161 </span>
<span id="t3_4683" class="t s2_4683">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4683" class="t s3_4683">2.8.2 </span><span id="t5_4683" class="t s3_4683">Additional MSRs in the Intel® Xeon® Processor 7500 Series </span>
<span id="t6_4683" class="t s4_4683">The Intel Xeon Processor 7500 series supports MSRs listed in Table 2-15 (except MSR address 1ADH) and addi- </span>
<span id="t7_4683" class="t s4_4683">tional model-specific registers listed in Table 2-17. These processors have a CPUID Signature </span>
<span id="t8_4683" class="t s4_4683">DisplayFamily_DisplayModel value of 06_2EH. </span>
<span id="t9_4683" class="t s5_4683">3C2H </span><span id="ta_4683" class="t s5_4683">946 </span><span id="tb_4683" class="t s5_4683">MSR_UNCORE_PERFEVTSEL2 </span><span id="tc_4683" class="t s5_4683">Package </span><span id="td_4683" class="t s5_4683">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="te_4683" class="t s5_4683">Configuration Facility.” </span>
<span id="tf_4683" class="t s5_4683">3C3H </span><span id="tg_4683" class="t s5_4683">947 </span><span id="th_4683" class="t s5_4683">MSR_UNCORE_PERFEVTSEL3 </span><span id="ti_4683" class="t s5_4683">Package </span><span id="tj_4683" class="t s5_4683">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="tk_4683" class="t s5_4683">Configuration Facility.” </span>
<span id="tl_4683" class="t s5_4683">3C4H </span><span id="tm_4683" class="t s5_4683">948 </span><span id="tn_4683" class="t s5_4683">MSR_UNCORE_PERFEVTSEL4 </span><span id="to_4683" class="t s5_4683">Package </span><span id="tp_4683" class="t s5_4683">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="tq_4683" class="t s5_4683">Configuration Facility.” </span>
<span id="tr_4683" class="t s5_4683">3C5H </span><span id="ts_4683" class="t s5_4683">949 </span><span id="tt_4683" class="t s5_4683">MSR_UNCORE_PERFEVTSEL5 </span><span id="tu_4683" class="t s5_4683">Package </span><span id="tv_4683" class="t s5_4683">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="tw_4683" class="t s5_4683">Configuration Facility.” </span>
<span id="tx_4683" class="t s5_4683">3C6H </span><span id="ty_4683" class="t s5_4683">950 </span><span id="tz_4683" class="t s5_4683">MSR_UNCORE_PERFEVTSEL6 </span><span id="t10_4683" class="t s5_4683">Package </span><span id="t11_4683" class="t s5_4683">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t12_4683" class="t s5_4683">Configuration Facility.” </span>
<span id="t13_4683" class="t s5_4683">3C7H </span><span id="t14_4683" class="t s5_4683">951 </span><span id="t15_4683" class="t s5_4683">MSR_UNCORE_PERFEVTSEL7 </span><span id="t16_4683" class="t s5_4683">Package </span><span id="t17_4683" class="t s5_4683">See Section 20.3.1.2.2, “Uncore Performance Event </span>
<span id="t18_4683" class="t s5_4683">Configuration Facility.” </span>
<span id="t19_4683" class="t s6_4683">Table 2-17. </span><span id="t1a_4683" class="t s6_4683">Additional MSRs in the Intel® Xeon® Processor 7500 Series </span>
<span id="t1b_4683" class="t s7_4683">Register </span>
<span id="t1c_4683" class="t s7_4683">Address </span><span id="t1d_4683" class="t s7_4683">Register Name / Bit Fields </span><span id="t1e_4683" class="t s7_4683">Scope </span><span id="t1f_4683" class="t s7_4683">Bit Description </span>
<span id="t1g_4683" class="t s7_4683">Hex </span><span id="t1h_4683" class="t s7_4683">Dec </span>
<span id="t1i_4683" class="t s5_4683">1ADH </span><span id="t1j_4683" class="t s5_4683">429 </span><span id="t1k_4683" class="t s5_4683">MSR_TURBO_RATIO_LIMIT </span><span id="t1l_4683" class="t s5_4683">Package </span><span id="t1m_4683" class="t s5_4683">Reserved </span>
<span id="t1n_4683" class="t s5_4683">Attempt to read/write will cause #UD. </span>
<span id="t1o_4683" class="t s5_4683">289H </span><span id="t1p_4683" class="t s5_4683">649 </span><span id="t1q_4683" class="t s5_4683">IA32_MC9_CTL2 </span><span id="t1r_4683" class="t s5_4683">Package </span><span id="t1s_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t1t_4683" class="t s5_4683">28AH </span><span id="t1u_4683" class="t s5_4683">650 </span><span id="t1v_4683" class="t s5_4683">IA32_MC10_CTL2 </span><span id="t1w_4683" class="t s5_4683">Package </span><span id="t1x_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t1y_4683" class="t s5_4683">28BH </span><span id="t1z_4683" class="t s5_4683">651 </span><span id="t20_4683" class="t s5_4683">IA32_MC11_CTL2 </span><span id="t21_4683" class="t s5_4683">Package </span><span id="t22_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t23_4683" class="t s5_4683">28CH </span><span id="t24_4683" class="t s5_4683">652 </span><span id="t25_4683" class="t s5_4683">IA32_MC12_CTL2 </span><span id="t26_4683" class="t s5_4683">Package </span><span id="t27_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t28_4683" class="t s5_4683">28DH </span><span id="t29_4683" class="t s5_4683">653 </span><span id="t2a_4683" class="t s5_4683">IA32_MC13_CTL2 </span><span id="t2b_4683" class="t s5_4683">Package </span><span id="t2c_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t2d_4683" class="t s5_4683">28EH </span><span id="t2e_4683" class="t s5_4683">654 </span><span id="t2f_4683" class="t s5_4683">IA32_MC14_CTL2 </span><span id="t2g_4683" class="t s5_4683">Package </span><span id="t2h_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t2i_4683" class="t s5_4683">28FH </span><span id="t2j_4683" class="t s5_4683">655 </span><span id="t2k_4683" class="t s5_4683">IA32_MC15_CTL2 </span><span id="t2l_4683" class="t s5_4683">Package </span><span id="t2m_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t2n_4683" class="t s5_4683">290H </span><span id="t2o_4683" class="t s5_4683">656 </span><span id="t2p_4683" class="t s5_4683">IA32_MC16_CTL2 </span><span id="t2q_4683" class="t s5_4683">Package </span><span id="t2r_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t2s_4683" class="t s5_4683">291H </span><span id="t2t_4683" class="t s5_4683">657 </span><span id="t2u_4683" class="t s5_4683">IA32_MC17_CTL2 </span><span id="t2v_4683" class="t s5_4683">Package </span><span id="t2w_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t2x_4683" class="t s5_4683">292H </span><span id="t2y_4683" class="t s5_4683">658 </span><span id="t2z_4683" class="t s5_4683">IA32_MC18_CTL2 </span><span id="t30_4683" class="t s5_4683">Package </span><span id="t31_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t32_4683" class="t s5_4683">293H </span><span id="t33_4683" class="t s5_4683">659 </span><span id="t34_4683" class="t s5_4683">IA32_MC19_CTL2 </span><span id="t35_4683" class="t s5_4683">Package </span><span id="t36_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t37_4683" class="t s5_4683">294H </span><span id="t38_4683" class="t s5_4683">660 </span><span id="t39_4683" class="t s5_4683">IA32_MC20_CTL2 </span><span id="t3a_4683" class="t s5_4683">Package </span><span id="t3b_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t3c_4683" class="t s5_4683">295H </span><span id="t3d_4683" class="t s5_4683">661 </span><span id="t3e_4683" class="t s5_4683">IA32_MC21_CTL2 </span><span id="t3f_4683" class="t s5_4683">Package </span><span id="t3g_4683" class="t s5_4683">See Table 2-2. </span>
<span id="t3h_4683" class="t s5_4683">394H </span><span id="t3i_4683" class="t s5_4683">816 </span><span id="t3j_4683" class="t s5_4683">MSR_W_PMON_FIXED_CTR </span><span id="t3k_4683" class="t s5_4683">Package </span><span id="t3l_4683" class="t s5_4683">Uncore W-box perfmon fixed counter. </span>
<span id="t3m_4683" class="t s5_4683">395H </span><span id="t3n_4683" class="t s5_4683">817 </span><span id="t3o_4683" class="t s5_4683">MSR_W_PMON_FIXED_CTR_CTL </span><span id="t3p_4683" class="t s5_4683">Package </span><span id="t3q_4683" class="t s5_4683">Uncore U-box perfmon fixed counter control MSR. </span>
<span id="t3r_4683" class="t s5_4683">424H </span><span id="t3s_4683" class="t s5_4683">1060 </span><span id="t3t_4683" class="t s5_4683">IA32_MC9_CTL </span><span id="t3u_4683" class="t s5_4683">Package </span><span id="t3v_4683" class="t s5_4683">See Section 16.3.2.1, “IA32_MC</span><span id="t3w_4683" class="t s8_4683">i</span><span id="t3x_4683" class="t s5_4683">_CTL MSRs.” </span>
<span id="t3y_4683" class="t s6_4683">Table 2-16. </span><span id="t3z_4683" class="t s6_4683">Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series (Contd.) </span>
<span id="t40_4683" class="t s7_4683">Register </span>
<span id="t41_4683" class="t s7_4683">Address </span><span id="t42_4683" class="t s7_4683">Register Name / Bit Fields </span><span id="t43_4683" class="t s7_4683">Scope </span><span id="t44_4683" class="t s7_4683">Bit Description </span>
<span id="t45_4683" class="t s7_4683">Hex </span><span id="t46_4683" class="t s7_4683">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
