JDF B
// Created by Version 1.3 
PROJECT Prep-9 Memory Map
DESIGN prep_9 Normal
DEVKIT LC4256ZE-5TN100C
ENTRY ABEL/Schematic
STIMULUS prep_9.abv
MODULE prep9.abl
MODSTYLE prep9 Normal
MODULE p9_top.abl
MODSTYLE p9_top Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE p9_top
