
simpleserial-target-CWLITEARM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001628  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080017b0  080017b0  000027b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001814  08001814  0000281c  2**0
                  CONTENTS
  4 .ARM          00000000  08001814  08001814  0000281c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001814  0800181c  0000281c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001814  08001814  00002814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001818  08001818  00002818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0000281c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000000  0800181c  00003000  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000158  0800181c  00003158  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000281c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004672  00000000  00000000  00002846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ca1  00000000  00000000  00006eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000241d  00000000  00000000  00007b59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000238  00000000  00000000  00009f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000498  00000000  00000000  0000a1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000027a0  00000000  00000000  0000a648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000016cf  00000000  00000000  0000cde8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000001e  00000000  00000000  0000e4b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000618  00000000  00000000  0000e4d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000144  00000000  00000000  0000eaf0  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000031  00000000  00000000  0000ec34  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line_str 00000094  00000000  00000000  0000ec65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_loclists 00000054  00000000  00000000  0000ecf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_rnglists 00000013  00000000  00000000  0000ed4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__aeabi_fmul>:
 8000188:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800018c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000190:	bf1e      	ittt	ne
 8000192:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000196:	ea92 0f0c 	teqne	r2, ip
 800019a:	ea93 0f0c 	teqne	r3, ip
 800019e:	d06f      	beq.n	8000280 <__aeabi_fmul+0xf8>
 80001a0:	441a      	add	r2, r3
 80001a2:	ea80 0c01 	eor.w	ip, r0, r1
 80001a6:	0240      	lsls	r0, r0, #9
 80001a8:	bf18      	it	ne
 80001aa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80001ae:	d01e      	beq.n	80001ee <__aeabi_fmul+0x66>
 80001b0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80001b4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001b8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001bc:	fba0 3101 	umull	r3, r1, r0, r1
 80001c0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80001c4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001c8:	bf3e      	ittt	cc
 80001ca:	0049      	lslcc	r1, r1, #1
 80001cc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001d0:	005b      	lslcc	r3, r3, #1
 80001d2:	ea40 0001 	orr.w	r0, r0, r1
 80001d6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001da:	2afd      	cmp	r2, #253	@ 0xfd
 80001dc:	d81d      	bhi.n	800021a <__aeabi_fmul+0x92>
 80001de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001e2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001e6:	bf08      	it	eq
 80001e8:	f020 0001 	biceq.w	r0, r0, #1
 80001ec:	4770      	bx	lr
 80001ee:	f090 0f00 	teq	r0, #0
 80001f2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001f6:	bf08      	it	eq
 80001f8:	0249      	lsleq	r1, r1, #9
 80001fa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001fe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000202:	3a7f      	subs	r2, #127	@ 0x7f
 8000204:	bfc2      	ittt	gt
 8000206:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800020a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800020e:	4770      	bxgt	lr
 8000210:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000214:	f04f 0300 	mov.w	r3, #0
 8000218:	3a01      	subs	r2, #1
 800021a:	dc5d      	bgt.n	80002d8 <__aeabi_fmul+0x150>
 800021c:	f112 0f19 	cmn.w	r2, #25
 8000220:	bfdc      	itt	le
 8000222:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000226:	4770      	bxle	lr
 8000228:	f1c2 0200 	rsb	r2, r2, #0
 800022c:	0041      	lsls	r1, r0, #1
 800022e:	fa21 f102 	lsr.w	r1, r1, r2
 8000232:	f1c2 0220 	rsb	r2, r2, #32
 8000236:	fa00 fc02 	lsl.w	ip, r0, r2
 800023a:	ea5f 0031 	movs.w	r0, r1, rrx
 800023e:	f140 0000 	adc.w	r0, r0, #0
 8000242:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000246:	bf08      	it	eq
 8000248:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800024c:	4770      	bx	lr
 800024e:	f092 0f00 	teq	r2, #0
 8000252:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000256:	bf02      	ittt	eq
 8000258:	0040      	lsleq	r0, r0, #1
 800025a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800025e:	3a01      	subeq	r2, #1
 8000260:	d0f9      	beq.n	8000256 <__aeabi_fmul+0xce>
 8000262:	ea40 000c 	orr.w	r0, r0, ip
 8000266:	f093 0f00 	teq	r3, #0
 800026a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800026e:	bf02      	ittt	eq
 8000270:	0049      	lsleq	r1, r1, #1
 8000272:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000276:	3b01      	subeq	r3, #1
 8000278:	d0f9      	beq.n	800026e <__aeabi_fmul+0xe6>
 800027a:	ea41 010c 	orr.w	r1, r1, ip
 800027e:	e78f      	b.n	80001a0 <__aeabi_fmul+0x18>
 8000280:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	bf18      	it	ne
 800028a:	ea93 0f0c 	teqne	r3, ip
 800028e:	d00a      	beq.n	80002a6 <__aeabi_fmul+0x11e>
 8000290:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000294:	bf18      	it	ne
 8000296:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800029a:	d1d8      	bne.n	800024e <__aeabi_fmul+0xc6>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002a4:	4770      	bx	lr
 80002a6:	f090 0f00 	teq	r0, #0
 80002aa:	bf17      	itett	ne
 80002ac:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80002b0:	4608      	moveq	r0, r1
 80002b2:	f091 0f00 	teqne	r1, #0
 80002b6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80002ba:	d014      	beq.n	80002e6 <__aeabi_fmul+0x15e>
 80002bc:	ea92 0f0c 	teq	r2, ip
 80002c0:	d101      	bne.n	80002c6 <__aeabi_fmul+0x13e>
 80002c2:	0242      	lsls	r2, r0, #9
 80002c4:	d10f      	bne.n	80002e6 <__aeabi_fmul+0x15e>
 80002c6:	ea93 0f0c 	teq	r3, ip
 80002ca:	d103      	bne.n	80002d4 <__aeabi_fmul+0x14c>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	bf18      	it	ne
 80002d0:	4608      	movne	r0, r1
 80002d2:	d108      	bne.n	80002e6 <__aeabi_fmul+0x15e>
 80002d4:	ea80 0001 	eor.w	r0, r0, r1
 80002d8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002dc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002e0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002e4:	4770      	bx	lr
 80002e6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002ea:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_frsub>:
 80002f0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__addsf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_fsub>:
 80002f8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080002fc <__addsf3>:
 80002fc:	0042      	lsls	r2, r0, #1
 80002fe:	bf1f      	itttt	ne
 8000300:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000304:	ea92 0f03 	teqne	r2, r3
 8000308:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800030c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000310:	d06a      	beq.n	80003e8 <__addsf3+0xec>
 8000312:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000316:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800031a:	bfc1      	itttt	gt
 800031c:	18d2      	addgt	r2, r2, r3
 800031e:	4041      	eorgt	r1, r0
 8000320:	4048      	eorgt	r0, r1
 8000322:	4041      	eorgt	r1, r0
 8000324:	bfb8      	it	lt
 8000326:	425b      	neglt	r3, r3
 8000328:	2b19      	cmp	r3, #25
 800032a:	bf88      	it	hi
 800032c:	4770      	bxhi	lr
 800032e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000332:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000336:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800033a:	bf18      	it	ne
 800033c:	4240      	negne	r0, r0
 800033e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000342:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000346:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800034a:	bf18      	it	ne
 800034c:	4249      	negne	r1, r1
 800034e:	ea92 0f03 	teq	r2, r3
 8000352:	d03f      	beq.n	80003d4 <__addsf3+0xd8>
 8000354:	f1a2 0201 	sub.w	r2, r2, #1
 8000358:	fa41 fc03 	asr.w	ip, r1, r3
 800035c:	eb10 000c 	adds.w	r0, r0, ip
 8000360:	f1c3 0320 	rsb	r3, r3, #32
 8000364:	fa01 f103 	lsl.w	r1, r1, r3
 8000368:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800036c:	d502      	bpl.n	8000374 <__addsf3+0x78>
 800036e:	4249      	negs	r1, r1
 8000370:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000374:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000378:	d313      	bcc.n	80003a2 <__addsf3+0xa6>
 800037a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800037e:	d306      	bcc.n	800038e <__addsf3+0x92>
 8000380:	0840      	lsrs	r0, r0, #1
 8000382:	ea4f 0131 	mov.w	r1, r1, rrx
 8000386:	f102 0201 	add.w	r2, r2, #1
 800038a:	2afe      	cmp	r2, #254	@ 0xfe
 800038c:	d251      	bcs.n	8000432 <__addsf3+0x136>
 800038e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000392:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000396:	bf08      	it	eq
 8000398:	f020 0001 	biceq.w	r0, r0, #1
 800039c:	ea40 0003 	orr.w	r0, r0, r3
 80003a0:	4770      	bx	lr
 80003a2:	0049      	lsls	r1, r1, #1
 80003a4:	eb40 0000 	adc.w	r0, r0, r0
 80003a8:	3a01      	subs	r2, #1
 80003aa:	bf28      	it	cs
 80003ac:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80003b0:	d2ed      	bcs.n	800038e <__addsf3+0x92>
 80003b2:	fab0 fc80 	clz	ip, r0
 80003b6:	f1ac 0c08 	sub.w	ip, ip, #8
 80003ba:	ebb2 020c 	subs.w	r2, r2, ip
 80003be:	fa00 f00c 	lsl.w	r0, r0, ip
 80003c2:	bfaa      	itet	ge
 80003c4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80003c8:	4252      	neglt	r2, r2
 80003ca:	4318      	orrge	r0, r3
 80003cc:	bfbc      	itt	lt
 80003ce:	40d0      	lsrlt	r0, r2
 80003d0:	4318      	orrlt	r0, r3
 80003d2:	4770      	bx	lr
 80003d4:	f092 0f00 	teq	r2, #0
 80003d8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80003dc:	bf06      	itte	eq
 80003de:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80003e2:	3201      	addeq	r2, #1
 80003e4:	3b01      	subne	r3, #1
 80003e6:	e7b5      	b.n	8000354 <__addsf3+0x58>
 80003e8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003f0:	bf18      	it	ne
 80003f2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003f6:	d021      	beq.n	800043c <__addsf3+0x140>
 80003f8:	ea92 0f03 	teq	r2, r3
 80003fc:	d004      	beq.n	8000408 <__addsf3+0x10c>
 80003fe:	f092 0f00 	teq	r2, #0
 8000402:	bf08      	it	eq
 8000404:	4608      	moveq	r0, r1
 8000406:	4770      	bx	lr
 8000408:	ea90 0f01 	teq	r0, r1
 800040c:	bf1c      	itt	ne
 800040e:	2000      	movne	r0, #0
 8000410:	4770      	bxne	lr
 8000412:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000416:	d104      	bne.n	8000422 <__addsf3+0x126>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	bf28      	it	cs
 800041c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000420:	4770      	bx	lr
 8000422:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000426:	bf3c      	itt	cc
 8000428:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800042c:	4770      	bxcc	lr
 800042e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000432:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000436:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800043a:	4770      	bx	lr
 800043c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000440:	bf16      	itet	ne
 8000442:	4608      	movne	r0, r1
 8000444:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000448:	4601      	movne	r1, r0
 800044a:	0242      	lsls	r2, r0, #9
 800044c:	bf06      	itte	eq
 800044e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000452:	ea90 0f01 	teqeq	r0, r1
 8000456:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800045a:	4770      	bx	lr

0800045c <__aeabi_ui2f>:
 800045c:	f04f 0300 	mov.w	r3, #0
 8000460:	e004      	b.n	800046c <__aeabi_i2f+0x8>
 8000462:	bf00      	nop

08000464 <__aeabi_i2f>:
 8000464:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000468:	bf48      	it	mi
 800046a:	4240      	negmi	r0, r0
 800046c:	ea5f 0c00 	movs.w	ip, r0
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000478:	4601      	mov	r1, r0
 800047a:	f04f 0000 	mov.w	r0, #0
 800047e:	e01c      	b.n	80004ba <__aeabi_l2f+0x2a>

08000480 <__aeabi_ul2f>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	f04f 0300 	mov.w	r3, #0
 800048c:	e00a      	b.n	80004a4 <__aeabi_l2f+0x14>
 800048e:	bf00      	nop

08000490 <__aeabi_l2f>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800049c:	d502      	bpl.n	80004a4 <__aeabi_l2f+0x14>
 800049e:	4240      	negs	r0, r0
 80004a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a4:	ea5f 0c01 	movs.w	ip, r1
 80004a8:	bf02      	ittt	eq
 80004aa:	4684      	moveq	ip, r0
 80004ac:	4601      	moveq	r1, r0
 80004ae:	2000      	moveq	r0, #0
 80004b0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80004b4:	bf08      	it	eq
 80004b6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80004ba:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80004be:	fabc f28c 	clz	r2, ip
 80004c2:	3a08      	subs	r2, #8
 80004c4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80004c8:	db10      	blt.n	80004ec <__aeabi_l2f+0x5c>
 80004ca:	fa01 fc02 	lsl.w	ip, r1, r2
 80004ce:	4463      	add	r3, ip
 80004d0:	fa00 fc02 	lsl.w	ip, r0, r2
 80004d4:	f1c2 0220 	rsb	r2, r2, #32
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	fa20 f202 	lsr.w	r2, r0, r2
 80004e0:	eb43 0002 	adc.w	r0, r3, r2
 80004e4:	bf08      	it	eq
 80004e6:	f020 0001 	biceq.w	r0, r0, #1
 80004ea:	4770      	bx	lr
 80004ec:	f102 0220 	add.w	r2, r2, #32
 80004f0:	fa01 fc02 	lsl.w	ip, r1, r2
 80004f4:	f1c2 0220 	rsb	r2, r2, #32
 80004f8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004fc:	fa21 f202 	lsr.w	r2, r1, r2
 8000500:	eb43 0002 	adc.w	r0, r3, r2
 8000504:	bf08      	it	eq
 8000506:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800050a:	4770      	bx	lr

0800050c <__gesf2>:
 800050c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000510:	e006      	b.n	8000520 <__cmpsf2+0x4>
 8000512:	bf00      	nop

08000514 <__lesf2>:
 8000514:	f04f 0c01 	mov.w	ip, #1
 8000518:	e002      	b.n	8000520 <__cmpsf2+0x4>
 800051a:	bf00      	nop

0800051c <__cmpsf2>:
 800051c:	f04f 0c01 	mov.w	ip, #1
 8000520:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000524:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000528:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800052c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000530:	bf18      	it	ne
 8000532:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000536:	d011      	beq.n	800055c <__cmpsf2+0x40>
 8000538:	b001      	add	sp, #4
 800053a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800053e:	bf18      	it	ne
 8000540:	ea90 0f01 	teqne	r0, r1
 8000544:	bf58      	it	pl
 8000546:	ebb2 0003 	subspl.w	r0, r2, r3
 800054a:	bf88      	it	hi
 800054c:	17c8      	asrhi	r0, r1, #31
 800054e:	bf38      	it	cc
 8000550:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000554:	bf18      	it	ne
 8000556:	f040 0001 	orrne.w	r0, r0, #1
 800055a:	4770      	bx	lr
 800055c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000560:	d102      	bne.n	8000568 <__cmpsf2+0x4c>
 8000562:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000566:	d105      	bne.n	8000574 <__cmpsf2+0x58>
 8000568:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800056c:	d1e4      	bne.n	8000538 <__cmpsf2+0x1c>
 800056e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000572:	d0e1      	beq.n	8000538 <__cmpsf2+0x1c>
 8000574:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <__aeabi_cfrcmple>:
 800057c:	4684      	mov	ip, r0
 800057e:	4608      	mov	r0, r1
 8000580:	4661      	mov	r1, ip
 8000582:	e7ff      	b.n	8000584 <__aeabi_cfcmpeq>

08000584 <__aeabi_cfcmpeq>:
 8000584:	b50f      	push	{r0, r1, r2, r3, lr}
 8000586:	f7ff ffc9 	bl	800051c <__cmpsf2>
 800058a:	2800      	cmp	r0, #0
 800058c:	bf48      	it	mi
 800058e:	f110 0f00 	cmnmi.w	r0, #0
 8000592:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000594 <__aeabi_fcmpeq>:
 8000594:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000598:	f7ff fff4 	bl	8000584 <__aeabi_cfcmpeq>
 800059c:	bf0c      	ite	eq
 800059e:	2001      	moveq	r0, #1
 80005a0:	2000      	movne	r0, #0
 80005a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005a6:	bf00      	nop

080005a8 <__aeabi_fcmplt>:
 80005a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ac:	f7ff ffea 	bl	8000584 <__aeabi_cfcmpeq>
 80005b0:	bf34      	ite	cc
 80005b2:	2001      	movcc	r0, #1
 80005b4:	2000      	movcs	r0, #0
 80005b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ba:	bf00      	nop

080005bc <__aeabi_fcmple>:
 80005bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c0:	f7ff ffe0 	bl	8000584 <__aeabi_cfcmpeq>
 80005c4:	bf94      	ite	ls
 80005c6:	2001      	movls	r0, #1
 80005c8:	2000      	movhi	r0, #0
 80005ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ce:	bf00      	nop

080005d0 <__aeabi_fcmpge>:
 80005d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d4:	f7ff ffd2 	bl	800057c <__aeabi_cfrcmple>
 80005d8:	bf94      	ite	ls
 80005da:	2001      	movls	r0, #1
 80005dc:	2000      	movhi	r0, #0
 80005de:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e2:	bf00      	nop

080005e4 <__aeabi_fcmpgt>:
 80005e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005e8:	f7ff ffc8 	bl	800057c <__aeabi_cfrcmple>
 80005ec:	bf34      	ite	cc
 80005ee:	2001      	movcc	r0, #1
 80005f0:	2000      	movcs	r0, #0
 80005f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005f6:	bf00      	nop

080005f8 <__do_global_dtors_aux>:
 80005f8:	b510      	push	{r4, lr}
 80005fa:	4c05      	ldr	r4, [pc, #20]	@ (8000610 <__do_global_dtors_aux+0x18>)
 80005fc:	7823      	ldrb	r3, [r4, #0]
 80005fe:	b933      	cbnz	r3, 800060e <__do_global_dtors_aux+0x16>
 8000600:	4b04      	ldr	r3, [pc, #16]	@ (8000614 <__do_global_dtors_aux+0x1c>)
 8000602:	b113      	cbz	r3, 800060a <__do_global_dtors_aux+0x12>
 8000604:	4804      	ldr	r0, [pc, #16]	@ (8000618 <__do_global_dtors_aux+0x20>)
 8000606:	f3af 8000 	nop.w
 800060a:	2301      	movs	r3, #1
 800060c:	7023      	strb	r3, [r4, #0]
 800060e:	bd10      	pop	{r4, pc}
 8000610:	2000013c 	.word	0x2000013c
 8000614:	00000000 	.word	0x00000000
 8000618:	08001798 	.word	0x08001798

0800061c <frame_dummy>:
 800061c:	b508      	push	{r3, lr}
 800061e:	4b03      	ldr	r3, [pc, #12]	@ (800062c <frame_dummy+0x10>)
 8000620:	b11b      	cbz	r3, 800062a <frame_dummy+0xe>
 8000622:	4903      	ldr	r1, [pc, #12]	@ (8000630 <frame_dummy+0x14>)
 8000624:	4803      	ldr	r0, [pc, #12]	@ (8000634 <frame_dummy+0x18>)
 8000626:	f3af 8000 	nop.w
 800062a:	bd08      	pop	{r3, pc}
 800062c:	00000000 	.word	0x00000000
 8000630:	20000140 	.word	0x20000140
 8000634:	08001798 	.word	0x08001798

08000638 <handle>:

//     return 0;
// }

uint8_t handle(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t *buf)
{
 8000638:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    // 1. Make trigger OBVIOUS - longer delay
    trigger_high();
 800063a:	f000 fa7f 	bl	8000b3c <trigger_high>
    
    // 2. Add artificial delay to make trigger visible
    for(volatile int i = 0; i < 100000; i++); // ~50ms delay
 800063e:	2300      	movs	r3, #0
 8000640:	4a17      	ldr	r2, [pc, #92]	@ (80006a0 <handle+0x68>)
 8000642:	9301      	str	r3, [sp, #4]
 8000644:	9b01      	ldr	r3, [sp, #4]
 8000646:	4293      	cmp	r3, r2
 8000648:	dd21      	ble.n	800068e <handle+0x56>
    
    // 3. Run neural network
    float output = network_forward(input_fixed);
 800064a:	4816      	ldr	r0, [pc, #88]	@ (80006a4 <handle+0x6c>)
 800064c:	f000 f840 	bl	80006d0 <network_forward>
    
    // 4. More delay before turning off
    for(volatile int i = 0; i < 100000; i++);
 8000650:	2300      	movs	r3, #0
 8000652:	4a13      	ldr	r2, [pc, #76]	@ (80006a0 <handle+0x68>)
 8000654:	9302      	str	r3, [sp, #8]
    float output = network_forward(input_fixed);
 8000656:	4604      	mov	r4, r0
    for(volatile int i = 0; i < 100000; i++);
 8000658:	9b02      	ldr	r3, [sp, #8]
 800065a:	4293      	cmp	r3, r2
 800065c:	dd1b      	ble.n	8000696 <handle+0x5e>
    
    trigger_low();
 800065e:	f000 fa74 	bl	8000b4a <trigger_low>
    
    uint8_t response[4];
    response[0] = ((uint8_t*)&output)[0];
    response[1] = ((uint8_t*)&output)[1];
 8000662:	f3c4 2307 	ubfx	r3, r4, #8, #8
    response[2] = ((uint8_t*)&output)[2];
    response[3] = ((uint8_t*)&output)[3];
 8000666:	f3c4 6007 	ubfx	r0, r4, #24, #8
    response[1] = ((uint8_t*)&output)[1];
 800066a:	f88d 300d 	strb.w	r3, [sp, #13]
    response[3] = ((uint8_t*)&output)[3];
 800066e:	f88d 000f 	strb.w	r0, [sp, #15]
    response[2] = ((uint8_t*)&output)[2];
 8000672:	f3c4 4307 	ubfx	r3, r4, #16, #8
    
    simpleserial_put('r', 4, response);
 8000676:	aa03      	add	r2, sp, #12
 8000678:	2104      	movs	r1, #4
 800067a:	2072      	movs	r0, #114	@ 0x72
    response[0] = ((uint8_t*)&output)[0];
 800067c:	f88d 400c 	strb.w	r4, [sp, #12]
    response[2] = ((uint8_t*)&output)[2];
 8000680:	f88d 300e 	strb.w	r3, [sp, #14]
    simpleserial_put('r', 4, response);
 8000684:	f000 f8f2 	bl	800086c <simpleserial_put>

    return 0;
}
 8000688:	2000      	movs	r0, #0
 800068a:	b004      	add	sp, #16
 800068c:	bd10      	pop	{r4, pc}
    for(volatile int i = 0; i < 100000; i++); // ~50ms delay
 800068e:	9b01      	ldr	r3, [sp, #4]
 8000690:	3301      	adds	r3, #1
 8000692:	9301      	str	r3, [sp, #4]
 8000694:	e7d6      	b.n	8000644 <handle+0xc>
    for(volatile int i = 0; i < 100000; i++);
 8000696:	9b02      	ldr	r3, [sp, #8]
 8000698:	3301      	adds	r3, #1
 800069a:	9302      	str	r3, [sp, #8]
 800069c:	e7dc      	b.n	8000658 <handle+0x20>
 800069e:	bf00      	nop
 80006a0:	0001869f 	.word	0x0001869f
 80006a4:	080017b0 	.word	0x080017b0

080006a8 <main>:

int main(void)
{
 80006a8:	b508      	push	{r3, lr}
    platform_init();
 80006aa:	f000 f9a7 	bl	80009fc <platform_init>
    init_uart();
 80006ae:	f000 f9e3 	bl	8000a78 <init_uart>
    trigger_setup();
 80006b2:	f000 fa1f 	bl	8000af4 <trigger_setup>

    simpleserial_init();
 80006b6:	f000 f8c7 	bl	8000848 <simpleserial_init>

    // 'p' command, expects 0 bytes
    simpleserial_addcmd('p', 0, handle);
 80006ba:	4a04      	ldr	r2, [pc, #16]	@ (80006cc <main+0x24>)
 80006bc:	2100      	movs	r1, #0
 80006be:	2070      	movs	r0, #112	@ 0x70
 80006c0:	f000 f8a8 	bl	8000814 <simpleserial_addcmd>

    while (1)
        simpleserial_get();
 80006c4:	f000 f92c 	bl	8000920 <simpleserial_get>
    while (1)
 80006c8:	e7fc      	b.n	80006c4 <main+0x1c>
 80006ca:	bf00      	nop
 80006cc:	08000639 	.word	0x08000639

080006d0 <network_forward>:
#include "network_config.h"
#include "network.h"
#include <stdio.h>
float network_forward(const float input[])
{
 80006d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006d4:	4603      	mov	r3, r0
 80006d6:	b08b      	sub	sp, #44	@ 0x2c
 80006d8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000790 <network_forward+0xc0>
 80006dc:	9001      	str	r0, [sp, #4]
 80006de:	ae05      	add	r6, sp, #20
 80006e0:	3324      	adds	r3, #36	@ 0x24
 80006e2:	f10a 0805 	add.w	r8, sl, #5
    float hidden[NET_L1];

    for (int i = 0; i < NET_L1; i++) {
        float acc = 0;
 80006e6:	46b3      	mov	fp, r6
    for (int i = 0; i < NET_L1; i++) {
 80006e8:	2500      	movs	r5, #0
 80006ea:	9302      	str	r3, [sp, #8]
        float acc = 0;
 80006ec:	2700      	movs	r7, #0
        for (int j = 0; j < NET_INPUTS; j++) {
 80006ee:	9b01      	ldr	r3, [sp, #4]
{
 80006f0:	4642      	mov	r2, r8
 80006f2:	f1a3 0904 	sub.w	r9, r3, #4
        float acc = 0;
 80006f6:	463c      	mov	r4, r7
            acc += (float)L1_W[i][j] * SCALE_L1_W * input[j];
 80006f8:	f912 0b01 	ldrsb.w	r0, [r2], #1
 80006fc:	9203      	str	r2, [sp, #12]
 80006fe:	f7ff feb1 	bl	8000464 <__aeabi_i2f>
 8000702:	4924      	ldr	r1, [pc, #144]	@ (8000794 <network_forward+0xc4>)
 8000704:	f7ff fd40 	bl	8000188 <__aeabi_fmul>
 8000708:	f859 1f04 	ldr.w	r1, [r9, #4]!
 800070c:	f7ff fd3c 	bl	8000188 <__aeabi_fmul>
 8000710:	4601      	mov	r1, r0
 8000712:	4620      	mov	r0, r4
 8000714:	f7ff fdf2 	bl	80002fc <__addsf3>
        for (int j = 0; j < NET_INPUTS; j++) {
 8000718:	9b02      	ldr	r3, [sp, #8]
 800071a:	9a03      	ldr	r2, [sp, #12]
 800071c:	454b      	cmp	r3, r9
            acc += (float)L1_W[i][j] * SCALE_L1_W * input[j];
 800071e:	4604      	mov	r4, r0
        for (int j = 0; j < NET_INPUTS; j++) {
 8000720:	d1ea      	bne.n	80006f8 <network_forward+0x28>
        }
        acc += (float)L1_B[i] * SCALE_L1_B;
 8000722:	f91a 0b01 	ldrsb.w	r0, [sl], #1
 8000726:	f7ff fe9d 	bl	8000464 <__aeabi_i2f>
 800072a:	491b      	ldr	r1, [pc, #108]	@ (8000798 <network_forward+0xc8>)
 800072c:	f7ff fd2c 	bl	8000188 <__aeabi_fmul>
 8000730:	4621      	mov	r1, r4
 8000732:	f7ff fde3 	bl	80002fc <__addsf3>
        hidden[i] = acc > 0 ? acc : 0;
 8000736:	4639      	mov	r1, r7
        acc += (float)L1_B[i] * SCALE_L1_B;
 8000738:	4604      	mov	r4, r0
        hidden[i] = acc > 0 ? acc : 0;
 800073a:	f7ff ff53 	bl	80005e4 <__aeabi_fcmpgt>
 800073e:	b900      	cbnz	r0, 8000742 <network_forward+0x72>
 8000740:	463c      	mov	r4, r7
    for (int i = 0; i < NET_L1; i++) {
 8000742:	3501      	adds	r5, #1
 8000744:	2d05      	cmp	r5, #5
        hidden[i] = acc > 0 ? acc : 0;
 8000746:	f84b 4b04 	str.w	r4, [fp], #4
    for (int i = 0; i < NET_L1; i++) {
 800074a:	f108 080a 	add.w	r8, r8, #10
 800074e:	d1ce      	bne.n	80006ee <network_forward+0x1e>
 8000750:	4f12      	ldr	r7, [pc, #72]	@ (800079c <network_forward+0xcc>)
    }

    float out = 0;
    for (int j = 0; j < NET_L1; j++) {
        out += (float)L2_W[0][j] * SCALE_L2_W * hidden[j];
 8000752:	f8df 904c 	ldr.w	r9, [pc, #76]	@ 80007a0 <network_forward+0xd0>
    for (int j = 0; j < NET_L1; j++) {
 8000756:	2500      	movs	r5, #0
    float out = 0;
 8000758:	2400      	movs	r4, #0
        out += (float)L2_W[0][j] * SCALE_L2_W * hidden[j];
 800075a:	f856 8b04 	ldr.w	r8, [r6], #4
 800075e:	f917 0b01 	ldrsb.w	r0, [r7], #1
 8000762:	f7ff fe7f 	bl	8000464 <__aeabi_i2f>
 8000766:	4649      	mov	r1, r9
 8000768:	f7ff fd0e 	bl	8000188 <__aeabi_fmul>
 800076c:	4641      	mov	r1, r8
 800076e:	f7ff fd0b 	bl	8000188 <__aeabi_fmul>
 8000772:	4601      	mov	r1, r0
 8000774:	4620      	mov	r0, r4
 8000776:	f7ff fdc1 	bl	80002fc <__addsf3>
    for (int j = 0; j < NET_L1; j++) {
 800077a:	3501      	adds	r5, #1
 800077c:	2d05      	cmp	r5, #5
        out += (float)L2_W[0][j] * SCALE_L2_W * hidden[j];
 800077e:	4604      	mov	r4, r0
    for (int j = 0; j < NET_L1; j++) {
 8000780:	d1eb      	bne.n	800075a <network_forward+0x8a>
    }
    out += (float)L2_B[0] * SCALE_L2_B;
 8000782:	4908      	ldr	r1, [pc, #32]	@ (80007a4 <network_forward+0xd4>)
 8000784:	f7ff fdb8 	bl	80002f8 <__aeabi_fsub>

    return out;
}
 8000788:	b00b      	add	sp, #44	@ 0x2c
 800078a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800078e:	bf00      	nop
 8000790:	080017d8 	.word	0x080017d8
 8000794:	3ede8fc7 	.word	0x3ede8fc7
 8000798:	3ce050d8 	.word	0x3ce050d8
 800079c:	0800180f 	.word	0x0800180f
 80007a0:	3f598072 	.word	0x3f598072
 80007a4:	3fbf7cd2 	.word	0x3fbf7cd2

080007a8 <ss_crc>:


// 0xA6 formerly 
#define CW_CRC 0x4D 
uint8_t ss_crc(uint8_t *buf, uint8_t len)
{
 80007a8:	b510      	push	{r4, lr}
 80007aa:	4602      	mov	r2, r0
	unsigned int k = 0;
	uint8_t crc = 0x00;
	while (len--) {
 80007ac:	4401      	add	r1, r0
	uint8_t crc = 0x00;
 80007ae:	2000      	movs	r0, #0
	while (len--) {
 80007b0:	428a      	cmp	r2, r1
 80007b2:	d100      	bne.n	80007b6 <ss_crc+0xe>
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
		}
	}
	return crc;

}
 80007b4:	bd10      	pop	{r4, pc}
		crc ^= *buf++;
 80007b6:	f812 3b01 	ldrb.w	r3, [r2], #1
 80007ba:	2408      	movs	r4, #8
 80007bc:	4058      	eors	r0, r3
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
 80007be:	b243      	sxtb	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	bfba      	itte	lt
 80007c4:	005b      	lsllt	r3, r3, #1
 80007c6:	f083 034d 	eorlt.w	r3, r3, #77	@ 0x4d
 80007ca:	0043      	lslge	r3, r0, #1
		for (k = 0; k < 8; k++) {
 80007cc:	3c01      	subs	r4, #1
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
 80007ce:	b2d8      	uxtb	r0, r3
		for (k = 0; k < 8; k++) {
 80007d0:	d1f5      	bne.n	80007be <ss_crc+0x16>
 80007d2:	e7ed      	b.n	80007b0 <ss_crc+0x8>

080007d4 <stuff_data>:
    return 0x00;

}

uint8_t stuff_data(uint8_t *buf, uint8_t len)
{
 80007d4:	b530      	push	{r4, r5, lr}
	uint8_t i = 1;
	uint8_t last = 0;
 80007d6:	2200      	movs	r2, #0
 80007d8:	4604      	mov	r4, r0
	uint8_t i = 1;
 80007da:	2301      	movs	r3, #1
	for (; i < len; i++) {
 80007dc:	428b      	cmp	r3, r1
 80007de:	d301      	bcc.n	80007e4 <stuff_data+0x10>
			buf[last] = i - last;
			last = i;
		}
	}
	return 0x00;
}
 80007e0:	2000      	movs	r0, #0
 80007e2:	bd30      	pop	{r4, r5, pc}
		if (buf[i] == FRAME_BYTE) {
 80007e4:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 80007e8:	b915      	cbnz	r5, 80007f0 <stuff_data+0x1c>
			buf[last] = i - last;
 80007ea:	1a9d      	subs	r5, r3, r2
 80007ec:	5485      	strb	r5, [r0, r2]
			last = i;
 80007ee:	461a      	mov	r2, r3
	for (; i < len; i++) {
 80007f0:	3301      	adds	r3, #1
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	e7f2      	b.n	80007dc <stuff_data+0x8>

080007f6 <unstuff_data>:

uint8_t unstuff_data(uint8_t *buf, uint8_t len)
{
 80007f6:	b530      	push	{r4, r5, lr}
	uint8_t next = buf[0];
 80007f8:	7804      	ldrb	r4, [r0, #0]
	buf[0] = 0x00;
 80007fa:	2500      	movs	r5, #0
{
 80007fc:	4602      	mov	r2, r0
	buf[0] = 0x00;
 80007fe:	7005      	strb	r5, [r0, #0]
	uint8_t next = buf[0];
 8000800:	4620      	mov	r0, r4
	//len -= 1;
	uint8_t tmp = next;
	while ((next < len) && tmp != 0) {
 8000802:	4288      	cmp	r0, r1
 8000804:	d200      	bcs.n	8000808 <unstuff_data+0x12>
 8000806:	b904      	cbnz	r4, 800080a <unstuff_data+0x14>
		tmp = buf[next];
		buf[next] = FRAME_BYTE;
		next += tmp;
	}
	return next;
}
 8000808:	bd30      	pop	{r4, r5, pc}
		tmp = buf[next];
 800080a:	5c14      	ldrb	r4, [r2, r0]
		buf[next] = FRAME_BYTE;
 800080c:	5415      	strb	r5, [r2, r0]
		next += tmp;
 800080e:	1903      	adds	r3, r0, r4
 8000810:	b2d8      	uxtb	r0, r3
 8000812:	e7f6      	b.n	8000802 <unstuff_data+0xc>

08000814 <simpleserial_addcmd>:
	simpleserial_addcmd('v', 0, check_version);
    simpleserial_addcmd('w', 0, ss_get_commands);
}

int simpleserial_addcmd(char c, unsigned int len, uint8_t (*fp)(uint8_t, uint8_t, uint8_t, uint8_t*))
{
 8000814:	b538      	push	{r3, r4, r5, lr}
	if(num_commands >= MAX_SS_CMDS) {
 8000816:	4d0b      	ldr	r5, [pc, #44]	@ (8000844 <simpleserial_addcmd+0x30>)
 8000818:	682b      	ldr	r3, [r5, #0]
 800081a:	2b0f      	cmp	r3, #15
 800081c:	dd04      	ble.n	8000828 <simpleserial_addcmd+0x14>
		putch('a');
 800081e:	2061      	movs	r0, #97	@ 0x61
		return 1;
	}

	if(len >= MAX_SS_LEN) {
		putch('b');
 8000820:	f000 f9b2 	bl	8000b88 <putch>
		return 1;
 8000824:	2001      	movs	r0, #1
	commands[num_commands].len = len;
	commands[num_commands].fp  = fp;
	num_commands++;

	return 0;
}
 8000826:	bd38      	pop	{r3, r4, r5, pc}
	if(len >= MAX_SS_LEN) {
 8000828:	29ff      	cmp	r1, #255	@ 0xff
 800082a:	d901      	bls.n	8000830 <simpleserial_addcmd+0x1c>
		putch('b');
 800082c:	2062      	movs	r0, #98	@ 0x62
 800082e:	e7f7      	b.n	8000820 <simpleserial_addcmd+0xc>
	commands[num_commands].c   = c;
 8000830:	240c      	movs	r4, #12
 8000832:	fb04 5403 	mla	r4, r4, r3, r5
	num_commands++;
 8000836:	3301      	adds	r3, #1
	commands[num_commands].c   = c;
 8000838:	7120      	strb	r0, [r4, #4]
	commands[num_commands].fp  = fp;
 800083a:	e9c4 1202 	strd	r1, r2, [r4, #8]
	num_commands++;
 800083e:	602b      	str	r3, [r5, #0]
	return 0;
 8000840:	2000      	movs	r0, #0
 8000842:	e7f0      	b.n	8000826 <simpleserial_addcmd+0x12>
 8000844:	20000000 	.word	0x20000000

08000848 <simpleserial_init>:
{
 8000848:	b508      	push	{r3, lr}
	simpleserial_addcmd('v', 0, check_version);
 800084a:	4a06      	ldr	r2, [pc, #24]	@ (8000864 <simpleserial_init+0x1c>)
 800084c:	2100      	movs	r1, #0
 800084e:	2076      	movs	r0, #118	@ 0x76
 8000850:	f7ff ffe0 	bl	8000814 <simpleserial_addcmd>
}
 8000854:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    simpleserial_addcmd('w', 0, ss_get_commands);
 8000858:	4a03      	ldr	r2, [pc, #12]	@ (8000868 <simpleserial_init+0x20>)
 800085a:	2100      	movs	r1, #0
 800085c:	2077      	movs	r0, #119	@ 0x77
 800085e:	f7ff bfd9 	b.w	8000814 <simpleserial_addcmd>
 8000862:	bf00      	nop
 8000864:	080008c7 	.word	0x080008c7
 8000868:	080008e5 	.word	0x080008e5

0800086c <simpleserial_put>:
	simpleserial_put('e', 0x01, &err);
	return;
}

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 800086c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800086e:	b0c1      	sub	sp, #260	@ 0x104
	uint8_t data_buf[MAX_SS_LEN];
	data_buf[0] = 0x00;
 8000870:	2300      	movs	r3, #0
{
 8000872:	460d      	mov	r5, r1
	data_buf[1] = c;
	data_buf[2] = size;
 8000874:	f88d 1002 	strb.w	r1, [sp, #2]
	data_buf[0] = 0x00;
 8000878:	466c      	mov	r4, sp
 800087a:	f88d 3000 	strb.w	r3, [sp]
	data_buf[1] = c;
 800087e:	f88d 0001 	strb.w	r0, [sp, #1]
	int i = 0;
	for (; i < size; i++) {
 8000882:	f10d 0102 	add.w	r1, sp, #2
 8000886:	429d      	cmp	r5, r3
 8000888:	dc18      	bgt.n	80008bc <simpleserial_put+0x50>
		data_buf[i + 3] = output[i];
	}
	data_buf[i + 3] = ss_crc(data_buf+1, size+2);
 800088a:	1ca9      	adds	r1, r5, #2
 800088c:	b2c9      	uxtb	r1, r1
 800088e:	f10d 0001 	add.w	r0, sp, #1
 8000892:	f7ff ff89 	bl	80007a8 <ss_crc>
 8000896:	1963      	adds	r3, r4, r5
	data_buf[i + 4] = 0x00;
 8000898:	1d2f      	adds	r7, r5, #4
	stuff_data(data_buf, i + 5);
 800089a:	1d69      	adds	r1, r5, #5
	data_buf[i + 3] = ss_crc(data_buf+1, size+2);
 800089c:	70d8      	strb	r0, [r3, #3]
	data_buf[i + 4] = 0x00;
 800089e:	2600      	movs	r6, #0
	stuff_data(data_buf, i + 5);
 80008a0:	b2c9      	uxtb	r1, r1
 80008a2:	4620      	mov	r0, r4
	data_buf[i + 4] = 0x00;
 80008a4:	55e6      	strb	r6, [r4, r7]
	stuff_data(data_buf, i + 5);
 80008a6:	f7ff ff95 	bl	80007d4 <stuff_data>
	for (int i = 0; i < size + 5; i++) {
		putch(data_buf[i]);
 80008aa:	f814 0b01 	ldrb.w	r0, [r4], #1
	for (int i = 0; i < size + 5; i++) {
 80008ae:	3601      	adds	r6, #1
		putch(data_buf[i]);
 80008b0:	f000 f96a 	bl	8000b88 <putch>
	for (int i = 0; i < size + 5; i++) {
 80008b4:	42b7      	cmp	r7, r6
 80008b6:	daf8      	bge.n	80008aa <simpleserial_put+0x3e>
	}
}
 80008b8:	b041      	add	sp, #260	@ 0x104
 80008ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
		data_buf[i + 3] = output[i];
 80008bc:	5cd0      	ldrb	r0, [r2, r3]
 80008be:	f801 0f01 	strb.w	r0, [r1, #1]!
	for (; i < size; i++) {
 80008c2:	3301      	adds	r3, #1
 80008c4:	e7df      	b.n	8000886 <simpleserial_put+0x1a>

080008c6 <check_version>:
{
 80008c6:	b507      	push	{r0, r1, r2, lr}
	uint8_t ver = SS_VER;
 80008c8:	2303      	movs	r3, #3
	simpleserial_put('r', 1, &ver);
 80008ca:	f10d 0207 	add.w	r2, sp, #7
 80008ce:	2101      	movs	r1, #1
 80008d0:	2072      	movs	r0, #114	@ 0x72
	uint8_t ver = SS_VER;
 80008d2:	f88d 3007 	strb.w	r3, [sp, #7]
	simpleserial_put('r', 1, &ver);
 80008d6:	f7ff ffc9 	bl	800086c <simpleserial_put>
}
 80008da:	2000      	movs	r0, #0
 80008dc:	b003      	add	sp, #12
 80008de:	f85d fb04 	ldr.w	pc, [sp], #4
 80008e2:	0000      	movs	r0, r0

080008e4 <ss_get_commands>:
{
 80008e4:	b530      	push	{r4, r5, lr}
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80008e6:	480d      	ldr	r0, [pc, #52]	@ (800091c <ss_get_commands+0x38>)
 80008e8:	7801      	ldrb	r1, [r0, #0]
{
 80008ea:	b085      	sub	sp, #20
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80008ec:	2200      	movs	r2, #0
        cmd_chars[i] = commands[i].c;
 80008ee:	240c      	movs	r4, #12
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 80008f0:	b2d3      	uxtb	r3, r2
 80008f2:	428b      	cmp	r3, r1
 80008f4:	f102 0201 	add.w	r2, r2, #1
 80008f8:	db06      	blt.n	8000908 <ss_get_commands+0x24>
    simpleserial_put('r', num_commands & 0xFF, (void *)cmd_chars);
 80008fa:	466a      	mov	r2, sp
 80008fc:	2072      	movs	r0, #114	@ 0x72
 80008fe:	f7ff ffb5 	bl	800086c <simpleserial_put>
}
 8000902:	2000      	movs	r0, #0
 8000904:	b005      	add	sp, #20
 8000906:	bd30      	pop	{r4, r5, pc}
        cmd_chars[i] = commands[i].c;
 8000908:	f103 0510 	add.w	r5, r3, #16
 800090c:	fb04 0303 	mla	r3, r4, r3, r0
 8000910:	446d      	add	r5, sp
 8000912:	791b      	ldrb	r3, [r3, #4]
 8000914:	f805 3c10 	strb.w	r3, [r5, #-16]
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 8000918:	e7ea      	b.n	80008f0 <ss_get_commands+0xc>
 800091a:	bf00      	nop
 800091c:	20000000 	.word	0x20000000

08000920 <simpleserial_get>:
{
 8000920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000924:	b0c2      	sub	sp, #264	@ 0x108
	uint8_t err = 0;
 8000926:	f10d 0707 	add.w	r7, sp, #7
 800092a:	2400      	movs	r4, #0
 800092c:	ae02      	add	r6, sp, #8
 800092e:	703c      	strb	r4, [r7, #0]
	for (int i = 0; i < 4; i++) {
 8000930:	4635      	mov	r5, r6
		data_buf[i] = getch(); //PTR, cmd, scmd, len
 8000932:	f000 f911 	bl	8000b58 <getch>
 8000936:	f806 0b01 	strb.w	r0, [r6], #1
		if (data_buf[i] == FRAME_BYTE) {
 800093a:	b948      	cbnz	r0, 8000950 <simpleserial_get+0x30>
			goto ERROR;
 800093c:	2005      	movs	r0, #5
			err = SS_ERR_FRAME_BYTE;
 800093e:	7038      	strb	r0, [r7, #0]
	simpleserial_put('e', 0x01, &err);
 8000940:	463a      	mov	r2, r7
 8000942:	2101      	movs	r1, #1
 8000944:	2065      	movs	r0, #101	@ 0x65
 8000946:	f7ff ff91 	bl	800086c <simpleserial_put>
}
 800094a:	b042      	add	sp, #264	@ 0x108
 800094c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	for (int i = 0; i < 4; i++) {
 8000950:	3401      	adds	r4, #1
 8000952:	2c04      	cmp	r4, #4
 8000954:	d1ed      	bne.n	8000932 <simpleserial_get+0x12>
	uint8_t next_frame = unstuff_data(data_buf, 4);
 8000956:	4621      	mov	r1, r4
 8000958:	4628      	mov	r0, r5
 800095a:	f7ff ff4c 	bl	80007f6 <unstuff_data>
	for(c = 0; c < num_commands; c++)
 800095e:	4e26      	ldr	r6, [pc, #152]	@ (80009f8 <simpleserial_get+0xd8>)
		if(commands[c].c == data_buf[1])
 8000960:	7869      	ldrb	r1, [r5, #1]
	for(c = 0; c < num_commands; c++)
 8000962:	6832      	ldr	r2, [r6, #0]
	uint8_t next_frame = unstuff_data(data_buf, 4);
 8000964:	4680      	mov	r8, r0
	for(c = 0; c < num_commands; c++)
 8000966:	2300      	movs	r3, #0
		if(commands[c].c == data_buf[1])
 8000968:	200c      	movs	r0, #12
	for(c = 0; c < num_commands; c++)
 800096a:	fa5f f983 	uxtb.w	r9, r3
 800096e:	4591      	cmp	r9, r2
 8000970:	db02      	blt.n	8000978 <simpleserial_get+0x58>
	if (c == num_commands) {
 8000972:	d108      	bne.n	8000986 <simpleserial_get+0x66>
 8000974:	2001      	movs	r0, #1
 8000976:	e7e2      	b.n	800093e <simpleserial_get+0x1e>
		if(commands[c].c == data_buf[1])
 8000978:	fb00 6c09 	mla	ip, r0, r9, r6
 800097c:	3301      	adds	r3, #1
 800097e:	f89c c004 	ldrb.w	ip, [ip, #4]
 8000982:	458c      	cmp	ip, r1
 8000984:	d1f1      	bne.n	800096a <simpleserial_get+0x4a>
	if ((data_buf[3] + 5) < next_frame) {
 8000986:	78eb      	ldrb	r3, [r5, #3]
 8000988:	3305      	adds	r3, #5
 800098a:	4543      	cmp	r3, r8
 800098c:	da07      	bge.n	800099e <simpleserial_get+0x7e>
		goto ERROR;
 800098e:	2004      	movs	r0, #4
 8000990:	e7d5      	b.n	800093e <simpleserial_get+0x1e>
		data_buf[i] = getch();
 8000992:	f000 f8e1 	bl	8000b58 <getch>
 8000996:	5528      	strb	r0, [r5, r4]
		if (data_buf[i] == FRAME_BYTE) {
 8000998:	2800      	cmp	r0, #0
 800099a:	d0cf      	beq.n	800093c <simpleserial_get+0x1c>
	for (; i < data_buf[3] + 5; i++) {
 800099c:	3401      	adds	r4, #1
 800099e:	78eb      	ldrb	r3, [r5, #3]
 80009a0:	3304      	adds	r3, #4
 80009a2:	42a3      	cmp	r3, r4
 80009a4:	daf5      	bge.n	8000992 <simpleserial_get+0x72>
	data_buf[i] = getch();
 80009a6:	f000 f8d7 	bl	8000b58 <getch>
 80009aa:	5528      	strb	r0, [r5, r4]
	if (data_buf[i] != FRAME_BYTE) {
 80009ac:	2800      	cmp	r0, #0
 80009ae:	d1ee      	bne.n	800098e <simpleserial_get+0x6e>
	unstuff_data(data_buf + next_frame, i - next_frame + 1);
 80009b0:	f1c8 0101 	rsb	r1, r8, #1
 80009b4:	fa51 f184 	uxtab	r1, r1, r4
 80009b8:	fa5f fa84 	uxtb.w	sl, r4
 80009bc:	b2c9      	uxtb	r1, r1
 80009be:	eb05 0008 	add.w	r0, r5, r8
 80009c2:	f7ff ff18 	bl	80007f6 <unstuff_data>
	uint8_t crc = ss_crc(data_buf+1, i-2);
 80009c6:	f1aa 0102 	sub.w	r1, sl, #2
 80009ca:	b2c9      	uxtb	r1, r1
 80009cc:	f10d 0009 	add.w	r0, sp, #9
	if (crc != data_buf[i-1]) {
 80009d0:	442c      	add	r4, r5
	uint8_t crc = ss_crc(data_buf+1, i-2);
 80009d2:	f7ff fee9 	bl	80007a8 <ss_crc>
	if (crc != data_buf[i-1]) {
 80009d6:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80009da:	4283      	cmp	r3, r0
 80009dc:	d109      	bne.n	80009f2 <simpleserial_get+0xd2>
	err = commands[c].fp(data_buf[1], data_buf[2], data_buf[3], data_buf+4);
 80009de:	230c      	movs	r3, #12
 80009e0:	fb03 6609 	mla	r6, r3, r9, r6
 80009e4:	78ea      	ldrb	r2, [r5, #3]
 80009e6:	68f4      	ldr	r4, [r6, #12]
 80009e8:	78a9      	ldrb	r1, [r5, #2]
 80009ea:	7868      	ldrb	r0, [r5, #1]
 80009ec:	446b      	add	r3, sp
 80009ee:	47a0      	blx	r4
 80009f0:	e7a5      	b.n	800093e <simpleserial_get+0x1e>
 80009f2:	2002      	movs	r0, #2
 80009f4:	e7a3      	b.n	800093e <simpleserial_get+0x1e>
 80009f6:	bf00      	nop
 80009f8:	20000000 	.word	0x20000000

080009fc <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 80009fc:	b570      	push	{r4, r5, r6, lr}
 80009fe:	b096      	sub	sp, #88	@ 0x58
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
  #else
     RCC_OscInitTypeDef RCC_OscInitStruct;
     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8000a00:	2400      	movs	r4, #0
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8000a02:	2603      	movs	r6, #3
 8000a04:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000a08:	a80c      	add	r0, sp, #48	@ 0x30

     RCC_ClkInitTypeDef RCC_ClkInitStruct;
     RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8000a0a:	2501      	movs	r5, #1
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8000a0c:	e9cd 630c 	strd	r6, r3, [sp, #48]	@ 0x30
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8000a10:	9410      	str	r4, [sp, #64]	@ 0x40
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 8000a12:	9414      	str	r4, [sp, #80]	@ 0x50
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000a14:	f000 f8d0 	bl	8000bb8 <HAL_RCC_OscConfig>
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8000a18:	230f      	movs	r3, #15
     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
     uint32_t flash_latency = 0;
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 8000a1a:	4621      	mov	r1, r4
 8000a1c:	a802      	add	r0, sp, #8
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8000a1e:	e9cd 3502 	strd	r3, r5, [sp, #8]
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a22:	e9cd 4404 	strd	r4, r4, [sp, #16]
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a26:	9406      	str	r4, [sp, #24]
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 8000a28:	f000 fb0c 	bl	8001044 <HAL_RCC_ClockConfig>




#if (PLATFORM==CWLITEARM)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a2c:	4b10      	ldr	r3, [pc, #64]	@ (8000a70 <platform_init+0x74>)
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  GpioInit.Pull      = GPIO_NOPULL;
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOC, &GpioInit);
 8000a2e:	4811      	ldr	r0, [pc, #68]	@ (8000a74 <platform_init+0x78>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a30:	695a      	ldr	r2, [r3, #20]
 8000a32:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8000a36:	615a      	str	r2, [r3, #20]
 8000a38:	695b      	ldr	r3, [r3, #20]
 8000a3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000a3e:	9301      	str	r3, [sp, #4]
 8000a40:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOC, &GpioInit);
 8000a42:	a907      	add	r1, sp, #28
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
 8000a44:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000a48:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000a4c:	e9cd 4609 	strd	r4, r6, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GpioInit);
 8000a50:	f000 fb98 	bl	8001184 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 8000a54:	462a      	mov	r2, r5
 8000a56:	4807      	ldr	r0, [pc, #28]	@ (8000a74 <platform_init+0x78>)
 8000a58:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a5c:	f000 fc50 	bl	8001300 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 8000a60:	4804      	ldr	r0, [pc, #16]	@ (8000a74 <platform_init+0x78>)
 8000a62:	462a      	mov	r2, r5
 8000a64:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a68:	f000 fc4a 	bl	8001300 <HAL_GPIO_WritePin>
#endif
}
 8000a6c:	b016      	add	sp, #88	@ 0x58
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	40021000 	.word	0x40021000
 8000a74:	48000800 	.word	0x48000800

08000a78 <init_uart>:

void init_uart(void)
{
 8000a78:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
  GpioInit.Mode      = GPIO_MODE_AF_PP;
 8000a7a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
{
 8000a7e:	b088      	sub	sp, #32
  GpioInit.Mode      = GPIO_MODE_AF_PP;
 8000a80:	2302      	movs	r3, #2
 8000a82:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GpioInit.Pull      = GPIO_PULLUP;
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000a86:	2101      	movs	r1, #1
 8000a88:	2303      	movs	r3, #3
 8000a8a:	e9cd 1305 	strd	r1, r3, [sp, #20]
  GpioInit.Alternate = GPIO_AF7_USART1;
  __GPIOA_CLK_ENABLE();
 8000a8e:	4c16      	ldr	r4, [pc, #88]	@ (8000ae8 <init_uart+0x70>)
  GpioInit.Alternate = GPIO_AF7_USART1;
 8000a90:	2307      	movs	r3, #7
 8000a92:	9307      	str	r3, [sp, #28]
  __GPIOA_CLK_ENABLE();
 8000a94:	6963      	ldr	r3, [r4, #20]
 8000a96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a9a:	6163      	str	r3, [r4, #20]
 8000a9c:	6963      	ldr	r3, [r4, #20]
 8000a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aa2:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8000aa4:	a903      	add	r1, sp, #12
 8000aa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  __GPIOA_CLK_ENABLE();
 8000aaa:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8000aac:	f000 fb6a 	bl	8001184 <HAL_GPIO_Init>

  UartHandle.Instance        = USART1;
 8000ab0:	4a0e      	ldr	r2, [pc, #56]	@ (8000aec <init_uart+0x74>)
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8000af0 <init_uart+0x78>)
 8000ab4:	6013      	str	r3, [r2, #0]
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
  #else
  UartHandle.Init.BaudRate   = 38400;
  #endif
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8000ab6:	f44f 3061 	mov.w	r0, #230400	@ 0x38400
 8000aba:	2300      	movs	r3, #0
 8000abc:	e9c2 0301 	strd	r0, r3, [r2, #4]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 8000ac0:	e9c2 3303 	strd	r3, r3, [r2, #12]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000ac4:	6193      	str	r3, [r2, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8000ac6:	230c      	movs	r3, #12
 8000ac8:	6153      	str	r3, [r2, #20]
  __USART1_CLK_ENABLE();
 8000aca:	69a3      	ldr	r3, [r4, #24]
 8000acc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ad0:	61a3      	str	r3, [r4, #24]
 8000ad2:	69a3      	ldr	r3, [r4, #24]
 8000ad4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ad8:	9302      	str	r3, [sp, #8]
  HAL_UART_Init(&UartHandle);
 8000ada:	4610      	mov	r0, r2
  __USART1_CLK_ENABLE();
 8000adc:	9b02      	ldr	r3, [sp, #8]
  HAL_UART_Init(&UartHandle);
 8000ade:	f000 fd25 	bl	800152c <HAL_UART_Init>
}
 8000ae2:	b008      	add	sp, #32
 8000ae4:	bd10      	pop	{r4, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40021000 	.word	0x40021000
 8000aec:	200000c4 	.word	0x200000c4
 8000af0:	40013800 	.word	0x40013800

08000af4 <trigger_setup>:

void trigger_setup(void)
{
 8000af4:	b530      	push	{r4, r5, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af6:	4b10      	ldr	r3, [pc, #64]	@ (8000b38 <trigger_setup+0x44>)
 8000af8:	695a      	ldr	r2, [r3, #20]
 8000afa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
{
 8000afe:	b087      	sub	sp, #28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b00:	615a      	str	r2, [r3, #20]
 8000b02:	695b      	ldr	r3, [r3, #20]
 8000b04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b08:	9300      	str	r3, [sp, #0]
 8000b0a:	9b00      	ldr	r3, [sp, #0]

  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_12;
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000b0c:	f44f 5480 	mov.w	r4, #4096	@ 0x1000
 8000b10:	2301      	movs	r3, #1
 8000b12:	e9cd 4301 	strd	r4, r3, [sp, #4]
  GpioInit.Pull      = GPIO_NOPULL;
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000b16:	2500      	movs	r5, #0
 8000b18:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8000b1a:	a901      	add	r1, sp, #4
 8000b1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000b20:	e9cd 5303 	strd	r5, r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8000b24:	f000 fb2e 	bl	8001184 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8000b28:	462a      	mov	r2, r5
 8000b2a:	4621      	mov	r1, r4
 8000b2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b30:	f000 fbe6 	bl	8001300 <HAL_GPIO_WritePin>
}
 8000b34:	b007      	add	sp, #28
 8000b36:	bd30      	pop	{r4, r5, pc}
 8000b38:	40021000 	.word	0x40021000

08000b3c <trigger_high>:

void trigger_high(void)
{
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b46:	f000 bbdb 	b.w	8001300 <HAL_GPIO_WritePin>

08000b4a <trigger_low>:
}

void trigger_low(void)
{
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b54:	f000 bbd4 	b.w	8001300 <HAL_GPIO_WritePin>

08000b58 <getch>:
}

char getch(void)
{
 8000b58:	b513      	push	{r0, r1, r4, lr}
  uint8_t d;
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
    USART1->ICR |= (1 << 3);
 8000b5a:	4c09      	ldr	r4, [pc, #36]	@ (8000b80 <getch+0x28>)
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 8000b5c:	4809      	ldr	r0, [pc, #36]	@ (8000b84 <getch+0x2c>)
 8000b5e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000b62:	2201      	movs	r2, #1
 8000b64:	f10d 0107 	add.w	r1, sp, #7
 8000b68:	f000 fd60 	bl	800162c <HAL_UART_Receive>
 8000b6c:	b918      	cbnz	r0, 8000b76 <getch+0x1e>
  //putch(d);
  return d;
}
 8000b6e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8000b72:	b002      	add	sp, #8
 8000b74:	bd10      	pop	{r4, pc}
    USART1->ICR |= (1 << 3);
 8000b76:	6a23      	ldr	r3, [r4, #32]
 8000b78:	f043 0308 	orr.w	r3, r3, #8
 8000b7c:	6223      	str	r3, [r4, #32]
 8000b7e:	e7ed      	b.n	8000b5c <getch+0x4>
 8000b80:	40013800 	.word	0x40013800
 8000b84:	200000c4 	.word	0x200000c4

08000b88 <putch>:

void putch(char c)
{
 8000b88:	b507      	push	{r0, r1, r2, lr}
  uint8_t d  = c;
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 8000b8a:	f241 3388 	movw	r3, #5000	@ 0x1388
  uint8_t d  = c;
 8000b8e:	f88d 0007 	strb.w	r0, [sp, #7]
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 8000b92:	2201      	movs	r2, #1
 8000b94:	f10d 0107 	add.w	r1, sp, #7
 8000b98:	4802      	ldr	r0, [pc, #8]	@ (8000ba4 <putch+0x1c>)
 8000b9a:	f000 fcf1 	bl	8001580 <HAL_UART_Transmit>
}
 8000b9e:	b003      	add	sp, #12
 8000ba0:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ba4:	200000c4 	.word	0x200000c4

08000ba8 <HAL_GetTick>:
	hal_sys_tick = 0;
	return HAL_OK;
}
uint32_t HAL_GetTick(void)
{
	return hal_sys_tick++;
 8000ba8:	4b02      	ldr	r3, [pc, #8]	@ (8000bb4 <HAL_GetTick+0xc>)
 8000baa:	6818      	ldr	r0, [r3, #0]
 8000bac:	1c42      	adds	r2, r0, #1
 8000bae:	601a      	str	r2, [r3, #0]
}
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	20000134 	.word	0x20000134

08000bb8 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bb8:	6803      	ldr	r3, [r0, #0]
{
 8000bba:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bbe:	07d9      	lsls	r1, r3, #31
{
 8000bc0:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bc2:	d410      	bmi.n	8000be6 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bc4:	6823      	ldr	r3, [r4, #0]
 8000bc6:	079a      	lsls	r2, r3, #30
 8000bc8:	d47e      	bmi.n	8000cc8 <HAL_RCC_OscConfig+0x110>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bca:	6823      	ldr	r3, [r4, #0]
 8000bcc:	071e      	lsls	r6, r3, #28
 8000bce:	f100 80e7 	bmi.w	8000da0 <HAL_RCC_OscConfig+0x1e8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bd2:	6823      	ldr	r3, [r4, #0]
 8000bd4:	075d      	lsls	r5, r3, #29
 8000bd6:	f100 812a 	bmi.w	8000e2e <HAL_RCC_OscConfig+0x276>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bda:	69e2      	ldr	r2, [r4, #28]
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	f040 81ad 	bne.w	8000f3c <HAL_RCC_OscConfig+0x384>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000be2:	2000      	movs	r0, #0
 8000be4:	e01f      	b.n	8000c26 <HAL_RCC_OscConfig+0x6e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000be6:	49ae      	ldr	r1, [pc, #696]	@ (8000ea0 <HAL_RCC_OscConfig+0x2e8>)
 8000be8:	684b      	ldr	r3, [r1, #4]
 8000bea:	f003 030c 	and.w	r3, r3, #12
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	d007      	beq.n	8000c02 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bf2:	684b      	ldr	r3, [r1, #4]
 8000bf4:	f003 030c 	and.w	r3, r3, #12
 8000bf8:	2b08      	cmp	r3, #8
 8000bfa:	d117      	bne.n	8000c2c <HAL_RCC_OscConfig+0x74>
 8000bfc:	684b      	ldr	r3, [r1, #4]
 8000bfe:	03db      	lsls	r3, r3, #15
 8000c00:	d514      	bpl.n	8000c2c <HAL_RCC_OscConfig+0x74>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c02:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c06:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c0a:	6809      	ldr	r1, [r1, #0]
 8000c0c:	fa93 f3a3 	rbit	r3, r3
 8000c10:	2201      	movs	r2, #1
 8000c12:	fab3 f383 	clz	r3, r3
 8000c16:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1a:	420b      	tst	r3, r1
 8000c1c:	d0d2      	beq.n	8000bc4 <HAL_RCC_OscConfig+0xc>
 8000c1e:	6863      	ldr	r3, [r4, #4]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d1cf      	bne.n	8000bc4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000c24:	2001      	movs	r0, #1
}
 8000c26:	b003      	add	sp, #12
 8000c28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c2c:	6862      	ldr	r2, [r4, #4]
 8000c2e:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8000c32:	d122      	bne.n	8000c7a <HAL_RCC_OscConfig+0xc2>
 8000c34:	680b      	ldr	r3, [r1, #0]
 8000c36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c3a:	600b      	str	r3, [r1, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c3c:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8000c3e:	68a0      	ldr	r0, [r4, #8]
 8000c40:	f023 030f 	bic.w	r3, r3, #15
 8000c44:	4303      	orrs	r3, r0
 8000c46:	62cb      	str	r3, [r1, #44]	@ 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c48:	b33a      	cbz	r2, 8000c9a <HAL_RCC_OscConfig+0xe2>
        tickstart = HAL_GetTick();
 8000c4a:	f7ff ffad 	bl	8000ba8 <HAL_GetTick>
 8000c4e:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
 8000c52:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c54:	2701      	movs	r7, #1
 8000c56:	fa96 f3a6 	rbit	r3, r6
 8000c5a:	680a      	ldr	r2, [r1, #0]
 8000c5c:	fa96 f3a6 	rbit	r3, r6
 8000c60:	fab3 f383 	clz	r3, r3
 8000c64:	fa07 f303 	lsl.w	r3, r7, r3
 8000c68:	4213      	tst	r3, r2
 8000c6a:	d1ab      	bne.n	8000bc4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c6c:	f7ff ff9c 	bl	8000ba8 <HAL_GetTick>
 8000c70:	1b40      	subs	r0, r0, r5
 8000c72:	2864      	cmp	r0, #100	@ 0x64
 8000c74:	d9ef      	bls.n	8000c56 <HAL_RCC_OscConfig+0x9e>
            return HAL_TIMEOUT;
 8000c76:	2003      	movs	r0, #3
 8000c78:	e7d5      	b.n	8000c26 <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c7a:	680b      	ldr	r3, [r1, #0]
 8000c7c:	b932      	cbnz	r2, 8000c8c <HAL_RCC_OscConfig+0xd4>
 8000c7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c82:	600b      	str	r3, [r1, #0]
 8000c84:	680b      	ldr	r3, [r1, #0]
 8000c86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c8a:	e7d6      	b.n	8000c3a <HAL_RCC_OscConfig+0x82>
 8000c8c:	f5b2 2fa0 	cmp.w	r2, #327680	@ 0x50000
 8000c90:	d1f5      	bne.n	8000c7e <HAL_RCC_OscConfig+0xc6>
 8000c92:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c96:	600b      	str	r3, [r1, #0]
 8000c98:	e7cc      	b.n	8000c34 <HAL_RCC_OscConfig+0x7c>
        tickstart = HAL_GetTick();
 8000c9a:	f7ff ff85 	bl	8000ba8 <HAL_GetTick>
 8000c9e:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
 8000ca2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ca4:	2701      	movs	r7, #1
 8000ca6:	fa96 f3a6 	rbit	r3, r6
 8000caa:	680a      	ldr	r2, [r1, #0]
 8000cac:	fa96 f3a6 	rbit	r3, r6
 8000cb0:	fab3 f383 	clz	r3, r3
 8000cb4:	fa07 f303 	lsl.w	r3, r7, r3
 8000cb8:	4213      	tst	r3, r2
 8000cba:	d083      	beq.n	8000bc4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cbc:	f7ff ff74 	bl	8000ba8 <HAL_GetTick>
 8000cc0:	1b40      	subs	r0, r0, r5
 8000cc2:	2864      	cmp	r0, #100	@ 0x64
 8000cc4:	d9ef      	bls.n	8000ca6 <HAL_RCC_OscConfig+0xee>
 8000cc6:	e7d6      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000cc8:	4975      	ldr	r1, [pc, #468]	@ (8000ea0 <HAL_RCC_OscConfig+0x2e8>)
 8000cca:	684b      	ldr	r3, [r1, #4]
 8000ccc:	f013 0f0c 	tst.w	r3, #12
 8000cd0:	d007      	beq.n	8000ce2 <HAL_RCC_OscConfig+0x12a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000cd2:	684b      	ldr	r3, [r1, #4]
 8000cd4:	f003 030c 	and.w	r3, r3, #12
 8000cd8:	2b08      	cmp	r3, #8
 8000cda:	d11f      	bne.n	8000d1c <HAL_RCC_OscConfig+0x164>
 8000cdc:	684b      	ldr	r3, [r1, #4]
 8000cde:	03df      	lsls	r7, r3, #15
 8000ce0:	d41c      	bmi.n	8000d1c <HAL_RCC_OscConfig+0x164>
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ce8:	6808      	ldr	r0, [r1, #0]
 8000cea:	fa93 f3a3 	rbit	r3, r3
 8000cee:	2201      	movs	r2, #1
 8000cf0:	fab3 f383 	clz	r3, r3
 8000cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf8:	4203      	tst	r3, r0
 8000cfa:	d002      	beq.n	8000d02 <HAL_RCC_OscConfig+0x14a>
 8000cfc:	6923      	ldr	r3, [r4, #16]
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d190      	bne.n	8000c24 <HAL_RCC_OscConfig+0x6c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d02:	6808      	ldr	r0, [r1, #0]
 8000d04:	22f8      	movs	r2, #248	@ 0xf8
 8000d06:	fa92 f2a2 	rbit	r2, r2
 8000d0a:	6963      	ldr	r3, [r4, #20]
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	4093      	lsls	r3, r2
 8000d12:	f020 02f8 	bic.w	r2, r0, #248	@ 0xf8
 8000d16:	4313      	orrs	r3, r2
 8000d18:	600b      	str	r3, [r1, #0]
 8000d1a:	e756      	b.n	8000bca <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d1c:	6922      	ldr	r2, [r4, #16]
 8000d1e:	2501      	movs	r5, #1
 8000d20:	b1f2      	cbz	r2, 8000d60 <HAL_RCC_OscConfig+0x1a8>
 8000d22:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_ENABLE();
 8000d26:	fab3 f383 	clz	r3, r3
 8000d2a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000d2e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	2702      	movs	r7, #2
 8000d36:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8000d38:	f7ff ff36 	bl	8000ba8 <HAL_GetTick>
 8000d3c:	4606      	mov	r6, r0
 8000d3e:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d42:	680a      	ldr	r2, [r1, #0]
 8000d44:	fa97 f3a7 	rbit	r3, r7
 8000d48:	fab3 f383 	clz	r3, r3
 8000d4c:	fa05 f303 	lsl.w	r3, r5, r3
 8000d50:	4213      	tst	r3, r2
 8000d52:	d1d6      	bne.n	8000d02 <HAL_RCC_OscConfig+0x14a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d54:	f7ff ff28 	bl	8000ba8 <HAL_GetTick>
 8000d58:	1b80      	subs	r0, r0, r6
 8000d5a:	2802      	cmp	r0, #2
 8000d5c:	d9ef      	bls.n	8000d3e <HAL_RCC_OscConfig+0x186>
 8000d5e:	e78a      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
 8000d60:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8000d64:	fab3 f383 	clz	r3, r3
 8000d68:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000d6c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	2702      	movs	r7, #2
 8000d74:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d76:	f7ff ff17 	bl	8000ba8 <HAL_GetTick>
 8000d7a:	4606      	mov	r6, r0
 8000d7c:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d80:	680a      	ldr	r2, [r1, #0]
 8000d82:	fa97 f3a7 	rbit	r3, r7
 8000d86:	fab3 f383 	clz	r3, r3
 8000d8a:	fa05 f303 	lsl.w	r3, r5, r3
 8000d8e:	4213      	tst	r3, r2
 8000d90:	f43f af1b 	beq.w	8000bca <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d94:	f7ff ff08 	bl	8000ba8 <HAL_GetTick>
 8000d98:	1b80      	subs	r0, r0, r6
 8000d9a:	2802      	cmp	r0, #2
 8000d9c:	d9ee      	bls.n	8000d7c <HAL_RCC_OscConfig+0x1c4>
 8000d9e:	e76a      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000da0:	69a0      	ldr	r0, [r4, #24]
 8000da2:	4d3f      	ldr	r5, [pc, #252]	@ (8000ea0 <HAL_RCC_OscConfig+0x2e8>)
 8000da4:	4a3f      	ldr	r2, [pc, #252]	@ (8000ea4 <HAL_RCC_OscConfig+0x2ec>)
 8000da6:	2101      	movs	r1, #1
 8000da8:	b300      	cbz	r0, 8000dec <HAL_RCC_OscConfig+0x234>
 8000daa:	fa91 f3a1 	rbit	r3, r1
      __HAL_RCC_LSI_ENABLE();
 8000dae:	fab3 f383 	clz	r3, r3
 8000db2:	4413      	add	r3, r2
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	2602      	movs	r6, #2
 8000db8:	6019      	str	r1, [r3, #0]
      tickstart = HAL_GetTick();
 8000dba:	f7ff fef5 	bl	8000ba8 <HAL_GetTick>
 8000dbe:	4607      	mov	r7, r0
 8000dc0:	fa96 f3a6 	rbit	r3, r6
 8000dc4:	fa96 f3a6 	rbit	r3, r6
 8000dc8:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dcc:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8000dce:	fa96 f3a6 	rbit	r3, r6
 8000dd2:	fab3 f383 	clz	r3, r3
 8000dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dda:	4213      	tst	r3, r2
 8000ddc:	f47f aef9 	bne.w	8000bd2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000de0:	f7ff fee2 	bl	8000ba8 <HAL_GetTick>
 8000de4:	1bc0      	subs	r0, r0, r7
 8000de6:	2802      	cmp	r0, #2
 8000de8:	d9ea      	bls.n	8000dc0 <HAL_RCC_OscConfig+0x208>
 8000dea:	e744      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
 8000dec:	fa91 f3a1 	rbit	r3, r1
      __HAL_RCC_LSI_DISABLE();
 8000df0:	fab3 f383 	clz	r3, r3
 8000df4:	4413      	add	r3, r2
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	2602      	movs	r6, #2
 8000dfa:	6018      	str	r0, [r3, #0]
      tickstart = HAL_GetTick();
 8000dfc:	f7ff fed4 	bl	8000ba8 <HAL_GetTick>
 8000e00:	4607      	mov	r7, r0
 8000e02:	fa96 f3a6 	rbit	r3, r6
 8000e06:	fa96 f3a6 	rbit	r3, r6
 8000e0a:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e0e:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8000e10:	fa96 f3a6 	rbit	r3, r6
 8000e14:	fab3 f383 	clz	r3, r3
 8000e18:	fa01 f303 	lsl.w	r3, r1, r3
 8000e1c:	4213      	tst	r3, r2
 8000e1e:	f43f aed8 	beq.w	8000bd2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e22:	f7ff fec1 	bl	8000ba8 <HAL_GetTick>
 8000e26:	1bc0      	subs	r0, r0, r7
 8000e28:	2802      	cmp	r0, #2
 8000e2a:	d9ea      	bls.n	8000e02 <HAL_RCC_OscConfig+0x24a>
 8000e2c:	e723      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e2e:	491c      	ldr	r1, [pc, #112]	@ (8000ea0 <HAL_RCC_OscConfig+0x2e8>)
 8000e30:	69cb      	ldr	r3, [r1, #28]
 8000e32:	00d8      	lsls	r0, r3, #3
 8000e34:	d431      	bmi.n	8000e9a <HAL_RCC_OscConfig+0x2e2>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e36:	69cb      	ldr	r3, [r1, #28]
 8000e38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e3c:	61cb      	str	r3, [r1, #28]
 8000e3e:	69cb      	ldr	r3, [r1, #28]
 8000e40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e44:	9301      	str	r3, [sp, #4]
 8000e46:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000e48:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e4a:	4e17      	ldr	r6, [pc, #92]	@ (8000ea8 <HAL_RCC_OscConfig+0x2f0>)
 8000e4c:	6833      	ldr	r3, [r6, #0]
 8000e4e:	05da      	lsls	r2, r3, #23
 8000e50:	d52c      	bpl.n	8000eac <HAL_RCC_OscConfig+0x2f4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e52:	68e3      	ldr	r3, [r4, #12]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d139      	bne.n	8000ecc <HAL_RCC_OscConfig+0x314>
 8000e58:	6a0b      	ldr	r3, [r1, #32]
 8000e5a:	f043 0301 	orr.w	r3, r3, #1
 8000e5e:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8000e60:	f7ff fea2 	bl	8000ba8 <HAL_GetTick>
 8000e64:	2602      	movs	r6, #2
 8000e66:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e68:	f04f 0801 	mov.w	r8, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e6c:	f241 3988 	movw	r9, #5000	@ 0x1388
 8000e70:	fa96 f3a6 	rbit	r3, r6
 8000e74:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e78:	6a0a      	ldr	r2, [r1, #32]
 8000e7a:	fa96 f3a6 	rbit	r3, r6
 8000e7e:	fab3 f383 	clz	r3, r3
 8000e82:	fa08 f303 	lsl.w	r3, r8, r3
 8000e86:	4213      	tst	r3, r2
 8000e88:	d052      	beq.n	8000f30 <HAL_RCC_OscConfig+0x378>
    if(pwrclkchanged == SET)
 8000e8a:	2d00      	cmp	r5, #0
 8000e8c:	f43f aea5 	beq.w	8000bda <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e90:	69cb      	ldr	r3, [r1, #28]
 8000e92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e96:	61cb      	str	r3, [r1, #28]
 8000e98:	e69f      	b.n	8000bda <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000e9a:	2500      	movs	r5, #0
 8000e9c:	e7d5      	b.n	8000e4a <HAL_RCC_OscConfig+0x292>
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000
 8000ea4:	10908120 	.word	0x10908120
 8000ea8:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eac:	6833      	ldr	r3, [r6, #0]
 8000eae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eb2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000eb4:	f7ff fe78 	bl	8000ba8 <HAL_GetTick>
 8000eb8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eba:	6833      	ldr	r3, [r6, #0]
 8000ebc:	05db      	lsls	r3, r3, #23
 8000ebe:	d4c8      	bmi.n	8000e52 <HAL_RCC_OscConfig+0x29a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ec0:	f7ff fe72 	bl	8000ba8 <HAL_GetTick>
 8000ec4:	1bc0      	subs	r0, r0, r7
 8000ec6:	2864      	cmp	r0, #100	@ 0x64
 8000ec8:	d9f7      	bls.n	8000eba <HAL_RCC_OscConfig+0x302>
 8000eca:	e6d4      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ecc:	bb13      	cbnz	r3, 8000f14 <HAL_RCC_OscConfig+0x35c>
 8000ece:	6a0b      	ldr	r3, [r1, #32]
 8000ed0:	f023 0301 	bic.w	r3, r3, #1
 8000ed4:	620b      	str	r3, [r1, #32]
 8000ed6:	6a0b      	ldr	r3, [r1, #32]
 8000ed8:	f023 0304 	bic.w	r3, r3, #4
 8000edc:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 8000ede:	f7ff fe63 	bl	8000ba8 <HAL_GetTick>
 8000ee2:	2602      	movs	r6, #2
 8000ee4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ee6:	f04f 0801 	mov.w	r8, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000eea:	f241 3988 	movw	r9, #5000	@ 0x1388
 8000eee:	fa96 f3a6 	rbit	r3, r6
 8000ef2:	fa96 f3a6 	rbit	r3, r6
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ef6:	6a0a      	ldr	r2, [r1, #32]
 8000ef8:	fa96 f3a6 	rbit	r3, r6
 8000efc:	fab3 f383 	clz	r3, r3
 8000f00:	fa08 f303 	lsl.w	r3, r8, r3
 8000f04:	4213      	tst	r3, r2
 8000f06:	d0c0      	beq.n	8000e8a <HAL_RCC_OscConfig+0x2d2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f08:	f7ff fe4e 	bl	8000ba8 <HAL_GetTick>
 8000f0c:	1bc0      	subs	r0, r0, r7
 8000f0e:	4548      	cmp	r0, r9
 8000f10:	d9ed      	bls.n	8000eee <HAL_RCC_OscConfig+0x336>
 8000f12:	e6b0      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f14:	2b05      	cmp	r3, #5
 8000f16:	6a0b      	ldr	r3, [r1, #32]
 8000f18:	d103      	bne.n	8000f22 <HAL_RCC_OscConfig+0x36a>
 8000f1a:	f043 0304 	orr.w	r3, r3, #4
 8000f1e:	620b      	str	r3, [r1, #32]
 8000f20:	e79a      	b.n	8000e58 <HAL_RCC_OscConfig+0x2a0>
 8000f22:	f023 0301 	bic.w	r3, r3, #1
 8000f26:	620b      	str	r3, [r1, #32]
 8000f28:	6a0b      	ldr	r3, [r1, #32]
 8000f2a:	f023 0304 	bic.w	r3, r3, #4
 8000f2e:	e796      	b.n	8000e5e <HAL_RCC_OscConfig+0x2a6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f30:	f7ff fe3a 	bl	8000ba8 <HAL_GetTick>
 8000f34:	1bc0      	subs	r0, r0, r7
 8000f36:	4548      	cmp	r0, r9
 8000f38:	d99a      	bls.n	8000e70 <HAL_RCC_OscConfig+0x2b8>
 8000f3a:	e69c      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f3c:	493f      	ldr	r1, [pc, #252]	@ (800103c <HAL_RCC_OscConfig+0x484>)
 8000f3e:	684b      	ldr	r3, [r1, #4]
 8000f40:	f003 030c 	and.w	r3, r3, #12
 8000f44:	2b08      	cmp	r3, #8
 8000f46:	f43f ae6d 	beq.w	8000c24 <HAL_RCC_OscConfig+0x6c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f4a:	2a02      	cmp	r2, #2
 8000f4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f50:	d150      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x43c>
 8000f52:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000f56:	fab3 f383 	clz	r3, r3
 8000f5a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000f5e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f68:	f7ff fe1e 	bl	8000ba8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f6c:	f8df 80d0 	ldr.w	r8, [pc, #208]	@ 8001040 <HAL_RCC_OscConfig+0x488>
        tickstart = HAL_GetTick();
 8000f70:	4606      	mov	r6, r0
 8000f72:	f04f 7700 	mov.w	r7, #33554432	@ 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f76:	2501      	movs	r5, #1
 8000f78:	fa97 f3a7 	rbit	r3, r7
 8000f7c:	680a      	ldr	r2, [r1, #0]
 8000f7e:	fa97 f3a7 	rbit	r3, r7
 8000f82:	fab3 f383 	clz	r3, r3
 8000f86:	fa05 f303 	lsl.w	r3, r5, r3
 8000f8a:	4213      	tst	r3, r2
 8000f8c:	d12c      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x430>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f8e:	e9d4 0308 	ldrd	r0, r3, [r4, #32]
 8000f92:	684a      	ldr	r2, [r1, #4]
 8000f94:	4303      	orrs	r3, r0
 8000f96:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	604b      	str	r3, [r1, #4]
 8000f9e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fa2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8000fa6:	fab3 f383 	clz	r3, r3
 8000faa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000fae:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000fb2:	009b      	lsls	r3, r3, #2
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fb4:	4f22      	ldr	r7, [pc, #136]	@ (8001040 <HAL_RCC_OscConfig+0x488>)
        __HAL_RCC_PLL_ENABLE();
 8000fb6:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8000fb8:	f7ff fdf6 	bl	8000ba8 <HAL_GetTick>
 8000fbc:	f04f 7500 	mov.w	r5, #33554432	@ 0x2000000
 8000fc0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fc2:	2601      	movs	r6, #1
 8000fc4:	fa95 f3a5 	rbit	r3, r5
 8000fc8:	680a      	ldr	r2, [r1, #0]
 8000fca:	fa95 f3a5 	rbit	r3, r5
 8000fce:	fab3 f383 	clz	r3, r3
 8000fd2:	fa06 f303 	lsl.w	r3, r6, r3
 8000fd6:	4213      	tst	r3, r2
 8000fd8:	f47f ae03 	bne.w	8000be2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fdc:	f7ff fde4 	bl	8000ba8 <HAL_GetTick>
 8000fe0:	1b00      	subs	r0, r0, r4
 8000fe2:	42b8      	cmp	r0, r7
 8000fe4:	d9ee      	bls.n	8000fc4 <HAL_RCC_OscConfig+0x40c>
 8000fe6:	e646      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fe8:	f7ff fdde 	bl	8000ba8 <HAL_GetTick>
 8000fec:	1b83      	subs	r3, r0, r6
 8000fee:	4543      	cmp	r3, r8
 8000ff0:	d9c2      	bls.n	8000f78 <HAL_RCC_OscConfig+0x3c0>
 8000ff2:	e640      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
 8000ff4:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000ff8:	fab3 f383 	clz	r3, r3
 8000ffc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001000:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800100a:	f7ff fdcd 	bl	8000ba8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800100e:	4f0c      	ldr	r7, [pc, #48]	@ (8001040 <HAL_RCC_OscConfig+0x488>)
        tickstart = HAL_GetTick();
 8001010:	4604      	mov	r4, r0
 8001012:	f04f 7500 	mov.w	r5, #33554432	@ 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001016:	2601      	movs	r6, #1
 8001018:	fa95 f3a5 	rbit	r3, r5
 800101c:	680a      	ldr	r2, [r1, #0]
 800101e:	fa95 f3a5 	rbit	r3, r5
 8001022:	fab3 f383 	clz	r3, r3
 8001026:	fa06 f303 	lsl.w	r3, r6, r3
 800102a:	4213      	tst	r3, r2
 800102c:	f43f add9 	beq.w	8000be2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001030:	f7ff fdba 	bl	8000ba8 <HAL_GetTick>
 8001034:	1b00      	subs	r0, r0, r4
 8001036:	42b8      	cmp	r0, r7
 8001038:	d9ee      	bls.n	8001018 <HAL_RCC_OscConfig+0x460>
 800103a:	e61c      	b.n	8000c76 <HAL_RCC_OscConfig+0xbe>
 800103c:	40021000 	.word	0x40021000
 8001040:	00030d40 	.word	0x00030d40

08001044 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001044:	4a4d      	ldr	r2, [pc, #308]	@ (800117c <HAL_RCC_ClockConfig+0x138>)
{
 8001046:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001048:	6813      	ldr	r3, [r2, #0]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	428b      	cmp	r3, r1
{
 8001050:	4604      	mov	r4, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001052:	d311      	bcc.n	8001078 <HAL_RCC_ClockConfig+0x34>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001054:	6822      	ldr	r2, [r4, #0]
 8001056:	0795      	lsls	r5, r2, #30
 8001058:	d41a      	bmi.n	8001090 <HAL_RCC_ClockConfig+0x4c>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800105a:	07d0      	lsls	r0, r2, #31
 800105c:	d420      	bmi.n	80010a0 <HAL_RCC_ClockConfig+0x5c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800105e:	4a47      	ldr	r2, [pc, #284]	@ (800117c <HAL_RCC_ClockConfig+0x138>)
 8001060:	6813      	ldr	r3, [r2, #0]
 8001062:	f003 0307 	and.w	r3, r3, #7
 8001066:	428b      	cmp	r3, r1
 8001068:	d86c      	bhi.n	8001144 <HAL_RCC_ClockConfig+0x100>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800106a:	6822      	ldr	r2, [r4, #0]
 800106c:	0751      	lsls	r1, r2, #29
 800106e:	d474      	bmi.n	800115a <HAL_RCC_ClockConfig+0x116>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001070:	0713      	lsls	r3, r2, #28
 8001072:	d47a      	bmi.n	800116a <HAL_RCC_ClockConfig+0x126>
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];

  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 8001074:	2000      	movs	r0, #0
 8001076:	e00a      	b.n	800108e <HAL_RCC_ClockConfig+0x4a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001078:	6813      	ldr	r3, [r2, #0]
 800107a:	f023 0307 	bic.w	r3, r3, #7
 800107e:	430b      	orrs	r3, r1
 8001080:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001082:	6813      	ldr	r3, [r2, #0]
 8001084:	f003 0307 	and.w	r3, r3, #7
 8001088:	428b      	cmp	r3, r1
 800108a:	d0e3      	beq.n	8001054 <HAL_RCC_ClockConfig+0x10>
      return HAL_ERROR;
 800108c:	2001      	movs	r0, #1
}
 800108e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001090:	483b      	ldr	r0, [pc, #236]	@ (8001180 <HAL_RCC_ClockConfig+0x13c>)
 8001092:	68a5      	ldr	r5, [r4, #8]
 8001094:	6843      	ldr	r3, [r0, #4]
 8001096:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800109a:	432b      	orrs	r3, r5
 800109c:	6043      	str	r3, [r0, #4]
 800109e:	e7dc      	b.n	800105a <HAL_RCC_ClockConfig+0x16>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010a0:	6862      	ldr	r2, [r4, #4]
 80010a2:	4d37      	ldr	r5, [pc, #220]	@ (8001180 <HAL_RCC_ClockConfig+0x13c>)
 80010a4:	2a01      	cmp	r2, #1
 80010a6:	d125      	bne.n	80010f4 <HAL_RCC_ClockConfig+0xb0>
 80010a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010ac:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010b0:	6828      	ldr	r0, [r5, #0]
 80010b2:	fa93 f3a3 	rbit	r3, r3
 80010b6:	fab3 f383 	clz	r3, r3
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	4203      	tst	r3, r0
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010c0:	d0e4      	beq.n	800108c <HAL_RCC_ClockConfig+0x48>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010c2:	686b      	ldr	r3, [r5, #4]
 80010c4:	f023 0303 	bic.w	r3, r3, #3
 80010c8:	4313      	orrs	r3, r2
 80010ca:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80010cc:	f7ff fd6c 	bl	8000ba8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010d0:	6863      	ldr	r3, [r4, #4]
 80010d2:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 80010d4:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010d6:	f241 3788 	movw	r7, #5000	@ 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010da:	d11c      	bne.n	8001116 <HAL_RCC_ClockConfig+0xd2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80010dc:	686b      	ldr	r3, [r5, #4]
 80010de:	f003 030c 	and.w	r3, r3, #12
 80010e2:	2b04      	cmp	r3, #4
 80010e4:	d0bb      	beq.n	800105e <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010e6:	f7ff fd5f 	bl	8000ba8 <HAL_GetTick>
 80010ea:	1b80      	subs	r0, r0, r6
 80010ec:	42b8      	cmp	r0, r7
 80010ee:	d9f5      	bls.n	80010dc <HAL_RCC_ClockConfig+0x98>
          return HAL_TIMEOUT;
 80010f0:	2003      	movs	r0, #3
 80010f2:	e7cc      	b.n	800108e <HAL_RCC_ClockConfig+0x4a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010f4:	2a02      	cmp	r2, #2
 80010f6:	bf0c      	ite	eq
 80010f8:	f04f 7300 	moveq.w	r3, #33554432	@ 0x2000000
 80010fc:	2302      	movne	r3, #2
 80010fe:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001102:	682e      	ldr	r6, [r5, #0]
 8001104:	fa93 f3a3 	rbit	r3, r3
 8001108:	2001      	movs	r0, #1
 800110a:	fab3 f383 	clz	r3, r3
 800110e:	fa00 f303 	lsl.w	r3, r0, r3
 8001112:	4233      	tst	r3, r6
 8001114:	e7d4      	b.n	80010c0 <HAL_RCC_ClockConfig+0x7c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001116:	2b02      	cmp	r3, #2
 8001118:	d10f      	bne.n	800113a <HAL_RCC_ClockConfig+0xf6>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800111a:	686b      	ldr	r3, [r5, #4]
 800111c:	f003 030c 	and.w	r3, r3, #12
 8001120:	2b08      	cmp	r3, #8
 8001122:	d09c      	beq.n	800105e <HAL_RCC_ClockConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001124:	f7ff fd40 	bl	8000ba8 <HAL_GetTick>
 8001128:	1b80      	subs	r0, r0, r6
 800112a:	42b8      	cmp	r0, r7
 800112c:	d9f5      	bls.n	800111a <HAL_RCC_ClockConfig+0xd6>
 800112e:	e7df      	b.n	80010f0 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001130:	f7ff fd3a 	bl	8000ba8 <HAL_GetTick>
 8001134:	1b80      	subs	r0, r0, r6
 8001136:	42b8      	cmp	r0, r7
 8001138:	d8da      	bhi.n	80010f0 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800113a:	686b      	ldr	r3, [r5, #4]
 800113c:	f013 0f0c 	tst.w	r3, #12
 8001140:	d1f6      	bne.n	8001130 <HAL_RCC_ClockConfig+0xec>
 8001142:	e78c      	b.n	800105e <HAL_RCC_ClockConfig+0x1a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001144:	6813      	ldr	r3, [r2, #0]
 8001146:	f023 0307 	bic.w	r3, r3, #7
 800114a:	430b      	orrs	r3, r1
 800114c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800114e:	6813      	ldr	r3, [r2, #0]
 8001150:	f003 0307 	and.w	r3, r3, #7
 8001154:	428b      	cmp	r3, r1
 8001156:	d199      	bne.n	800108c <HAL_RCC_ClockConfig+0x48>
 8001158:	e787      	b.n	800106a <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800115a:	4909      	ldr	r1, [pc, #36]	@ (8001180 <HAL_RCC_ClockConfig+0x13c>)
 800115c:	68e0      	ldr	r0, [r4, #12]
 800115e:	684b      	ldr	r3, [r1, #4]
 8001160:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001164:	4303      	orrs	r3, r0
 8001166:	604b      	str	r3, [r1, #4]
 8001168:	e782      	b.n	8001070 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800116a:	4a05      	ldr	r2, [pc, #20]	@ (8001180 <HAL_RCC_ClockConfig+0x13c>)
 800116c:	6921      	ldr	r1, [r4, #16]
 800116e:	6853      	ldr	r3, [r2, #4]
 8001170:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8001174:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001178:	6053      	str	r3, [r2, #4]
 800117a:	e77b      	b.n	8001074 <HAL_RCC_ClockConfig+0x30>
 800117c:	40022000 	.word	0x40022000
 8001180:	40021000 	.word	0x40021000

08001184 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001184:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001188:	f8df 8168 	ldr.w	r8, [pc, #360]	@ 80012f4 <HAL_GPIO_Init+0x170>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800118c:	4c5a      	ldr	r4, [pc, #360]	@ (80012f8 <HAL_GPIO_Init+0x174>)
  uint32_t position = 0x00U;
 800118e:	2300      	movs	r3, #0
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001190:	f04f 090f 	mov.w	r9, #15
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001194:	680a      	ldr	r2, [r1, #0]
 8001196:	fa32 f503 	lsrs.w	r5, r2, r3
 800119a:	d102      	bne.n	80011a2 <HAL_GPIO_Init+0x1e>
      }
    }
    
    position++;
  }
}
 800119c:	b003      	add	sp, #12
 800119e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80011a2:	2501      	movs	r5, #1
 80011a4:	fa05 fa03 	lsl.w	sl, r5, r3
    if(iocurrent)
 80011a8:	ea1a 0202 	ands.w	r2, sl, r2
 80011ac:	f000 8098 	beq.w	80012e0 <HAL_GPIO_Init+0x15c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011b0:	684d      	ldr	r5, [r1, #4]
 80011b2:	f025 0e10 	bic.w	lr, r5, #16
 80011b6:	f1be 0f02 	cmp.w	lr, #2
 80011ba:	d111      	bne.n	80011e0 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->AFR[position >> 3];
 80011bc:	08df      	lsrs	r7, r3, #3
 80011be:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011c2:	f003 0c07 	and.w	ip, r3, #7
        temp = GPIOx->AFR[position >> 3];
 80011c6:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011c8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80011cc:	fa09 fb0c 	lsl.w	fp, r9, ip
 80011d0:	ea26 0b0b 	bic.w	fp, r6, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011d4:	690e      	ldr	r6, [r1, #16]
 80011d6:	fa06 f60c 	lsl.w	r6, r6, ip
 80011da:	ea46 060b 	orr.w	r6, r6, fp
        GPIOx->AFR[position >> 3] = temp;
 80011de:	623e      	str	r6, [r7, #32]
      temp = GPIOx->MODER;
 80011e0:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80011e8:	2603      	movs	r6, #3
 80011ea:	fa06 f70c 	lsl.w	r7, r6, ip
 80011ee:	ea2b 0b07 	bic.w	fp, fp, r7
 80011f2:	43fe      	mvns	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011f4:	f005 0703 	and.w	r7, r5, #3
 80011f8:	fa07 f70c 	lsl.w	r7, r7, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011fc:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001200:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001204:	f1be 0f01 	cmp.w	lr, #1
      GPIOx->MODER = temp;
 8001208:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800120a:	d810      	bhi.n	800122e <HAL_GPIO_Init+0xaa>
        temp = GPIOx->OSPEEDR;
 800120c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800120e:	ea06 0e07 	and.w	lr, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001212:	68cf      	ldr	r7, [r1, #12]
 8001214:	fa07 f70c 	lsl.w	r7, r7, ip
 8001218:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 800121c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800121e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001220:	ea27 0e0a 	bic.w	lr, r7, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001224:	092f      	lsrs	r7, r5, #4
 8001226:	409f      	lsls	r7, r3
 8001228:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800122c:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800122e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001230:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001232:	688e      	ldr	r6, [r1, #8]
 8001234:	fa06 f60c 	lsl.w	r6, r6, ip
 8001238:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 800123a:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800123c:	00ee      	lsls	r6, r5, #3
 800123e:	d54f      	bpl.n	80012e0 <HAL_GPIO_Init+0x15c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001240:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8001244:	f046 0601 	orr.w	r6, r6, #1
 8001248:	f8c8 6018 	str.w	r6, [r8, #24]
 800124c:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8001250:	f023 0703 	bic.w	r7, r3, #3
 8001254:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8001258:	f006 0601 	and.w	r6, r6, #1
 800125c:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
 8001260:	9601      	str	r6, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001262:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001266:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001268:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800126a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800126e:	fa09 fe0c 	lsl.w	lr, r9, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001272:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001276:	ea26 0e0e 	bic.w	lr, r6, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800127a:	d033      	beq.n	80012e4 <HAL_GPIO_Init+0x160>
 800127c:	4e1f      	ldr	r6, [pc, #124]	@ (80012fc <HAL_GPIO_Init+0x178>)
 800127e:	42b0      	cmp	r0, r6
 8001280:	d032      	beq.n	80012e8 <HAL_GPIO_Init+0x164>
 8001282:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001286:	42b0      	cmp	r0, r6
 8001288:	d030      	beq.n	80012ec <HAL_GPIO_Init+0x168>
 800128a:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800128e:	42b0      	cmp	r0, r6
 8001290:	d02e      	beq.n	80012f0 <HAL_GPIO_Init+0x16c>
 8001292:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001296:	42b0      	cmp	r0, r6
 8001298:	bf14      	ite	ne
 800129a:	2605      	movne	r6, #5
 800129c:	2604      	moveq	r6, #4
 800129e:	fa06 f60c 	lsl.w	r6, r6, ip
 80012a2:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 80012a6:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 80012a8:	6826      	ldr	r6, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80012aa:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012ac:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
        temp &= ~((uint32_t)iocurrent);
 80012b0:	bf0c      	ite	eq
 80012b2:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80012b4:	4316      	orrne	r6, r2
        EXTI->IMR = temp;
 80012b6:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 80012b8:	6866      	ldr	r6, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012ba:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        temp &= ~((uint32_t)iocurrent);
 80012be:	bf0c      	ite	eq
 80012c0:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80012c2:	4316      	orrne	r6, r2
        EXTI->EMR = temp;
 80012c4:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 80012c6:	68a6      	ldr	r6, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012c8:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        temp &= ~((uint32_t)iocurrent);
 80012cc:	bf0c      	ite	eq
 80012ce:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80012d0:	4316      	orrne	r6, r2
        EXTI->RTSR = temp;
 80012d2:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80012d4:	68e6      	ldr	r6, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012d6:	02ad      	lsls	r5, r5, #10
        temp &= ~((uint32_t)iocurrent);
 80012d8:	bf54      	ite	pl
 80012da:	403e      	andpl	r6, r7
          temp |= iocurrent;
 80012dc:	4316      	orrmi	r6, r2
        EXTI->FTSR = temp;
 80012de:	60e6      	str	r6, [r4, #12]
    position++;
 80012e0:	3301      	adds	r3, #1
 80012e2:	e757      	b.n	8001194 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80012e4:	2600      	movs	r6, #0
 80012e6:	e7da      	b.n	800129e <HAL_GPIO_Init+0x11a>
 80012e8:	2601      	movs	r6, #1
 80012ea:	e7d8      	b.n	800129e <HAL_GPIO_Init+0x11a>
 80012ec:	2602      	movs	r6, #2
 80012ee:	e7d6      	b.n	800129e <HAL_GPIO_Init+0x11a>
 80012f0:	2603      	movs	r6, #3
 80012f2:	e7d4      	b.n	800129e <HAL_GPIO_Init+0x11a>
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40010400 	.word	0x40010400
 80012fc:	48000400 	.word	0x48000400

08001300 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001300:	b10a      	cbz	r2, 8001306 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001302:	6181      	str	r1, [r0, #24]
 8001304:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001306:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8001308:	4770      	bx	lr
 800130a:	0000      	movs	r0, r0

0800130c <UART_SetConfig>:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800130c:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800130e:	6883      	ldr	r3, [r0, #8]
 8001310:	69c1      	ldr	r1, [r0, #28]
{
 8001312:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001314:	6905      	ldr	r5, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001316:	6814      	ldr	r4, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001318:	432b      	orrs	r3, r5
 800131a:	6945      	ldr	r5, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800131c:	f424 4416 	bic.w	r4, r4, #38400	@ 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001320:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001322:	f024 040c 	bic.w	r4, r4, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001326:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001328:	4323      	orrs	r3, r4
 800132a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800132c:	6853      	ldr	r3, [r2, #4]
 800132e:	68c4      	ldr	r4, [r0, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001330:	6a05      	ldr	r5, [r0, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001332:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001336:	4323      	orrs	r3, r4
 8001338:	6053      	str	r3, [r2, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800133a:	6894      	ldr	r4, [r2, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800133c:	6983      	ldr	r3, [r0, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800133e:	f424 6430 	bic.w	r4, r4, #2816	@ 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001342:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001344:	4323      	orrs	r3, r4
 8001346:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001348:	4b42      	ldr	r3, [pc, #264]	@ (8001454 <UART_SetConfig+0x148>)
 800134a:	429a      	cmp	r2, r3
 800134c:	d111      	bne.n	8001372 <UART_SetConfig+0x66>
 800134e:	f503 4358 	add.w	r3, r3, #55296	@ 0xd800
 8001352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001354:	f003 0303 	and.w	r3, r3, #3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d05f      	beq.n	800141c <UART_SetConfig+0x110>
 800135c:	2b03      	cmp	r3, #3
 800135e:	d065      	beq.n	800142c <UART_SetConfig+0x120>

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001360:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
  {
    switch (clocksource)
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001364:	6841      	ldr	r1, [r0, #4]
 8001366:	ea4f 0351 	mov.w	r3, r1, lsr #1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800136a:	d045      	beq.n	80013f8 <UART_SetConfig+0xec>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800136c:	f503 03e1 	add.w	r3, r3, #7372800	@ 0x708000
 8001370:	e048      	b.n	8001404 <UART_SetConfig+0xf8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001372:	4b39      	ldr	r3, [pc, #228]	@ (8001458 <UART_SetConfig+0x14c>)
 8001374:	429a      	cmp	r2, r3
 8001376:	d112      	bne.n	800139e <UART_SetConfig+0x92>
 8001378:	f503 33e6 	add.w	r3, r3, #117760	@ 0x1cc00
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001382:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001386:	d049      	beq.n	800141c <UART_SetConfig+0x110>
 8001388:	d9ea      	bls.n	8001360 <UART_SetConfig+0x54>
 800138a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800138e:	d04d      	beq.n	800142c <UART_SetConfig+0x120>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001390:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
        ret = HAL_ERROR;
 8001394:	f04f 0001 	mov.w	r0, #1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001398:	d15b      	bne.n	8001452 <UART_SetConfig+0x146>
  uint16_t usartdiv                   = 0x0000U;
 800139a:	2300      	movs	r3, #0
 800139c:	e053      	b.n	8001446 <UART_SetConfig+0x13a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800139e:	4b2f      	ldr	r3, [pc, #188]	@ (800145c <UART_SetConfig+0x150>)
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d10b      	bne.n	80013bc <UART_SetConfig+0xb0>
 80013a4:	f503 33e4 	add.w	r3, r3, #116736	@ 0x1c800
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80013ae:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80013b2:	d033      	beq.n	800141c <UART_SetConfig+0x110>
 80013b4:	d9d4      	bls.n	8001360 <UART_SetConfig+0x54>
 80013b6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80013ba:	e7e8      	b.n	800138e <UART_SetConfig+0x82>
 80013bc:	4b28      	ldr	r3, [pc, #160]	@ (8001460 <UART_SetConfig+0x154>)
 80013be:	429a      	cmp	r2, r3
 80013c0:	d10b      	bne.n	80013da <UART_SetConfig+0xce>
 80013c2:	f503 33e2 	add.w	r3, r3, #115712	@ 0x1c400
 80013c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80013cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80013d0:	d024      	beq.n	800141c <UART_SetConfig+0x110>
 80013d2:	d9c5      	bls.n	8001360 <UART_SetConfig+0x54>
 80013d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80013d8:	e7d9      	b.n	800138e <UART_SetConfig+0x82>
 80013da:	4b22      	ldr	r3, [pc, #136]	@ (8001464 <UART_SetConfig+0x158>)
 80013dc:	429a      	cmp	r2, r3
 80013de:	d1d7      	bne.n	8001390 <UART_SetConfig+0x84>
 80013e0:	f503 33e0 	add.w	r3, r3, #114688	@ 0x1c000
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80013ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80013ee:	d015      	beq.n	800141c <UART_SetConfig+0x110>
 80013f0:	d9b6      	bls.n	8001360 <UART_SetConfig+0x54>
 80013f2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80013f6:	e7ca      	b.n	800138e <UART_SetConfig+0x82>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80013f8:	f503 0361 	add.w	r3, r3, #14745600	@ 0xe10000
 80013fc:	e01f      	b.n	800143e <UART_SetConfig+0x132>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80013fe:	084b      	lsrs	r3, r1, #1
 8001400:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001404:	fbb3 f3f1 	udiv	r3, r3, r1
 8001408:	b29b      	uxth	r3, r3
 800140a:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800140c:	2000      	movs	r0, #0
        ret = HAL_ERROR;
        break;
    }
  }

  return ret;
 800140e:	e020      	b.n	8001452 <UART_SetConfig+0x146>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001410:	084b      	lsrs	r3, r1, #1
 8001412:	f503 0374 	add.w	r3, r3, #15990784	@ 0xf40000
 8001416:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800141a:	e7f3      	b.n	8001404 <UART_SetConfig+0xf8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800141c:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8001420:	6841      	ldr	r1, [r0, #4]
 8001422:	d1ec      	bne.n	80013fe <UART_SetConfig+0xf2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001424:	084b      	lsrs	r3, r1, #1
 8001426:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800142a:	e008      	b.n	800143e <UART_SetConfig+0x132>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800142c:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8001430:	6841      	ldr	r1, [r0, #4]
 8001432:	d1ed      	bne.n	8001410 <UART_SetConfig+0x104>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001434:	084b      	lsrs	r3, r1, #1
 8001436:	f103 73f4 	add.w	r3, r3, #31981568	@ 0x1e80000
 800143a:	f503 4390 	add.w	r3, r3, #18432	@ 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800143e:	fbb3 f3f1 	udiv	r3, r3, r1
  HAL_StatusTypeDef ret               = HAL_OK;
 8001442:	2000      	movs	r0, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001444:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 8001446:	f023 010f 	bic.w	r1, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800144a:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 800144e:	430b      	orrs	r3, r1
 8001450:	60d3      	str	r3, [r2, #12]

}
 8001452:	bd30      	pop	{r4, r5, pc}
 8001454:	40013800 	.word	0x40013800
 8001458:	40004400 	.word	0x40004400
 800145c:	40004800 	.word	0x40004800
 8001460:	40004c00 	.word	0x40004c00
 8001464:	40005000 	.word	0x40005000

08001468 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800146c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8001470:	4604      	mov	r4, r0
 8001472:	4616      	mov	r6, r2
 8001474:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001476:	6825      	ldr	r5, [r4, #0]
 8001478:	69eb      	ldr	r3, [r5, #28]
 800147a:	ea31 0303 	bics.w	r3, r1, r3
 800147e:	bf0c      	ite	eq
 8001480:	2301      	moveq	r3, #1
 8001482:	2300      	movne	r3, #0
 8001484:	42b3      	cmp	r3, r6
 8001486:	d001      	beq.n	800148c <UART_WaitOnFlagUntilTimeout+0x24>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001488:	2000      	movs	r0, #0
 800148a:	e016      	b.n	80014ba <UART_WaitOnFlagUntilTimeout+0x52>
    if(Timeout != HAL_MAX_DELAY)
 800148c:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8001490:	d0f2      	beq.n	8001478 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001492:	f1b8 0f00 	cmp.w	r8, #0
 8001496:	d112      	bne.n	80014be <UART_WaitOnFlagUntilTimeout+0x56>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001498:	682b      	ldr	r3, [r5, #0]
 800149a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800149e:	602b      	str	r3, [r5, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80014a0:	68ab      	ldr	r3, [r5, #8]
 80014a2:	f023 0301 	bic.w	r3, r3, #1
 80014a6:	60ab      	str	r3, [r5, #8]
        huart->gState  = HAL_UART_STATE_READY;
 80014a8:	2320      	movs	r3, #32
 80014aa:	f884 3069 	strb.w	r3, [r4, #105]	@ 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80014ae:	f884 306a 	strb.w	r3, [r4, #106]	@ 0x6a
        __HAL_UNLOCK(huart);
 80014b2:	2300      	movs	r3, #0
 80014b4:	f884 3068 	strb.w	r3, [r4, #104]	@ 0x68
        return HAL_TIMEOUT;
 80014b8:	2003      	movs	r0, #3
}
 80014ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80014be:	f7ff fb73 	bl	8000ba8 <HAL_GetTick>
 80014c2:	1bc0      	subs	r0, r0, r7
 80014c4:	4540      	cmp	r0, r8
 80014c6:	d9d6      	bls.n	8001476 <UART_WaitOnFlagUntilTimeout+0xe>
 80014c8:	e7e6      	b.n	8001498 <UART_WaitOnFlagUntilTimeout+0x30>

080014ca <UART_CheckIdleState>:
{
 80014ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80014cc:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014ce:	2100      	movs	r1, #0
 80014d0:	66c1      	str	r1, [r0, #108]	@ 0x6c
  tickstart = HAL_GetTick();
 80014d2:	f7ff fb69 	bl	8000ba8 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80014d6:	6826      	ldr	r6, [r4, #0]
 80014d8:	6833      	ldr	r3, [r6, #0]
 80014da:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80014dc:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80014de:	d416      	bmi.n	800150e <UART_CheckIdleState+0x44>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80014e0:	6833      	ldr	r3, [r6, #0]
 80014e2:	075b      	lsls	r3, r3, #29
 80014e4:	d50a      	bpl.n	80014fc <UART_CheckIdleState+0x32>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80014e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	2200      	movs	r2, #0
 80014ee:	462b      	mov	r3, r5
 80014f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80014f4:	4620      	mov	r0, r4
 80014f6:	f7ff ffb7 	bl	8001468 <UART_WaitOnFlagUntilTimeout>
 80014fa:	b9a0      	cbnz	r0, 8001526 <UART_CheckIdleState+0x5c>
  huart->gState  = HAL_UART_STATE_READY;
 80014fc:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80014fe:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8001500:	f884 3069 	strb.w	r3, [r4, #105]	@ 0x69
  __HAL_UNLOCK(huart);
 8001504:	f884 0068 	strb.w	r0, [r4, #104]	@ 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8001508:	f884 306a 	strb.w	r3, [r4, #106]	@ 0x6a
  return HAL_OK;
 800150c:	e00c      	b.n	8001528 <UART_CheckIdleState+0x5e>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800150e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	460a      	mov	r2, r1
 8001516:	4603      	mov	r3, r0
 8001518:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800151c:	4620      	mov	r0, r4
 800151e:	f7ff ffa3 	bl	8001468 <UART_WaitOnFlagUntilTimeout>
 8001522:	2800      	cmp	r0, #0
 8001524:	d0dc      	beq.n	80014e0 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001526:	2003      	movs	r0, #3
}
 8001528:	b002      	add	sp, #8
 800152a:	bd70      	pop	{r4, r5, r6, pc}

0800152c <HAL_UART_Init>:
{
 800152c:	b538      	push	{r3, r4, r5, lr}
  if(huart == NULL)
 800152e:	4604      	mov	r4, r0
 8001530:	b320      	cbz	r0, 800157c <HAL_UART_Init+0x50>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001532:	f890 3069 	ldrb.w	r3, [r0, #105]	@ 0x69
 8001536:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800153a:	b90b      	cbnz	r3, 8001540 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 800153c:	f880 2068 	strb.w	r2, [r0, #104]	@ 0x68
  __HAL_UART_DISABLE(huart);
 8001540:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001542:	2324      	movs	r3, #36	@ 0x24
 8001544:	f884 3069 	strb.w	r3, [r4, #105]	@ 0x69
  __HAL_UART_DISABLE(huart);
 8001548:	682b      	ldr	r3, [r5, #0]
 800154a:	f023 0301 	bic.w	r3, r3, #1
 800154e:	602b      	str	r3, [r5, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001550:	4620      	mov	r0, r4
 8001552:	f7ff fedb 	bl	800130c <UART_SetConfig>
 8001556:	2801      	cmp	r0, #1
 8001558:	d010      	beq.n	800157c <HAL_UART_Init+0x50>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800155a:	686b      	ldr	r3, [r5, #4]
 800155c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8001560:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001562:	68ab      	ldr	r3, [r5, #8]
 8001564:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8001568:	60ab      	str	r3, [r5, #8]
  __HAL_UART_ENABLE(huart);
 800156a:	682b      	ldr	r3, [r5, #0]
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	602b      	str	r3, [r5, #0]
  return UART_CheckIdleState(huart);
 8001572:	4620      	mov	r0, r4
}
 8001574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return UART_CheckIdleState(huart);
 8001578:	f7ff bfa7 	b.w	80014ca <UART_CheckIdleState>
}
 800157c:	2001      	movs	r0, #1
 800157e:	bd38      	pop	{r3, r4, r5, pc}

08001580 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001580:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001582:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001584:	f890 3069 	ldrb.w	r3, [r0, #105]	@ 0x69
 8001588:	2b20      	cmp	r3, #32
{
 800158a:	460d      	mov	r5, r1
 800158c:	4604      	mov	r4, r0
 800158e:	4611      	mov	r1, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001590:	d14a      	bne.n	8001628 <HAL_UART_Transmit+0xa8>
  {
    if((pData == NULL ) || (Size == 0U))
 8001592:	2d00      	cmp	r5, #0
 8001594:	d046      	beq.n	8001624 <HAL_UART_Transmit+0xa4>
 8001596:	2a00      	cmp	r2, #0
 8001598:	d044      	beq.n	8001624 <HAL_UART_Transmit+0xa4>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800159a:	f890 3068 	ldrb.w	r3, [r0, #104]	@ 0x68
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d042      	beq.n	8001628 <HAL_UART_Transmit+0xa8>
 80015a2:	2301      	movs	r3, #1
 80015a4:	f880 3068 	strb.w	r3, [r0, #104]	@ 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015a8:	2300      	movs	r3, #0
 80015aa:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80015ac:	2321      	movs	r3, #33	@ 0x21
 80015ae:	f880 3069 	strb.w	r3, [r0, #105]	@ 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80015b2:	f7ff faf9 	bl	8000ba8 <HAL_GetTick>

    huart->TxXferSize = Size;
 80015b6:	f8a4 1050 	strh.w	r1, [r4, #80]	@ 0x50
    tickstart = HAL_GetTick();
 80015ba:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 80015bc:	f8a4 1052 	strh.w	r1, [r4, #82]	@ 0x52
    while(huart->TxXferCount > 0U)
 80015c0:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80015c4:	b292      	uxth	r2, r2
 80015c6:	b962      	cbnz	r2, 80015e2 <HAL_UART_Transmit+0x62>
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80015c8:	9600      	str	r6, [sp, #0]
 80015ca:	463b      	mov	r3, r7
 80015cc:	2140      	movs	r1, #64	@ 0x40
 80015ce:	4620      	mov	r0, r4
 80015d0:	f7ff ff4a 	bl	8001468 <UART_WaitOnFlagUntilTimeout>
 80015d4:	b998      	cbnz	r0, 80015fe <HAL_UART_Transmit+0x7e>
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80015d6:	2320      	movs	r3, #32
 80015d8:	f884 3069 	strb.w	r3, [r4, #105]	@ 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80015dc:	f884 0068 	strb.w	r0, [r4, #104]	@ 0x68

    return HAL_OK;
 80015e0:	e00e      	b.n	8001600 <HAL_UART_Transmit+0x80>
      huart->TxXferCount--;
 80015e2:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 80015e6:	3a01      	subs	r2, #1
 80015e8:	b292      	uxth	r2, r2
 80015ea:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015ee:	463b      	mov	r3, r7
 80015f0:	9600      	str	r6, [sp, #0]
 80015f2:	2200      	movs	r2, #0
 80015f4:	2180      	movs	r1, #128	@ 0x80
 80015f6:	4620      	mov	r0, r4
 80015f8:	f7ff ff36 	bl	8001468 <UART_WaitOnFlagUntilTimeout>
 80015fc:	b110      	cbz	r0, 8001604 <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 80015fe:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001600:	b003      	add	sp, #12
 8001602:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001604:	68a3      	ldr	r3, [r4, #8]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001606:	6822      	ldr	r2, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001608:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800160c:	d107      	bne.n	800161e <HAL_UART_Transmit+0x9e>
 800160e:	6923      	ldr	r3, [r4, #16]
 8001610:	b92b      	cbnz	r3, 800161e <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001612:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001616:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800161a:	8513      	strh	r3, [r2, #40]	@ 0x28
 800161c:	e7d0      	b.n	80015c0 <HAL_UART_Transmit+0x40>
 800161e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001622:	e7fa      	b.n	800161a <HAL_UART_Transmit+0x9a>
      return  HAL_ERROR;
 8001624:	2001      	movs	r0, #1
 8001626:	e7eb      	b.n	8001600 <HAL_UART_Transmit+0x80>
    __HAL_LOCK(huart);
 8001628:	2002      	movs	r0, #2
 800162a:	e7e9      	b.n	8001600 <HAL_UART_Transmit+0x80>

0800162c <HAL_UART_Receive>:
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800162c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001630:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8001632:	f890 306a 	ldrb.w	r3, [r0, #106]	@ 0x6a
 8001636:	2b20      	cmp	r3, #32
{
 8001638:	460d      	mov	r5, r1
 800163a:	4604      	mov	r4, r0
 800163c:	4611      	mov	r1, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 800163e:	d15c      	bne.n	80016fa <HAL_UART_Receive+0xce>
  {
    if((pData == NULL ) || (Size == 0U))
 8001640:	2d00      	cmp	r5, #0
 8001642:	d058      	beq.n	80016f6 <HAL_UART_Receive+0xca>
 8001644:	2a00      	cmp	r2, #0
 8001646:	d056      	beq.n	80016f6 <HAL_UART_Receive+0xca>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001648:	f890 3068 	ldrb.w	r3, [r0, #104]	@ 0x68
 800164c:	2b01      	cmp	r3, #1
 800164e:	d054      	beq.n	80016fa <HAL_UART_Receive+0xce>
 8001650:	2301      	movs	r3, #1
 8001652:	f880 3068 	strb.w	r3, [r0, #104]	@ 0x68

    huart->Instance->ICR = 0xFFFFFFFF;
 8001656:	6803      	ldr	r3, [r0, #0]
 8001658:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800165c:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800165e:	2300      	movs	r3, #0
 8001660:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001662:	2322      	movs	r3, #34	@ 0x22
 8001664:	f880 306a 	strb.w	r3, [r0, #106]	@ 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001668:	f7ff fa9e 	bl	8000ba8 <HAL_GetTick>

    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800166c:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize = Size;
 800166e:	f8a4 1058 	strh.w	r1, [r4, #88]	@ 0x58
    UART_MASK_COMPUTATION(huart);
 8001672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 8001676:	4680      	mov	r8, r0
    huart->RxXferCount = Size;
 8001678:	f8a4 105a 	strh.w	r1, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 800167c:	d115      	bne.n	80016aa <HAL_UART_Receive+0x7e>
 800167e:	6923      	ldr	r3, [r4, #16]
 8001680:	b98b      	cbnz	r3, 80016a6 <HAL_UART_Receive+0x7a>
 8001682:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8001686:	f8a4 305c 	strh.w	r3, [r4, #92]	@ 0x5c
    uhMask = huart->Mask;
 800168a:	f8b4 705c 	ldrh.w	r7, [r4, #92]	@ 0x5c

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 800168e:	f8b4 005a 	ldrh.w	r0, [r4, #90]	@ 0x5a
 8001692:	b280      	uxth	r0, r0
 8001694:	b980      	cbnz	r0, 80016b8 <HAL_UART_Receive+0x8c>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001696:	2320      	movs	r3, #32
 8001698:	f884 306a 	strb.w	r3, [r4, #106]	@ 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800169c:	f884 0068 	strb.w	r0, [r4, #104]	@ 0x68
  }
  else
  {
    return HAL_BUSY;
  }
}
 80016a0:	b002      	add	sp, #8
 80016a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 80016a6:	23ff      	movs	r3, #255	@ 0xff
 80016a8:	e7ed      	b.n	8001686 <HAL_UART_Receive+0x5a>
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d1ed      	bne.n	800168a <HAL_UART_Receive+0x5e>
 80016ae:	6923      	ldr	r3, [r4, #16]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d0f8      	beq.n	80016a6 <HAL_UART_Receive+0x7a>
 80016b4:	237f      	movs	r3, #127	@ 0x7f
 80016b6:	e7e6      	b.n	8001686 <HAL_UART_Receive+0x5a>
      huart->RxXferCount--;
 80016b8:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
 80016bc:	3a01      	subs	r2, #1
 80016be:	b292      	uxth	r2, r2
 80016c0:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80016c4:	4643      	mov	r3, r8
 80016c6:	9600      	str	r6, [sp, #0]
 80016c8:	2200      	movs	r2, #0
 80016ca:	2120      	movs	r1, #32
 80016cc:	4620      	mov	r0, r4
 80016ce:	f7ff fecb 	bl	8001468 <UART_WaitOnFlagUntilTimeout>
 80016d2:	b9a0      	cbnz	r0, 80016fe <HAL_UART_Receive+0xd2>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016d4:	68a2      	ldr	r2, [r4, #8]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80016d6:	6823      	ldr	r3, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016d8:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 80016dc:	d106      	bne.n	80016ec <HAL_UART_Receive+0xc0>
 80016de:	6922      	ldr	r2, [r4, #16]
 80016e0:	b922      	cbnz	r2, 80016ec <HAL_UART_Receive+0xc0>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 80016e2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80016e4:	403b      	ands	r3, r7
 80016e6:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2U;
 80016ea:	e7d0      	b.n	800168e <HAL_UART_Receive+0x62>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80016ec:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80016ee:	403b      	ands	r3, r7
 80016f0:	f805 3b01 	strb.w	r3, [r5], #1
 80016f4:	e7cb      	b.n	800168e <HAL_UART_Receive+0x62>
      return  HAL_ERROR;
 80016f6:	2001      	movs	r0, #1
 80016f8:	e7d2      	b.n	80016a0 <HAL_UART_Receive+0x74>
    __HAL_LOCK(huart);
 80016fa:	2002      	movs	r0, #2
 80016fc:	e7d0      	b.n	80016a0 <HAL_UART_Receive+0x74>
        return HAL_TIMEOUT;
 80016fe:	2003      	movs	r0, #3
 8001700:	e7ce      	b.n	80016a0 <HAL_UART_Receive+0x74>
 8001702:	0000      	movs	r0, r0

08001704 <Reset_Handler>:
 8001704:	2100      	movs	r1, #0
 8001706:	e003      	b.n	8001710 <LoopCopyDataInit>

08001708 <CopyDataInit>:
 8001708:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <LoopForever+0x2>)
 800170a:	585b      	ldr	r3, [r3, r1]
 800170c:	5043      	str	r3, [r0, r1]
 800170e:	3104      	adds	r1, #4

08001710 <LoopCopyDataInit>:
 8001710:	480a      	ldr	r0, [pc, #40]	@ (800173c <LoopForever+0x6>)
 8001712:	4b0b      	ldr	r3, [pc, #44]	@ (8001740 <LoopForever+0xa>)
 8001714:	1842      	adds	r2, r0, r1
 8001716:	429a      	cmp	r2, r3
 8001718:	d3f6      	bcc.n	8001708 <CopyDataInit>
 800171a:	4a0a      	ldr	r2, [pc, #40]	@ (8001744 <LoopForever+0xe>)
 800171c:	e002      	b.n	8001724 <LoopFillZerobss>

0800171e <FillZerobss>:
 800171e:	2300      	movs	r3, #0
 8001720:	6013      	str	r3, [r2, #0]
 8001722:	3204      	adds	r2, #4

08001724 <LoopFillZerobss>:
 8001724:	4b08      	ldr	r3, [pc, #32]	@ (8001748 <LoopForever+0x12>)
 8001726:	429a      	cmp	r2, r3
 8001728:	d3f9      	bcc.n	800171e <FillZerobss>
 800172a:	f3af 8000 	nop.w
 800172e:	f000 f80f 	bl	8001750 <__libc_init_array>
 8001732:	f7fe ffb9 	bl	80006a8 <main>

08001736 <LoopForever>:
 8001736:	e7fe      	b.n	8001736 <LoopForever>
 8001738:	0800181c 	.word	0x0800181c
 800173c:	20000000 	.word	0x20000000
 8001740:	20000000 	.word	0x20000000
 8001744:	20000000 	.word	0x20000000
 8001748:	20000158 	.word	0x20000158

0800174c <BusFault_Handler>:
 800174c:	e7fe      	b.n	800174c <BusFault_Handler>
 800174e:	0000      	movs	r0, r0

08001750 <__libc_init_array>:
 8001750:	b570      	push	{r4, r5, r6, lr}
 8001752:	4b0d      	ldr	r3, [pc, #52]	@ (8001788 <__libc_init_array+0x38>)
 8001754:	4d0d      	ldr	r5, [pc, #52]	@ (800178c <__libc_init_array+0x3c>)
 8001756:	1b5b      	subs	r3, r3, r5
 8001758:	109c      	asrs	r4, r3, #2
 800175a:	2600      	movs	r6, #0
 800175c:	42a6      	cmp	r6, r4
 800175e:	d109      	bne.n	8001774 <__libc_init_array+0x24>
 8001760:	f000 f81a 	bl	8001798 <_init>
 8001764:	4d0a      	ldr	r5, [pc, #40]	@ (8001790 <__libc_init_array+0x40>)
 8001766:	4b0b      	ldr	r3, [pc, #44]	@ (8001794 <__libc_init_array+0x44>)
 8001768:	1b5b      	subs	r3, r3, r5
 800176a:	109c      	asrs	r4, r3, #2
 800176c:	2600      	movs	r6, #0
 800176e:	42a6      	cmp	r6, r4
 8001770:	d105      	bne.n	800177e <__libc_init_array+0x2e>
 8001772:	bd70      	pop	{r4, r5, r6, pc}
 8001774:	f855 3b04 	ldr.w	r3, [r5], #4
 8001778:	4798      	blx	r3
 800177a:	3601      	adds	r6, #1
 800177c:	e7ee      	b.n	800175c <__libc_init_array+0xc>
 800177e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001782:	4798      	blx	r3
 8001784:	3601      	adds	r6, #1
 8001786:	e7f2      	b.n	800176e <__libc_init_array+0x1e>
 8001788:	08001814 	.word	0x08001814
 800178c:	08001814 	.word	0x08001814
 8001790:	08001814 	.word	0x08001814
 8001794:	08001818 	.word	0x08001818

08001798 <_init>:
 8001798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800179a:	bf00      	nop
 800179c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800179e:	bc08      	pop	{r3}
 80017a0:	469e      	mov	lr, r3
 80017a2:	4770      	bx	lr

080017a4 <_fini>:
 80017a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017a6:	bf00      	nop
 80017a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80017aa:	bc08      	pop	{r3}
 80017ac:	469e      	mov	lr, r3
 80017ae:	4770      	bx	lr
