Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate C:\projects\axe5_eagle\pcie\system.qsys --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\projects\axe5_eagle\pcie\system --family="Agilex 5" --part=A5ED065BB32AE4S
Progress: Loading pcie/system.qsys
Progress: Reading input file
Progress: Parameterizing module dut
Progress: Parameterizing module iopll0
Progress: Parameterizing module mem0
Progress: Parameterizing module pio0
Progress: Parameterizing module resetIP
Progress: Parameterizing module srcssIP
Progress: Parameterizing module syspll_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: system.pio0: Warnings found in IP parameterization.
Warning: system.pio0.ninit_done: No synchronous edges, but has associated clock
Warning: system.dut: dut.p0_lite_csr must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system.dut: dut.p0_app_ss_st_rx_tuser_halt must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: system: "Transforming system: system"
Info: Interconnect is inserted between master pio0.pio_master and slave mem0.s1 because the master has address signal 64 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave mem0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave mem0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave mem0.s1 because the master has response signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave mem0.s1 because the master has burstcount signal 4 bit wide, but the slave is 0 bit wide.
Info: system: "Naming system components in system: system"
Info: system: "Processing generation queue"
Info: system: "Generating: system"
Info: system: "Generating: system_intel_pcie_gts_0"
Info: system: "Generating: system_iopll_0"
Info: system: "Generating: mem0"
Info: system: "Generating: system_intel_pcie_pio_gts_0"
Info: system: "Generating: resetIP"
Info: system: "Generating: system_intel_srcss_gts_0"
Info: system: "Generating: system_intel_systemclk_gts_0"
Info: system: "Generating: system_altera_mm_interconnect_1920_ciglmda"
Info: system: "Generating: altera_reset_controller"
Info: system: "Generating: system_altera_merlin_master_translator_192_lykd4la"
Info: system: "Generating: system_altera_merlin_slave_translator_191_x56fcki"
Info: system: "Generating: system_altera_merlin_master_agent_1921_2inlndi"
Info: system: "Generating: system_altera_merlin_slave_agent_1921_b6r3djy"
Info: system: "Generating: system_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: system: "Generating: system_altera_merlin_router_1921_3x2ld6i"
Info: system: "Generating: system_altera_merlin_router_1921_xl25uli"
Info: system: "Generating: system_altera_merlin_burst_adapter_1931_isablti"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: system: "Generating: system_altera_merlin_demultiplexer_1921_4qvfzsi"
Info: system: "Generating: system_altera_merlin_multiplexer_1922_5zre3aq"
Info: system: "Generating: system_altera_merlin_multiplexer_1922_4t7siiq"
Info: system: "Generating: system_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_gjk65ta"
Info: system: "Generating: system_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: system: Done "system" with 23 modules, 29 files
Info: Generating the following file(s) for MODELSIM simulator in C:/projects/axe5_eagle/pcie/system/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/projects/axe5_eagle/pcie/system/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\projects\axe5_eagle\pcie\system.qsys --simulator=MODELSIM --output-directory=C:/projects/axe5_eagle/pcie/system/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/projects/axe5_eagle/pcie/system/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/projects/axe5_eagle/pcie/system/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\projects\axe5_eagle\pcie\system.qsys --synthesis=VERILOG --output-directory=C:\projects\axe5_eagle\pcie\system --family="Agilex 5" --part=A5ED065BB32AE4S
Progress: Loading pcie/system.qsys
Progress: Reading input file
Progress: Parameterizing module dut
Progress: Parameterizing module iopll0
Progress: Parameterizing module mem0
Progress: Parameterizing module pio0
Progress: Parameterizing module resetIP
Progress: Parameterizing module srcssIP
Progress: Parameterizing module syspll_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: system.pio0: Warnings found in IP parameterization.
Warning: system.pio0.ninit_done: No synchronous edges, but has associated clock
Warning: system.dut: dut.p0_lite_csr must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: system.dut: dut.p0_app_ss_st_rx_tuser_halt must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: system: "Transforming system: system"
Info: Interconnect is inserted between master pio0.pio_master and slave mem0.s1 because the master has address signal 64 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave mem0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave mem0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave mem0.s1 because the master has response signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave mem0.s1 because the master has burstcount signal 4 bit wide, but the slave is 0 bit wide.
Info: system: "Naming system components in system: system"
Info: system: "Processing generation queue"
Info: system: "Generating: system"
Info: system: "Generating: system_intel_pcie_gts_0"
Info: system: "Generating: system_iopll_0"
Info: system: "Generating: mem0"
Info: system: "Generating: system_intel_pcie_pio_gts_0"
Info: system: "Generating: resetIP"
Info: system: "Generating: system_intel_srcss_gts_0"
Info: system: "Generating: system_intel_systemclk_gts_0"
Info: system: "Generating: system_altera_mm_interconnect_1920_ciglmda"
Info: system: "Generating: altera_reset_controller"
Info: system: "Generating: system_altera_merlin_master_translator_192_lykd4la"
Info: system: "Generating: system_altera_merlin_slave_translator_191_x56fcki"
Info: system: "Generating: system_altera_merlin_master_agent_1921_2inlndi"
Info: system: "Generating: system_altera_merlin_slave_agent_1921_b6r3djy"
Info: system: "Generating: system_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: system: "Generating: system_altera_merlin_router_1921_3x2ld6i"
Info: system: "Generating: system_altera_merlin_router_1921_xl25uli"
Info: system: "Generating: system_altera_merlin_burst_adapter_1931_isablti"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: system: "Generating: system_altera_merlin_demultiplexer_1921_4qvfzsi"
Info: system: "Generating: system_altera_merlin_multiplexer_1922_5zre3aq"
Info: system: "Generating: system_altera_merlin_multiplexer_1922_4t7siiq"
Info: system: "Generating: system_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_gjk65ta"
Info: system: "Generating: system_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: system: Done "system" with 23 modules, 29 files
Info: Finished: Create HDL design files for synthesis
