<module name="MCU_SEC_MMR0_DBG_CTRL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG2_CLSTR0_CORE0_DBG_CFG" acronym="CFG2_CLSTR0_CORE0_DBG_CFG" offset="0x0" width="32" description="">
		<bitfield id="CLSTR0_CORE0_DBG_CFG_DBGEN" width="4" begin="15" end="12" resetval="0x10" description="Core0 Invasive debug enable." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CLSTR0_CORE0_DBG_CFG_NIDEN" width="4" begin="11" end="8" resetval="0x10" description="Core0 Non-invasive debug enable." range="11 - 8" rwaccess="R/W"/>
	</register>
	<register id="CFG2_CLSTR0_CORE1_DBG_CFG" acronym="CFG2_CLSTR0_CORE1_DBG_CFG" offset="0x40" width="32" description="">
		<bitfield id="CLSTR0_CORE1_DBG_CFG_DBGEN" width="4" begin="15" end="12" resetval="0x10" description="Core1 Invasive debug enable." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CLSTR0_CORE1_DBG_CFG_NIDEN" width="4" begin="11" end="8" resetval="0x10" description="Core1 Non-invasive debug enable." range="11 - 8" rwaccess="R/W"/>
	</register>
</module>