$date
	Wed Oct  8 23:09:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_LAB6_1 $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in [7:0] $end
$var reg 2 $ sel [1:0] $end
$scope module i1 $end
$var wire 1 " clk $end
$var wire 8 % in [7:0] $end
$var wire 2 & sel [1:0] $end
$var reg 8 ' out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10000
1"
#20000
0"
#30000
1"
#40000
0"
b10111010 #
b10111010 %
#50000
b10111010 !
b10111010 '
1"
#60000
0"
b11 $
b11 &
#70000
b1011101 !
b1011101 '
1"
#80000
0"
b0 $
b0 &
#90000
b10111010 !
b10111010 '
1"
#100000
0"
b10 $
b10 &
#110000
b101110 !
b101110 '
1"
#120000
0"
b0 $
b0 &
#130000
b10111010 !
b10111010 '
1"
#140000
0"
#150000
1"
#160000
0"
b1 $
b1 &
#170000
b10111 !
b10111 '
1"
#180000
0"
b0 $
b0 &
#190000
b10111010 !
b10111010 '
1"
#200000
0"
