\doxysection{Referencia de la estructura LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}
\hypertarget{structLTDC__Layer__TypeDef}{}\label{structLTDC__Layer__TypeDef}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}


LCD-\/\+TFT Display layer x Controller.  




{\ttfamily \#include $<$stm32f439xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a36bded5d2b6b499385e45660f4a3c867}{WHPCR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_aafd5aea090b8ab4f7cbaee88503cb6a1}{WVPCR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a7651be3d835a984e908b0abb4a633811}{CKCR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a30f057fd86f8f793b6ab74bbe024b9d8}{PFCR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a47be8b57cf19a433c0682d91a0524463}{CACR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a8aa219e1455869d3baf87a618586838d}{DCCR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a8a598358c93b94fe534a4ed8aeb05220}{BFCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a8be676577db129a84a9a2689519a8502}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a11b37b8303d2ddad1ee962c362cad796}{CFBAR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a1c2a59fc9bb4101881c7ddc98b938a4f}{CFBLR}}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_ad94a5782e5cc67b071738f8096bb4855}{CFBLNR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a3fbace6e037136ce066518ee2fade33d}{RESERVED1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a5ab25158531531e9b1cdb2bdbe66b67d}{CLUTWR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
LCD-\/\+TFT Display layer x Controller. 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structLTDC__Layer__TypeDef_a8a598358c93b94fe534a4ed8aeb05220}\label{structLTDC__Layer__TypeDef_a8a598358c93b94fe534a4ed8aeb05220} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!BFCR@{BFCR}}
\index{BFCR@{BFCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BFCR}{BFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BFCR}

LTDC Layerx Blending Factors Configuration Register Address offset\+: 0x\+A0 \Hypertarget{structLTDC__Layer__TypeDef_a47be8b57cf19a433c0682d91a0524463}\label{structLTDC__Layer__TypeDef_a47be8b57cf19a433c0682d91a0524463} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CACR@{CACR}}
\index{CACR@{CACR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CACR}{CACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CACR}

LTDC Layerx Constant Alpha Configuration Register Address offset\+: 0x98 \Hypertarget{structLTDC__Layer__TypeDef_a11b37b8303d2ddad1ee962c362cad796}\label{structLTDC__Layer__TypeDef_a11b37b8303d2ddad1ee962c362cad796} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBAR@{CFBAR}}
\index{CFBAR@{CFBAR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBAR}{CFBAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFBAR}

LTDC Layerx Color Frame Buffer Address Register Address offset\+: 0x\+AC \Hypertarget{structLTDC__Layer__TypeDef_ad94a5782e5cc67b071738f8096bb4855}\label{structLTDC__Layer__TypeDef_ad94a5782e5cc67b071738f8096bb4855} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBLNR@{CFBLNR}}
\index{CFBLNR@{CFBLNR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBLNR}{CFBLNR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFBLNR}

LTDC Layerx Color\+Frame Buffer Line Number Register Address offset\+: 0x\+B4 \Hypertarget{structLTDC__Layer__TypeDef_a1c2a59fc9bb4101881c7ddc98b938a4f}\label{structLTDC__Layer__TypeDef_a1c2a59fc9bb4101881c7ddc98b938a4f} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBLR@{CFBLR}}
\index{CFBLR@{CFBLR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBLR}{CFBLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFBLR}

LTDC Layerx Color Frame Buffer Length Register Address offset\+: 0x\+B0 \Hypertarget{structLTDC__Layer__TypeDef_a7651be3d835a984e908b0abb4a633811}\label{structLTDC__Layer__TypeDef_a7651be3d835a984e908b0abb4a633811} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CKCR@{CKCR}}
\index{CKCR@{CKCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CKCR}{CKCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CKCR}

LTDC Layerx Color Keying Configuration Register Address offset\+: 0x90 \Hypertarget{structLTDC__Layer__TypeDef_a5ab25158531531e9b1cdb2bdbe66b67d}\label{structLTDC__Layer__TypeDef_a5ab25158531531e9b1cdb2bdbe66b67d} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CLUTWR@{CLUTWR}}
\index{CLUTWR@{CLUTWR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLUTWR}{CLUTWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLUTWR}

LTDC Layerx CLUT Write Register Address offset\+: 0x144 \Hypertarget{structLTDC__Layer__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structLTDC__Layer__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CR@{CR}}
\index{CR@{CR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

LTDC Layerx Control Register Address offset\+: 0x84 \Hypertarget{structLTDC__Layer__TypeDef_a8aa219e1455869d3baf87a618586838d}\label{structLTDC__Layer__TypeDef_a8aa219e1455869d3baf87a618586838d} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!DCCR@{DCCR}}
\index{DCCR@{DCCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCCR}{DCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCCR}

LTDC Layerx Default Color Configuration Register Address offset\+: 0x9C \Hypertarget{structLTDC__Layer__TypeDef_a30f057fd86f8f793b6ab74bbe024b9d8}\label{structLTDC__Layer__TypeDef_a30f057fd86f8f793b6ab74bbe024b9d8} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!PFCR@{PFCR}}
\index{PFCR@{PFCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PFCR}{PFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PFCR}

LTDC Layerx Pixel Format Configuration Register Address offset\+: 0x94 \Hypertarget{structLTDC__Layer__TypeDef_a8be676577db129a84a9a2689519a8502}\label{structLTDC__Layer__TypeDef_a8be676577db129a84a9a2689519a8502} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0\mbox{[}2\mbox{]}}

Reserved ~\newline
 \Hypertarget{structLTDC__Layer__TypeDef_a3fbace6e037136ce066518ee2fade33d}\label{structLTDC__Layer__TypeDef_a3fbace6e037136ce066518ee2fade33d} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}3\mbox{]}}

Reserved ~\newline
 \Hypertarget{structLTDC__Layer__TypeDef_a36bded5d2b6b499385e45660f4a3c867}\label{structLTDC__Layer__TypeDef_a36bded5d2b6b499385e45660f4a3c867} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!WHPCR@{WHPCR}}
\index{WHPCR@{WHPCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WHPCR}{WHPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WHPCR}

LTDC Layerx Window Horizontal Position Configuration Register Address offset\+: 0x88 \Hypertarget{structLTDC__Layer__TypeDef_aafd5aea090b8ab4f7cbaee88503cb6a1}\label{structLTDC__Layer__TypeDef_aafd5aea090b8ab4f7cbaee88503cb6a1} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!WVPCR@{WVPCR}}
\index{WVPCR@{WVPCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WVPCR}{WVPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WVPCR}

LTDC Layerx Window Vertical Position Configuration Register Address offset\+: 0x8C 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\end{DoxyCompactItemize}
