<div id="pf277" class="pf w0 h0" data-page-no="277"><div class="pc pc277 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg277.png"/><div class="t m0 x51 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">USB<span class="ff7">x</span><span class="ws0">_INTEN field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disbles the SOFTOK interrupt.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enables the SOFTOK interrupt.</div><div class="t m0 x97 h7 y101c ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x52 h7 y101d ff2 fs4 fc0 sc0 ls0">ERROREN</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">ERROR Interrupt Enable</div><div class="t m0 x83 h7 y101e ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disables the ERROR interrupt.</div><div class="t m0 x83 h7 y37c5 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enables the ERROR interrupt.</div><div class="t m0 x97 h7 y11d1 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x33 h7 y3587 ff2 fs4 fc0 sc0 ls0">USBRSTEN</div><div class="t m0 x83 h7 y11d1 ff2 fs4 fc0 sc0 ls0 ws0">USBRST Interrupt Enable</div><div class="t m0 x83 h7 y1240 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Disables the USBRST interrupt.</div><div class="t m0 x83 h7 y375f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enables the USBRST interrupt.</div><div class="t m0 x9 h1b y3760 ff1 fsc fc0 sc0 ls0 ws0">35.4.11<span class="_ _b"> </span>Error Interrupt Status register (USB<span class="ff7 ws24e">x</span>_ERRSTAT)</div><div class="t m0 x9 hf y3761 ff3 fs5 fc0 sc0 ls0 ws0">Contains enable bits for each of the error sources within the USB Module. Each of these</div><div class="t m0 x9 hf y37c6 ff3 fs5 fc0 sc0 ls0 ws0">bits are qualified with their respective error enable bits. All bits of this register are</div><div class="t m0 x9 hf y37c7 ff3 fs5 fc0 sc0 ls0 ws0">logically OR&apos;d together and the result placed in the ERROR bit of the ISTAT register.</div><div class="t m0 x9 hf y37c8 ff3 fs5 fc0 sc0 ls0 ws0">After an interrupt bit has been set it may only be cleared by writing a one to the</div><div class="t m0 x9 hf y37c9 ff3 fs5 fc0 sc0 ls0 ws0">respective interrupt bit. Each bit is set as soon as the error conditions is detected.</div><div class="t m0 x9 hf y37ca ff3 fs5 fc0 sc0 ls0 ws0">Therefore, the interrupt does not typically correspond with the end of a token being</div><div class="t m0 x9 hf y37cb ff3 fs5 fc0 sc0 ls0 ws0">processed. This register contains the value of 0x00 after a reset.</div><div class="t m0 x9 h7 y37cc ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_2000h base + 88h offset = 4007_2088h</div><div class="t m0 x81 h1d y37cd ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y378a ff2 fs4 fc0 sc0 ls0 ws44c">Read BTSERR<span class="_ _55"> </span>0<span class="_ _3e"> </span>DMAERR<span class="_ _114"> </span>BTOERR<span class="_ _5b"> </span>DFN8<span class="_ _46"> </span>CRC16<span class="_ _14e"> </span>CRC5EOF<span class="_ _114"> </span>PIDERR</div><div class="t m0 x8b h7 y37ce ff2 fs4 fc0 sc0 ls0 ws2b1">Write<span class="_ _4a"> </span>w1c<span class="_ _211"> </span>w1c w1c w1c w1c w1c w1c</div><div class="t m0 x12c h7 y37cf ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x16 h9 y37d0 ff1 fs2 fc0 sc0 ls0 ws20b">USB<span class="ff7">x</span><span class="ws0">_ERRSTAT field descriptions</span></div><div class="t m0 x12c h10 y37d1 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x97 h7 y37d2 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x50 h7 y37d3 ff2 fs4 fc0 sc0 ls0">BTSERR</div><div class="t m0 x83 h7 y37d2 ff2 fs4 fc0 sc0 ls0 ws0">This bit is set when a bit stuff error is detected. If set, the corresponding packet is rejected due to the error.</div><div class="t m0 x97 h7 y37d4 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x91 h7 y3734 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y37d4 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y3734 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y37d5 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x91 h7 y37d6 ff2 fs4 fc0 sc0 ls0">DMAERR</div><div class="t m0 x83 h7 y37d5 ff2 fs4 fc0 sc0 ls0 ws0">This bit is set if the USB Module has requested a DMA access to read a new BDT but has not been given</div><div class="t m0 x83 h7 y37d6 ff2 fs4 fc0 sc0 ls0 ws0">the bus before it needs to receive or transmit data. If processing a TX transfer this would cause a transmit</div><div class="t m0 x83 h7 y37d7 ff2 fs4 fc0 sc0 ls0 ws0">data underflow condition. If processing a RX transfer this would cause a receive data overflow condition.</div><div class="t m0 x83 h7 y37d8 ff2 fs4 fc0 sc0 ls0 ws0">This interrupt is useful when developing device arbitration hardware for the microprocessor and the USB</div><div class="t m0 x83 h7 y37d9 ff2 fs4 fc0 sc0 ls0 ws0">module to minimize bus request and bus grant latency. This bit is also set if a data packet to or from the</div><div class="t m0 x83 h7 y37da ff2 fs4 fc0 sc0 ls0 ws0">host is larger than the buffer size allocated in the BDT. In this case the data packet is truncated as it is put</div><div class="t m0 x83 h7 y37db ff2 fs4 fc0 sc0 ls0 ws0">in buffer memory.</div><div class="t m0 x97 h7 y37dc ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x50 h7 y37dd ff2 fs4 fc0 sc0 ls0">BTOERR</div><div class="t m0 x83 h7 y37dc ff2 fs4 fc0 sc0 ls0 ws0">This bit is set when a bus turnaround timeout error occurs. The USB module contains a bus turnaround</div><div class="t m0 x83 h7 y37dd ff2 fs4 fc0 sc0 ls0 ws0">timer that keeps track of the amount of time elapsed between the token and data phases of a SETUP or</div><div class="t m0 x1b h7 y37de ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 xea h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 35 Universal Serial Bus OTG Controller (USBOTG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>631</div><a class="l" href="#pf277" data-dest-detail='[631,"XYZ",null,240.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:119.748000px;bottom:323.767000px;width:36.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf277" data-dest-detail='[631,"XYZ",null,213.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:191.498000px;bottom:323.767000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf277" data-dest-detail='[631,"XYZ",null,187.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:230.501000px;bottom:323.767000px;width:38.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf277" data-dest-detail='[631,"XYZ",null,105.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:287.249000px;bottom:323.767000px;width:37.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf278" data-dest-detail='[632,"XYZ",null,660.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:350.250000px;bottom:323.767000px;width:23.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf278" data-dest-detail='[632,"XYZ",null,634.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:403.249000px;bottom:323.767000px;width:29.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf278" data-dest-detail='[632,"XYZ",null,607.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:452.499000px;bottom:323.767000px;width:43.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf278" data-dest-detail='[632,"XYZ",null,521.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:512.999000px;bottom:323.767000px;width:34.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf277" data-dest-detail='[631,"XYZ",null,240.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:129.999000px;bottom:305.767000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf277" data-dest-detail='[631,"XYZ",null,187.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:241.999000px;bottom:305.767000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf277" data-dest-detail='[631,"XYZ",null,105.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:297.999000px;bottom:305.767000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf278" data-dest-detail='[632,"XYZ",null,660.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:353.999000px;bottom:305.767000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf278" data-dest-detail='[632,"XYZ",null,634.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:409.999000px;bottom:305.767000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf278" data-dest-detail='[632,"XYZ",null,607.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:465.999000px;bottom:305.767000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf278" data-dest-detail='[632,"XYZ",null,521.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:521.999000px;bottom:305.767000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
