gen_specs_file: 'data/aib_ams/specs_ip/txanlg.yaml'

props:
  cell_description: "AIB Transmitter."
pwr_pins:
  VDDCore: VDDCORE
  VDDIO: VDDIO
gnd_pins:
  VSS: VSS
stdcell_pwr_pins: [VDDCore, VSS]

input_pins_defaults:
  pwr_pin: VDDCore
  gnd_pin: VSS
  dw_rise: driver_waveform
  dw_fall: driver_waveform

input_pins:
  - name: din
  - name: itx_en_buf
  - name: weak_pulldownen
  - name: weak_pullupenb
  - name: "indrv_buf<1:0>"
  - name: "ipdrv_buf<1:0>"
  - name: por_vccl
    pwr_pin: VDDIO
    reset_val: 1
  - name: porb_vccl
    pwr_pin: VDDIO
    reset_val: 0

cond_defaults:
  din: 0
  itx_en_buf: 0
  "indrv_buf<1:0>": 1
  "ipdrv_buf<1:0>": 1
  weak_pulldownen: 0
  weak_pullupenb: 1
  por_vccl: 0
  porb_vccl: 1

inout_pins_defaults: {}
inout_pins: []

output_pins_defaults:
  pwr_pin: VDDIO
  gnd_pin: VSS
  max_fanout: 1000

output_pins:
  - name: txpadout
    func: "itx_en_buf * !por * din"
    cap_info:
      max_cap: 2.0e-12
    timing_info:
      - related: din
        sense: positive_unate
        cond: {itx_en_buf: 1}

min_fanout: 0.5
input_cap_min: 1.0e-15
input_cap_range_scale: 0.2
