

================================================================
== Vitis HLS Report for 'dbscan'
================================================================
* Date:           Thu Apr 27 04:10:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   |  min | max |   Type  |
    +---------+---------+-----------+----------+------+-----+---------+
    |     1081|        ?|  10.810 us|         ?|  1081|    ?|       no|
    +---------+---------+-----------+----------+------+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_1   |     1080|        ?|     3 ~ ?|          -|          -|    360|        no|
        | + VITIS_LOOP_47_3  |       20|        ?|   4 ~ 573|          -|          -|  5 ~ ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 159
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 81 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 81 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 2 
82 --> 83 
83 --> 84 159 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 159 
158 --> 159 
159 --> 81 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 160 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%cluster_count_0 = alloca i32 1"   --->   Operation 161 'alloca' 'cluster_count_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%new_neighbor_count_loc = alloca i64 1"   --->   Operation 162 'alloca' 'new_neighbor_count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%neighbor_count_loc = alloca i64 1"   --->   Operation 163 'alloca' 'neighbor_count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%neighbors = alloca i64 1" [cluster2.cpp:26]   --->   Operation 164 'alloca' 'neighbors' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_1 : Operation 165 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 0, i32 %cluster_count_0" [cluster2.cpp:18]   --->   Operation 165 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 166 [1/1] (1.58ns)   --->   "%store_ln18 = store i9 0, i9 %i" [cluster2.cpp:18]   --->   Operation 166 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body" [cluster2.cpp:18]   --->   Operation 167 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [cluster2.cpp:18]   --->   Operation 168 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.66ns)   --->   "%icmp_ln18 = icmp_eq  i9 %i_1, i9 360" [cluster2.cpp:18]   --->   Operation 169 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360"   --->   Operation 170 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (1.82ns)   --->   "%add_ln18 = add i9 %i_1, i9 1" [cluster2.cpp:18]   --->   Operation 171 'add' 'add_ln18' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.body.split, void %for.end140" [cluster2.cpp:18]   --->   Operation 172 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %i_1" [cluster2.cpp:18]   --->   Operation 173 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%visited_addr = getelementptr i1 %visited, i64 0, i64 %zext_ln18" [cluster2.cpp:19]   --->   Operation 174 'getelementptr' 'visited_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 175 [2/2] (2.32ns)   --->   "%visited_load = load i9 %visited_addr" [cluster2.cpp:19]   --->   Operation 175 'load' 'visited_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%cluster_count_0_load_1 = load i32 %cluster_count_0" [cluster2.cpp:77]   --->   Operation 176 'load' 'cluster_count_0_load_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln77 = ret i32 %cluster_count_0_load_1" [cluster2.cpp:77]   --->   Operation 177 'ret' 'ret_ln77' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%cluster_count_0_load_2 = load i32 %cluster_count_0" [cluster2.cpp:18]   --->   Operation 178 'load' 'cluster_count_0_load_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %cluster_count_0_load_2" [cluster2.cpp:18]   --->   Operation 179 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [cluster2.cpp:18]   --->   Operation 180 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/2] (2.32ns)   --->   "%visited_load = load i9 %visited_addr" [cluster2.cpp:19]   --->   Operation 181 'load' 'visited_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %visited_load, void %VITIS_LOOP_28_2, void %for.inc138" [cluster2.cpp:19]   --->   Operation 182 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln23 = store i1 1, i9 %visited_addr" [cluster2.cpp:23]   --->   Operation 183 'store' 'store_ln23' <Predicate = (!visited_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln18" [cluster2.cpp:18]   --->   Operation 184 'getelementptr' 'data_addr' <Predicate = (!visited_load)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%i_cast1 = zext i9 %i_1" [cluster2.cpp:18]   --->   Operation 185 'zext' 'i_cast1' <Predicate = (!visited_load)> <Delay = 0.00>
ST_3 : Operation 186 [6/6] (6.28ns)   --->   "%conv1 = sitodp i32 %i_cast1" [cluster2.cpp:18]   --->   Operation 186 'sitodp' 'conv1' <Predicate = (!visited_load)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 187 [2/2] (3.25ns)   --->   "%data_load = load i9 %data_addr" [cluster2.cpp:33]   --->   Operation 187 'load' 'data_load' <Predicate = (!visited_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 188 [5/6] (6.28ns)   --->   "%conv1 = sitodp i32 %i_cast1" [cluster2.cpp:18]   --->   Operation 188 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 189 [1/2] (3.25ns)   --->   "%data_load = load i9 %data_addr" [cluster2.cpp:33]   --->   Operation 189 'load' 'data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 190 [4/6] (6.28ns)   --->   "%conv1 = sitodp i32 %i_cast1" [cluster2.cpp:18]   --->   Operation 190 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 191 [3/6] (6.28ns)   --->   "%conv1 = sitodp i32 %i_cast1" [cluster2.cpp:18]   --->   Operation 191 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 192 [2/6] (6.28ns)   --->   "%conv1 = sitodp i32 %i_cast1" [cluster2.cpp:18]   --->   Operation 192 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 193 [1/6] (6.28ns)   --->   "%conv1 = sitodp i32 %i_cast1" [cluster2.cpp:18]   --->   Operation 193 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 194 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 3.14159" [cluster2.cpp:18]   --->   Operation 194 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 195 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 3.14159" [cluster2.cpp:18]   --->   Operation 195 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.71>
ST_11 : Operation 196 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 3.14159" [cluster2.cpp:18]   --->   Operation 196 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 197 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 3.14159" [cluster2.cpp:18]   --->   Operation 197 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.71>
ST_13 : Operation 198 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 3.14159" [cluster2.cpp:18]   --->   Operation 198 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.71>
ST_14 : Operation 199 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 3.14159" [cluster2.cpp:18]   --->   Operation 199 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : Operation 200 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv1, i64 3.14159" [cluster2.cpp:18]   --->   Operation 200 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.55>
ST_16 : Operation 201 [59/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 201 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.55>
ST_17 : Operation 202 [58/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 202 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.55>
ST_18 : Operation 203 [57/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 203 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.55>
ST_19 : Operation 204 [56/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 204 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.55>
ST_20 : Operation 205 [55/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 205 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.55>
ST_21 : Operation 206 [54/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 206 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.55>
ST_22 : Operation 207 [53/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 207 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.55>
ST_23 : Operation 208 [52/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 208 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.55>
ST_24 : Operation 209 [51/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 209 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.55>
ST_25 : Operation 210 [50/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 210 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.55>
ST_26 : Operation 211 [49/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 211 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.55>
ST_27 : Operation 212 [48/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 212 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 213 [47/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 213 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 214 [46/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 214 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 215 [45/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 215 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 216 [44/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 216 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 217 [43/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 217 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 218 [42/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 218 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 219 [41/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 219 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 220 [40/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 220 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 221 [39/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 221 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 222 [38/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 222 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 223 [37/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 223 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 224 [36/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 224 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 225 [35/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 225 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 226 [34/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 226 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 227 [33/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 227 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 228 [32/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 228 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 229 [31/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 229 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 230 [30/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 230 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 231 [29/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 231 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 232 [28/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 232 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 233 [27/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 233 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 234 [26/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 234 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 235 [25/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 235 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 236 [24/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 236 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 237 [23/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 237 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 238 [22/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 238 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 239 [21/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 239 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 240 [20/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 240 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 241 [19/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 241 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 242 [18/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 242 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 243 [17/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 243 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 244 [16/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 244 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 245 [15/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 245 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 246 [14/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 246 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 247 [13/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 247 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 248 [12/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 248 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 249 [11/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 249 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 250 [10/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 250 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 251 [9/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 251 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.55>
ST_67 : Operation 252 [8/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 252 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 253 [7/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 253 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.28>
ST_69 : Operation 254 [6/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 254 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 255 [6/6] (6.28ns)   --->   "%conv = sitodp i32 %data_load" [cluster2.cpp:33]   --->   Operation 255 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.28>
ST_70 : Operation 256 [5/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 256 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 257 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %data_load" [cluster2.cpp:33]   --->   Operation 257 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.28>
ST_71 : Operation 258 [4/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 258 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 259 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %data_load" [cluster2.cpp:33]   --->   Operation 259 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.28>
ST_72 : Operation 260 [3/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 260 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 261 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %data_load" [cluster2.cpp:33]   --->   Operation 261 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.28>
ST_73 : Operation 262 [2/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 262 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 263 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %data_load" [cluster2.cpp:33]   --->   Operation 263 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.28>
ST_74 : Operation 264 [1/59] (4.55ns)   --->   "%x_assign = ddiv i64 %mul, i64 180" [cluster2.cpp:18]   --->   Operation 264 'ddiv' 'x_assign' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 265 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %data_load" [cluster2.cpp:33]   --->   Operation 265 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.66>
ST_75 : Operation 266 [2/2] (1.66ns)   --->   "%call_ln18 = call void @dbscan_Pipeline_VITIS_LOOP_28_2, i9 %i_1, i64 %x_assign, i64 %conv, i32 %data, i9 %neighbors, i32 %neighbor_count_loc, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [cluster2.cpp:18]   --->   Operation 266 'call' 'call_ln18' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 267 [1/2] (0.00ns)   --->   "%call_ln18 = call void @dbscan_Pipeline_VITIS_LOOP_28_2, i9 %i_1, i64 %x_assign, i64 %conv, i32 %data, i9 %neighbors, i32 %neighbor_count_loc, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [cluster2.cpp:18]   --->   Operation 267 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 2.47>
ST_77 : Operation 268 [1/1] (0.00ns)   --->   "%neighbor_count_loc_load = load i32 %neighbor_count_loc"   --->   Operation 268 'load' 'neighbor_count_loc_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 269 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_sgt  i32 %neighbor_count_loc_load, i32 4" [cluster2.cpp:42]   --->   Operation 269 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc138, void %VITIS_LOOP_47_3" [cluster2.cpp:42]   --->   Operation 270 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 271 [1/1] (0.00ns)   --->   "%cluster_count_0_load = load i32 %cluster_count_0" [cluster2.cpp:69]   --->   Operation 271 'load' 'cluster_count_0_load' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_77 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %cluster_count_0_load" [cluster2.cpp:69]   --->   Operation 272 'trunc' 'trunc_ln69' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_77 : Operation 273 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln69 = mul i17 %trunc_ln69, i17 360" [cluster2.cpp:69]   --->   Operation 273 'mul' 'mul_ln69' <Predicate = (icmp_ln42)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %neighbor_count_loc_load" [cluster2.cpp:47]   --->   Operation 274 'trunc' 'trunc_ln47' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 78 <SV = 77> <Delay = 2.15>
ST_78 : Operation 275 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln69 = mul i17 %trunc_ln69, i17 360" [cluster2.cpp:69]   --->   Operation 275 'mul' 'mul_ln69' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 2.15>
ST_79 : Operation 276 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln69 = mul i17 %trunc_ln69, i17 360" [cluster2.cpp:69]   --->   Operation 276 'mul' 'mul_ln69' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 79> <Delay = 3.25>
ST_80 : Operation 277 [1/1] (2.55ns)   --->   "%add_ln43 = add i32 %cluster_count_0_load, i32 1" [cluster2.cpp:43]   --->   Operation 277 'add' 'add_ln43' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %cluster_count_0_load" [cluster2.cpp:43]   --->   Operation 278 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 279 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln69 = mul i17 %trunc_ln69, i17 360" [cluster2.cpp:69]   --->   Operation 279 'mul' 'mul_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 280 [1/1] (0.00ns)   --->   "%clusters_id_addr = getelementptr i5 %clusters_id, i64 0, i64 %zext_ln43" [cluster2.cpp:44]   --->   Operation 280 'getelementptr' 'clusters_id_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln44 = store i5 %trunc_ln18, i9 %clusters_id_addr" [cluster2.cpp:44]   --->   Operation 281 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 360> <RAM>
ST_80 : Operation 282 [1/1] (0.00ns)   --->   "%clusters_member_count_addr = getelementptr i32 %clusters_member_count, i64 0, i64 %zext_ln43" [cluster2.cpp:45]   --->   Operation 282 'getelementptr' 'clusters_member_count_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 283 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 0, i9 %clusters_member_count_addr" [cluster2.cpp:45]   --->   Operation 283 'store' 'store_ln45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_80 : Operation 284 [1/1] (1.58ns)   --->   "%br_ln47 = br void %for.body59" [cluster2.cpp:47]   --->   Operation 284 'br' 'br_ln47' <Predicate = true> <Delay = 1.58>

State 81 <SV = 80> <Delay = 4.05>
ST_81 : Operation 285 [1/1] (0.00ns)   --->   "%k = phi i31 0, void %VITIS_LOOP_47_3, i31 %add_ln47, void %for.inc134" [cluster2.cpp:47]   --->   Operation 285 'phi' 'k' <Predicate = (!visited_load & icmp_ln42)> <Delay = 0.00>
ST_81 : Operation 286 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp_eq  i31 %k, i31 %trunc_ln47" [cluster2.cpp:47]   --->   Operation 286 'icmp' 'icmp_ln47' <Predicate = (!visited_load & icmp_ln42)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 287 [1/1] (0.00ns)   --->   "%empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 18446744073709551615, i64 0"   --->   Operation 287 'speclooptripcount' 'empty_102' <Predicate = (!visited_load & icmp_ln42)> <Delay = 0.00>
ST_81 : Operation 288 [1/1] (2.52ns)   --->   "%add_ln47 = add i31 %k, i31 1" [cluster2.cpp:47]   --->   Operation 288 'add' 'add_ln47' <Predicate = (!visited_load & icmp_ln42)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.body59.split, void %for.inc138.loopexit" [cluster2.cpp:47]   --->   Operation 289 'br' 'br_ln47' <Predicate = (!visited_load & icmp_ln42)> <Delay = 0.00>
ST_81 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i31 %k" [cluster2.cpp:47]   --->   Operation 290 'zext' 'zext_ln47' <Predicate = (!visited_load & icmp_ln42 & !icmp_ln47)> <Delay = 0.00>
ST_81 : Operation 291 [1/1] (0.00ns)   --->   "%neighbors_addr = getelementptr i9 %neighbors, i64 0, i64 %zext_ln47" [cluster2.cpp:48]   --->   Operation 291 'getelementptr' 'neighbors_addr' <Predicate = (!visited_load & icmp_ln42 & !icmp_ln47)> <Delay = 0.00>
ST_81 : Operation 292 [2/2] (3.25ns)   --->   "%neighbor_id = load i9 %neighbors_addr" [cluster2.cpp:50]   --->   Operation 292 'load' 'neighbor_id' <Predicate = (!visited_load & icmp_ln42 & !icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_81 : Operation 293 [1/1] (1.58ns)   --->   "%store_ln43 = store i32 %add_ln43, i32 %cluster_count_0" [cluster2.cpp:43]   --->   Operation 293 'store' 'store_ln43' <Predicate = (!visited_load & icmp_ln42 & icmp_ln47)> <Delay = 1.58>
ST_81 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc138"   --->   Operation 294 'br' 'br_ln0' <Predicate = (!visited_load & icmp_ln42 & icmp_ln47)> <Delay = 0.00>
ST_81 : Operation 295 [1/1] (1.58ns)   --->   "%store_ln18 = store i9 %add_ln18, i9 %i" [cluster2.cpp:18]   --->   Operation 295 'store' 'store_ln18' <Predicate = (icmp_ln47) | (!icmp_ln42) | (visited_load)> <Delay = 1.58>
ST_81 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body" [cluster2.cpp:18]   --->   Operation 296 'br' 'br_ln18' <Predicate = (icmp_ln47) | (!icmp_ln42) | (visited_load)> <Delay = 0.00>

State 82 <SV = 81> <Delay = 5.57>
ST_82 : Operation 297 [1/2] (3.25ns)   --->   "%neighbor_id = load i9 %neighbors_addr" [cluster2.cpp:50]   --->   Operation 297 'load' 'neighbor_id' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_82 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %neighbor_id" [cluster2.cpp:50]   --->   Operation 298 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 299 [1/1] (0.00ns)   --->   "%visited_addr_1 = getelementptr i1 %visited, i64 0, i64 %zext_ln50" [cluster2.cpp:50]   --->   Operation 299 'getelementptr' 'visited_addr_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 300 [2/2] (2.32ns)   --->   "%visited_load_1 = load i9 %visited_addr_1" [cluster2.cpp:50]   --->   Operation 300 'load' 'visited_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>

State 83 <SV = 82> <Delay = 6.28>
ST_83 : Operation 301 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [cluster2.cpp:47]   --->   Operation 301 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i9 %neighbor_id" [cluster2.cpp:48]   --->   Operation 302 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 303 [1/2] (2.32ns)   --->   "%visited_load_1 = load i9 %visited_addr_1" [cluster2.cpp:50]   --->   Operation 303 'load' 'visited_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>
ST_83 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %visited_load_1, void %VITIS_LOOP_54_4, void %for.inc134" [cluster2.cpp:50]   --->   Operation 304 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 305 [1/1] (2.32ns)   --->   "%store_ln51 = store i1 1, i9 %visited_addr_1" [cluster2.cpp:51]   --->   Operation 305 'store' 'store_ln51' <Predicate = (!visited_load_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>
ST_83 : Operation 306 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln50" [cluster2.cpp:50]   --->   Operation 306 'getelementptr' 'data_addr_1' <Predicate = (!visited_load_1)> <Delay = 0.00>
ST_83 : Operation 307 [6/6] (6.28ns)   --->   "%conv4 = sitodp i32 %zext_ln48" [cluster2.cpp:48]   --->   Operation 307 'sitodp' 'conv4' <Predicate = (!visited_load_1)> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 308 [2/2] (3.25ns)   --->   "%data_load_1 = load i9 %data_addr_1" [cluster2.cpp:59]   --->   Operation 308 'load' 'data_load_1' <Predicate = (!visited_load_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 84 <SV = 83> <Delay = 6.28>
ST_84 : Operation 309 [5/6] (6.28ns)   --->   "%conv4 = sitodp i32 %zext_ln48" [cluster2.cpp:48]   --->   Operation 309 'sitodp' 'conv4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 310 [1/2] (3.25ns)   --->   "%data_load_1 = load i9 %data_addr_1" [cluster2.cpp:59]   --->   Operation 310 'load' 'data_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 85 <SV = 84> <Delay = 6.28>
ST_85 : Operation 311 [4/6] (6.28ns)   --->   "%conv4 = sitodp i32 %zext_ln48" [cluster2.cpp:48]   --->   Operation 311 'sitodp' 'conv4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.28>
ST_86 : Operation 312 [3/6] (6.28ns)   --->   "%conv4 = sitodp i32 %zext_ln48" [cluster2.cpp:48]   --->   Operation 312 'sitodp' 'conv4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.28>
ST_87 : Operation 313 [2/6] (6.28ns)   --->   "%conv4 = sitodp i32 %zext_ln48" [cluster2.cpp:48]   --->   Operation 313 'sitodp' 'conv4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.28>
ST_88 : Operation 314 [1/6] (6.28ns)   --->   "%conv4 = sitodp i32 %zext_ln48" [cluster2.cpp:48]   --->   Operation 314 'sitodp' 'conv4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.71>
ST_89 : Operation 315 [7/7] (6.71ns)   --->   "%mul6 = dmul i64 %conv4, i64 3.14159" [cluster2.cpp:48]   --->   Operation 315 'dmul' 'mul6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.71>
ST_90 : Operation 316 [6/7] (6.71ns)   --->   "%mul6 = dmul i64 %conv4, i64 3.14159" [cluster2.cpp:48]   --->   Operation 316 'dmul' 'mul6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.71>
ST_91 : Operation 317 [5/7] (6.71ns)   --->   "%mul6 = dmul i64 %conv4, i64 3.14159" [cluster2.cpp:48]   --->   Operation 317 'dmul' 'mul6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.71>
ST_92 : Operation 318 [4/7] (6.71ns)   --->   "%mul6 = dmul i64 %conv4, i64 3.14159" [cluster2.cpp:48]   --->   Operation 318 'dmul' 'mul6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.71>
ST_93 : Operation 319 [3/7] (6.71ns)   --->   "%mul6 = dmul i64 %conv4, i64 3.14159" [cluster2.cpp:48]   --->   Operation 319 'dmul' 'mul6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.71>
ST_94 : Operation 320 [2/7] (6.71ns)   --->   "%mul6 = dmul i64 %conv4, i64 3.14159" [cluster2.cpp:48]   --->   Operation 320 'dmul' 'mul6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.71>
ST_95 : Operation 321 [1/7] (6.71ns)   --->   "%mul6 = dmul i64 %conv4, i64 3.14159" [cluster2.cpp:48]   --->   Operation 321 'dmul' 'mul6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.55>
ST_96 : Operation 322 [59/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 322 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 4.55>
ST_97 : Operation 323 [58/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 323 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.55>
ST_98 : Operation 324 [57/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 324 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 4.55>
ST_99 : Operation 325 [56/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 325 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 4.55>
ST_100 : Operation 326 [55/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 326 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 4.55>
ST_101 : Operation 327 [54/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 327 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 4.55>
ST_102 : Operation 328 [53/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 328 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 4.55>
ST_103 : Operation 329 [52/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 329 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 4.55>
ST_104 : Operation 330 [51/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 330 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 4.55>
ST_105 : Operation 331 [50/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 331 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.55>
ST_106 : Operation 332 [49/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 332 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.55>
ST_107 : Operation 333 [48/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 333 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.55>
ST_108 : Operation 334 [47/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 334 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.55>
ST_109 : Operation 335 [46/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 335 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.55>
ST_110 : Operation 336 [45/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 336 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.55>
ST_111 : Operation 337 [44/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 337 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 4.55>
ST_112 : Operation 338 [43/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 338 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 4.55>
ST_113 : Operation 339 [42/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 339 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 4.55>
ST_114 : Operation 340 [41/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 340 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 4.55>
ST_115 : Operation 341 [40/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 341 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 4.55>
ST_116 : Operation 342 [39/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 342 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 4.55>
ST_117 : Operation 343 [38/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 343 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 4.55>
ST_118 : Operation 344 [37/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 344 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 4.55>
ST_119 : Operation 345 [36/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 345 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 4.55>
ST_120 : Operation 346 [35/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 346 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 4.55>
ST_121 : Operation 347 [34/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 347 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 4.55>
ST_122 : Operation 348 [33/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 348 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 4.55>
ST_123 : Operation 349 [32/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 349 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 4.55>
ST_124 : Operation 350 [31/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 350 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 4.55>
ST_125 : Operation 351 [30/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 351 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 4.55>
ST_126 : Operation 352 [29/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 352 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 4.55>
ST_127 : Operation 353 [28/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 353 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 4.55>
ST_128 : Operation 354 [27/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 354 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 4.55>
ST_129 : Operation 355 [26/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 355 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 4.55>
ST_130 : Operation 356 [25/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 356 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 4.55>
ST_131 : Operation 357 [24/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 357 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 4.55>
ST_132 : Operation 358 [23/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 358 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 4.55>
ST_133 : Operation 359 [22/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 359 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 4.55>
ST_134 : Operation 360 [21/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 360 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 4.55>
ST_135 : Operation 361 [20/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 361 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 4.55>
ST_136 : Operation 362 [19/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 362 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 4.55>
ST_137 : Operation 363 [18/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 363 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 4.55>
ST_138 : Operation 364 [17/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 364 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 4.55>
ST_139 : Operation 365 [16/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 365 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 4.55>
ST_140 : Operation 366 [15/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 366 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 4.55>
ST_141 : Operation 367 [14/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 367 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 4.55>
ST_142 : Operation 368 [13/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 368 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 4.55>
ST_143 : Operation 369 [12/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 369 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 4.55>
ST_144 : Operation 370 [11/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 370 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 4.55>
ST_145 : Operation 371 [10/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 371 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 4.55>
ST_146 : Operation 372 [9/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 372 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 4.55>
ST_147 : Operation 373 [8/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 373 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 4.55>
ST_148 : Operation 374 [7/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 374 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 6.28>
ST_149 : Operation 375 [6/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 375 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 376 [6/6] (6.28ns)   --->   "%conv5 = sitodp i32 %data_load_1" [cluster2.cpp:59]   --->   Operation 376 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.28>
ST_150 : Operation 377 [5/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 377 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 378 [5/6] (6.28ns)   --->   "%conv5 = sitodp i32 %data_load_1" [cluster2.cpp:59]   --->   Operation 378 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 151 <SV = 150> <Delay = 6.28>
ST_151 : Operation 379 [4/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 379 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 380 [4/6] (6.28ns)   --->   "%conv5 = sitodp i32 %data_load_1" [cluster2.cpp:59]   --->   Operation 380 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 152 <SV = 151> <Delay = 6.28>
ST_152 : Operation 381 [3/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 381 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 382 [3/6] (6.28ns)   --->   "%conv5 = sitodp i32 %data_load_1" [cluster2.cpp:59]   --->   Operation 382 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 153 <SV = 152> <Delay = 6.28>
ST_153 : Operation 383 [2/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 383 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 384 [2/6] (6.28ns)   --->   "%conv5 = sitodp i32 %data_load_1" [cluster2.cpp:59]   --->   Operation 384 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 154 <SV = 153> <Delay = 6.28>
ST_154 : Operation 385 [1/59] (4.55ns)   --->   "%x_assign_3 = ddiv i64 %mul6, i64 180" [cluster2.cpp:48]   --->   Operation 385 'ddiv' 'x_assign_3' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 386 [1/6] (6.28ns)   --->   "%conv5 = sitodp i32 %data_load_1" [cluster2.cpp:59]   --->   Operation 386 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 155 <SV = 154> <Delay = 1.66>
ST_155 : Operation 387 [2/2] (1.66ns)   --->   "%call_ln50 = call void @dbscan_Pipeline_VITIS_LOOP_54_4, i9 %neighbor_id, i64 %x_assign_3, i64 %conv5, i32 %data, i32 %new_neighbor_count_loc, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [cluster2.cpp:50]   --->   Operation 387 'call' 'call_ln50' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 155> <Delay = 0.00>
ST_156 : Operation 388 [1/2] (0.00ns)   --->   "%call_ln50 = call void @dbscan_Pipeline_VITIS_LOOP_54_4, i9 %neighbor_id, i64 %x_assign_3, i64 %conv5, i32 %data, i32 %new_neighbor_count_loc, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V" [cluster2.cpp:50]   --->   Operation 388 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 156> <Delay = 4.79>
ST_157 : Operation 389 [1/1] (0.00ns)   --->   "%new_neighbor_count_loc_load = load i32 %new_neighbor_count_loc"   --->   Operation 389 'load' 'new_neighbor_count_loc_load' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 390 [1/1] (2.47ns)   --->   "%icmp_ln68 = icmp_sgt  i32 %new_neighbor_count_loc_load, i32 4" [cluster2.cpp:68]   --->   Operation 390 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %if.else, void %if.then125" [cluster2.cpp:68]   --->   Operation 391 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 392 [1/1] (2.32ns)   --->   "%store_ln71 = store i1 0, i9 %visited_addr_1" [cluster2.cpp:71]   --->   Operation 392 'store' 'store_ln71' <Predicate = (!icmp_ln68)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 360> <RAM>
ST_157 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end132"   --->   Operation 393 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_157 : Operation 394 [2/2] (3.25ns)   --->   "%clusters_member_count_load = load i9 %clusters_member_count_addr" [cluster2.cpp:69]   --->   Operation 394 'load' 'clusters_member_count_load' <Predicate = (icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 158 <SV = 157> <Delay = 5.36>
ST_158 : Operation 395 [1/2] (3.25ns)   --->   "%clusters_member_count_load = load i9 %clusters_member_count_addr" [cluster2.cpp:69]   --->   Operation 395 'load' 'clusters_member_count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_158 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i32 %clusters_member_count_load" [cluster2.cpp:69]   --->   Operation 396 'trunc' 'trunc_ln69_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 397 [1/1] (2.10ns)   --->   "%add_ln69_1 = add i17 %mul_ln69, i17 %trunc_ln69_1" [cluster2.cpp:69]   --->   Operation 397 'add' 'add_ln69_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 5.80>
ST_159 : Operation 398 [1/1] (2.55ns)   --->   "%add_ln69 = add i32 %clusters_member_count_load, i32 1" [cluster2.cpp:69]   --->   Operation 398 'add' 'add_ln69' <Predicate = (!visited_load_1 & icmp_ln68)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 399 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %add_ln69, i9 %clusters_member_count_addr" [cluster2.cpp:69]   --->   Operation 399 'store' 'store_ln69' <Predicate = (!visited_load_1 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_159 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i17 %add_ln69_1" [cluster2.cpp:69]   --->   Operation 400 'zext' 'zext_ln69' <Predicate = (!visited_load_1 & icmp_ln68)> <Delay = 0.00>
ST_159 : Operation 401 [1/1] (0.00ns)   --->   "%clusters_members_addr = getelementptr i9 %clusters_members, i64 0, i64 %zext_ln69" [cluster2.cpp:69]   --->   Operation 401 'getelementptr' 'clusters_members_addr' <Predicate = (!visited_load_1 & icmp_ln68)> <Delay = 0.00>
ST_159 : Operation 402 [1/1] (3.25ns)   --->   "%store_ln69 = store i9 %neighbor_id, i17 %clusters_members_addr" [cluster2.cpp:69]   --->   Operation 402 'store' 'store_ln69' <Predicate = (!visited_load_1 & icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 129600> <RAM>
ST_159 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln70 = br void %if.end132" [cluster2.cpp:70]   --->   Operation 403 'br' 'br_ln70' <Predicate = (!visited_load_1 & icmp_ln68)> <Delay = 0.00>
ST_159 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc134" [cluster2.cpp:73]   --->   Operation 404 'br' 'br_ln73' <Predicate = (!visited_load_1)> <Delay = 0.00>
ST_159 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body59" [cluster2.cpp:47]   --->   Operation 405 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('cluster_count_0') [13]  (0 ns)
	'store' operation ('store_ln18', cluster2.cpp:18) of constant 0 on local variable 'cluster_count_0' [17]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('i', cluster2.cpp:18) on local variable 'i' [21]  (0 ns)
	'getelementptr' operation ('visited_addr', cluster2.cpp:19) [31]  (0 ns)
	'load' operation ('visited_load', cluster2.cpp:19) on array 'visited' [32]  (2.32 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', cluster2.cpp:18) [38]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', cluster2.cpp:18) [38]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', cluster2.cpp:18) [38]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', cluster2.cpp:18) [38]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', cluster2.cpp:18) [38]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', cluster2.cpp:18) [38]  (6.28 ns)

 <State 9>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cluster2.cpp:18) [39]  (6.72 ns)

 <State 10>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cluster2.cpp:18) [39]  (6.72 ns)

 <State 11>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cluster2.cpp:18) [39]  (6.72 ns)

 <State 12>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cluster2.cpp:18) [39]  (6.72 ns)

 <State 13>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cluster2.cpp:18) [39]  (6.72 ns)

 <State 14>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cluster2.cpp:18) [39]  (6.72 ns)

 <State 15>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', cluster2.cpp:18) [39]  (6.72 ns)

 <State 16>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 17>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 18>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 19>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 20>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 21>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 22>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 23>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 24>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 25>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 26>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 27>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 28>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 29>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 30>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 31>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 32>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 33>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 34>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 35>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 36>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 37>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 38>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 39>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 40>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 41>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 42>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 43>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 44>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 45>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 46>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 47>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 48>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 49>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 50>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 51>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 52>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 53>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 54>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 55>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 56>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 57>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 58>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 59>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 60>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 61>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 62>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 63>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 64>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 65>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 66>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 67>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 68>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign', cluster2.cpp:18) [40]  (4.55 ns)

 <State 69>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', cluster2.cpp:33) [42]  (6.28 ns)

 <State 70>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', cluster2.cpp:33) [42]  (6.28 ns)

 <State 71>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', cluster2.cpp:33) [42]  (6.28 ns)

 <State 72>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', cluster2.cpp:33) [42]  (6.28 ns)

 <State 73>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', cluster2.cpp:33) [42]  (6.28 ns)

 <State 74>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', cluster2.cpp:33) [42]  (6.28 ns)

 <State 75>: 1.66ns
The critical path consists of the following:
	'call' operation ('call_ln18', cluster2.cpp:18) to 'dbscan_Pipeline_VITIS_LOOP_28_2' [43]  (1.66 ns)

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 2.47ns
The critical path consists of the following:
	'load' operation ('neighbor_count_loc_load') on local variable 'neighbor_count_loc' [44]  (0 ns)
	'icmp' operation ('icmp_ln42', cluster2.cpp:42) [45]  (2.47 ns)

 <State 78>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[52] ('mul_ln69', cluster2.cpp:69) [52]  (2.15 ns)

 <State 79>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[52] ('mul_ln69', cluster2.cpp:69) [52]  (2.15 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('clusters_id_addr', cluster2.cpp:44) [53]  (0 ns)
	'store' operation ('store_ln44', cluster2.cpp:44) of variable 'trunc_ln18', cluster2.cpp:18 on array 'clusters_id' [54]  (3.25 ns)

 <State 81>: 4.06ns
The critical path consists of the following:
	'phi' operation ('k', cluster2.cpp:47) with incoming values : ('add_ln47', cluster2.cpp:47) [60]  (0 ns)
	'getelementptr' operation ('neighbors_addr', cluster2.cpp:48) [68]  (0 ns)
	'load' operation ('neighbor_id', cluster2.cpp:50) on array 'neighbors', cluster2.cpp:26 [69]  (3.25 ns)
	blocking operation 0.804 ns on control path)

 <State 82>: 5.58ns
The critical path consists of the following:
	'load' operation ('neighbor_id', cluster2.cpp:50) on array 'neighbors', cluster2.cpp:26 [69]  (3.25 ns)
	'getelementptr' operation ('visited_addr_1', cluster2.cpp:50) [72]  (0 ns)
	'load' operation ('visited_load_1', cluster2.cpp:50) on array 'visited' [73]  (2.32 ns)

 <State 83>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv4', cluster2.cpp:48) [78]  (6.28 ns)

 <State 84>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv4', cluster2.cpp:48) [78]  (6.28 ns)

 <State 85>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv4', cluster2.cpp:48) [78]  (6.28 ns)

 <State 86>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv4', cluster2.cpp:48) [78]  (6.28 ns)

 <State 87>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv4', cluster2.cpp:48) [78]  (6.28 ns)

 <State 88>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv4', cluster2.cpp:48) [78]  (6.28 ns)

 <State 89>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul6', cluster2.cpp:48) [79]  (6.72 ns)

 <State 90>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul6', cluster2.cpp:48) [79]  (6.72 ns)

 <State 91>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul6', cluster2.cpp:48) [79]  (6.72 ns)

 <State 92>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul6', cluster2.cpp:48) [79]  (6.72 ns)

 <State 93>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul6', cluster2.cpp:48) [79]  (6.72 ns)

 <State 94>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul6', cluster2.cpp:48) [79]  (6.72 ns)

 <State 95>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul6', cluster2.cpp:48) [79]  (6.72 ns)

 <State 96>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 97>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 98>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 99>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 100>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 101>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 102>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 103>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 104>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 105>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 106>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 107>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 108>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 109>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 110>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 111>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 112>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 113>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 114>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 115>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 116>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 117>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 118>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 119>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 120>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 121>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 122>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 123>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 124>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 125>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 126>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 127>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 128>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 129>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 130>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 131>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 132>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 133>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 134>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 135>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 136>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 137>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 138>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 139>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 140>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 141>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 142>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 143>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 144>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 145>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 146>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 147>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 148>: 4.55ns
The critical path consists of the following:
	'ddiv' operation ('x_assign_3', cluster2.cpp:48) [80]  (4.55 ns)

 <State 149>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv5', cluster2.cpp:59) [82]  (6.28 ns)

 <State 150>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv5', cluster2.cpp:59) [82]  (6.28 ns)

 <State 151>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv5', cluster2.cpp:59) [82]  (6.28 ns)

 <State 152>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv5', cluster2.cpp:59) [82]  (6.28 ns)

 <State 153>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv5', cluster2.cpp:59) [82]  (6.28 ns)

 <State 154>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv5', cluster2.cpp:59) [82]  (6.28 ns)

 <State 155>: 1.66ns
The critical path consists of the following:
	'call' operation ('call_ln50', cluster2.cpp:50) to 'dbscan_Pipeline_VITIS_LOOP_54_4' [83]  (1.66 ns)

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 4.79ns
The critical path consists of the following:
	'load' operation ('clusters_member_count_load', cluster2.cpp:69) on array 'clusters_member_count' [91]  (3.25 ns)
	blocking operation 1.54 ns on control path)

 <State 158>: 5.36ns
The critical path consists of the following:
	'load' operation ('clusters_member_count_load', cluster2.cpp:69) on array 'clusters_member_count' [91]  (3.25 ns)
	'add' operation ('add_ln69_1', cluster2.cpp:69) [95]  (2.11 ns)

 <State 159>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln69', cluster2.cpp:69) [92]  (2.55 ns)
	'store' operation ('store_ln69', cluster2.cpp:69) of variable 'add_ln69', cluster2.cpp:69 on array 'clusters_member_count' [93]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
