{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 20:58:23 2024 " "Info: Processing started: Fri Apr 05 20:58:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP_8 -c KP_8 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP_8 -c KP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[7\] " "Warning: Node \"alu:inst12\|d_bus\[7\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[6\] " "Warning: Node \"alu:inst12\|d_bus\[6\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[5\] " "Warning: Node \"alu:inst12\|d_bus\[5\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[4\] " "Warning: Node \"alu:inst12\|d_bus\[4\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[3\] " "Warning: Node \"alu:inst12\|d_bus\[3\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[2\] " "Warning: Node \"alu:inst12\|d_bus\[2\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[1\] " "Warning: Node \"alu:inst12\|d_bus\[1\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[0\] " "Warning: Node \"alu:inst12\|d_bus\[0\]\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|cl " "Warning: Node \"alu:inst12\|cl\" is a latch" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 72 16 184 88 "clk" "" } { 392 -40 16 408 "clk" "" } { 240 696 736 256 "clk" "" } { 152 1152 1184 168 "clk" "" } { -104 1208 1312 -88 "clk" "" } { 112 912 944 128 "clk" "" } { 152 -16 16 168 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "alu:inst12\|cl~1095 " "Info: Detected gated clock \"alu:inst12\|cl~1095\" as buffer" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|cl~1095" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|cl~1096 " "Info: Detected gated clock \"alu:inst12\|cl~1096\" as buffer" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|cl~1096" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|d_bus\[7\]~11781 " "Info: Detected gated clock \"alu:inst12\|d_bus\[7\]~11781\" as buffer" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|d_bus\[7\]~11781" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|d_bus\[7\]~11780 " "Info: Detected gated clock \"alu:inst12\|d_bus\[7\]~11780\" as buffer" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|d_bus\[7\]~11780" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Info: Detected ripple clock \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register blok_ron:inst17\|ron\[2\]\[0\] register alu:inst12\|cl 31.45 MHz 31.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 31.45 MHz between source register \"blok_ron:inst17\|ron\[2\]\[0\]\" and destination register \"alu:inst12\|cl\" (period= 31.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.200 ns + Longest register register " "Info: + Longest register to register delay is 17.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns blok_ron:inst17\|ron\[2\]\[0\] 1 REG LC4_A3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A3; Fanout = 3; REG Node = 'blok_ron:inst17\|ron\[2\]\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { blok_ron:inst17|ron[2][0] } "NODE_NAME" } } { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 1.100 ns blok_ron:inst17\|Mux15~2 2 COMB LC2_A3 1 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC2_A3; Fanout = 1; COMB Node = 'blok_ron:inst17\|Mux15~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { blok_ron:inst17|ron[2][0] blok_ron:inst17|Mux15~2 } "NODE_NAME" } } { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.200 ns blok_ron:inst17\|Mux15~3 3 COMB LC1_A3 23 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 2.200 ns; Loc. = LC1_A3; Fanout = 23; COMB Node = 'blok_ron:inst17\|Mux15~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { blok_ron:inst17|Mux15~2 blok_ron:inst17|Mux15~3 } "NODE_NAME" } } { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 3.700 ns alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~76 4 COMB LC4_A4 2 " "Info: 4: + IC(0.500 ns) + CELL(1.000 ns) = 3.700 ns; Loc. = LC4_A4; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { blok_ron:inst17|Mux15~3 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~76 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 4.600 ns alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~132 5 COMB LC7_A4 2 " "Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 4.600 ns; Loc. = LC7_A4; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~132'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~76 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~132 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 5.500 ns alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~124 6 COMB LC5_A4 2 " "Info: 6: + IC(0.100 ns) + CELL(0.800 ns) = 5.500 ns; Loc. = LC5_A4; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~124'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~132 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~124 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 6.400 ns alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~116 7 COMB LC6_A4 2 " "Info: 7: + IC(0.100 ns) + CELL(0.800 ns) = 6.400 ns; Loc. = LC6_A4; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~116'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~124 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~116 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.800 ns) 7.800 ns alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~108 8 COMB LC7_B7 2 " "Info: 8: + IC(0.600 ns) + CELL(0.800 ns) = 7.800 ns; Loc. = LC7_B7; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~108'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~116 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~108 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 8.700 ns alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~100 9 COMB LC6_B7 2 " "Info: 9: + IC(0.100 ns) + CELL(0.800 ns) = 8.700 ns; Loc. = LC6_B7; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~108 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~100 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 9.600 ns alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~92 10 COMB LC8_B7 2 " "Info: 10: + IC(0.100 ns) + CELL(0.800 ns) = 9.600 ns; Loc. = LC8_B7; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~92'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~100 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~92 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 10.900 ns alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~84 11 COMB LC7_B8 1 " "Info: 11: + IC(0.500 ns) + CELL(0.800 ns) = 10.900 ns; Loc. = LC7_B8; Fanout = 1; COMB Node = 'alu:inst12\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~92 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~84 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 12.100 ns alu:inst12\|cl~1088 12 COMB LC5_B8 1 " "Info: 12: + IC(0.100 ns) + CELL(1.100 ns) = 12.100 ns; Loc. = LC5_B8; Fanout = 1; COMB Node = 'alu:inst12\|cl~1088'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~84 alu:inst12|cl~1088 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.100 ns) 13.700 ns alu:inst12\|cl~1090 13 COMB LC1_B9 1 " "Info: 13: + IC(0.500 ns) + CELL(1.100 ns) = 13.700 ns; Loc. = LC1_B9; Fanout = 1; COMB Node = 'alu:inst12\|cl~1090'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { alu:inst12|cl~1088 alu:inst12|cl~1090 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 14.900 ns alu:inst12\|cl~1092 14 COMB LC2_B9 1 " "Info: 14: + IC(0.100 ns) + CELL(1.100 ns) = 14.900 ns; Loc. = LC2_B9; Fanout = 1; COMB Node = 'alu:inst12\|cl~1092'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { alu:inst12|cl~1090 alu:inst12|cl~1092 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 16.100 ns alu:inst12\|cl~1094 15 COMB LC3_B9 1 " "Info: 15: + IC(0.100 ns) + CELL(1.100 ns) = 16.100 ns; Loc. = LC3_B9; Fanout = 1; COMB Node = 'alu:inst12\|cl~1094'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { alu:inst12|cl~1092 alu:inst12|cl~1094 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 17.200 ns alu:inst12\|cl 16 REG LC6_B9 2 " "Info: 16: + IC(0.100 ns) + CELL(1.000 ns) = 17.200 ns; Loc. = LC6_B9; Fanout = 2; REG Node = 'alu:inst12\|cl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|cl~1094 alu:inst12|cl } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 81.40 % ) " "Info: Total cell delay = 14.000 ns ( 81.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 18.60 % ) " "Info: Total interconnect delay = 3.200 ns ( 18.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { blok_ron:inst17|ron[2][0] blok_ron:inst17|Mux15~2 blok_ron:inst17|Mux15~3 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~76 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~132 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~124 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~116 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~108 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~100 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~92 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~84 alu:inst12|cl~1088 alu:inst12|cl~1090 alu:inst12|cl~1092 alu:inst12|cl~1094 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { blok_ron:inst17|ron[2][0] {} blok_ron:inst17|Mux15~2 {} blok_ron:inst17|Mux15~3 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~76 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~132 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~124 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~116 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~108 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~100 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~92 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~84 {} alu:inst12|cl~1088 {} alu:inst12|cl~1090 {} alu:inst12|cl~1092 {} alu:inst12|cl~1094 {} alu:inst12|cl {} } { 0.000ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns 0.600ns 0.100ns 0.100ns 0.500ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.000ns 1.000ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 1.100ns 1.100ns 1.100ns 1.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.500 ns - Smallest " "Info: - Smallest clock skew is 3.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 197 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 197; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 72 16 184 88 "clk" "" } { 392 -40 16 408 "clk" "" } { 240 696 736 256 "clk" "" } { 152 1152 1184 168 "clk" "" } { -104 1208 1312 -88 "clk" "" } { 112 912 944 128 "clk" "" } { 152 -16 16 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.800 ns) 2.300 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 2 MEM EC5_A 24 " "Info: 2: + IC(0.200 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = EC5_A; Fanout = 24; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(1.000 ns) 4.100 ns alu:inst12\|cl~1096 3 COMB LC5_B9 1 " "Info: 3: + IC(0.800 ns) + CELL(1.000 ns) = 4.100 ns; Loc. = LC5_B9; Fanout = 1; COMB Node = 'alu:inst12\|cl~1096'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[13] alu:inst12|cl~1096 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 5.000 ns alu:inst12\|cl 4 REG LC6_B9 2 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 5.000 ns; Loc. = LC6_B9; Fanout = 2; REG Node = 'alu:inst12\|cl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|cl~1096 alu:inst12|cl } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 78.00 % ) " "Info: Total cell delay = 3.900 ns ( 78.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 22.00 % ) " "Info: Total interconnect delay = 1.100 ns ( 22.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[13] alu:inst12|cl~1096 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} alu:inst12|cl~1096 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.800ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 197 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 197; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 72 16 184 88 "clk" "" } { 392 -40 16 408 "clk" "" } { 240 696 736 256 "clk" "" } { 152 1152 1184 168 "clk" "" } { -104 1208 1312 -88 "clk" "" } { 112 912 944 128 "clk" "" } { 152 -16 16 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns blok_ron:inst17\|ron\[2\]\[0\] 2 REG LC4_A3 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4_A3; Fanout = 3; REG Node = 'blok_ron:inst17\|ron\[2\]\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk blok_ron:inst17|ron[2][0] } "NODE_NAME" } } { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk blok_ron:inst17|ron[2][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} blok_ron:inst17|ron[2][0] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[13] alu:inst12|cl~1096 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} alu:inst12|cl~1096 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.800ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk blok_ron:inst17|ron[2][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} blok_ron:inst17|ron[2][0] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 12 -1 0 } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 5 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { blok_ron:inst17|ron[2][0] blok_ron:inst17|Mux15~2 blok_ron:inst17|Mux15~3 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~76 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~132 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~124 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~116 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~108 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~100 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~92 alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~84 alu:inst12|cl~1088 alu:inst12|cl~1090 alu:inst12|cl~1092 alu:inst12|cl~1094 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { blok_ron:inst17|ron[2][0] {} blok_ron:inst17|Mux15~2 {} blok_ron:inst17|Mux15~3 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~76 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~132 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~124 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~116 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~108 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~100 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~92 {} alu:inst12|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~84 {} alu:inst12|cl~1088 {} alu:inst12|cl~1090 {} alu:inst12|cl~1092 {} alu:inst12|cl~1094 {} alu:inst12|cl {} } { 0.000ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns 0.600ns 0.100ns 0.100ns 0.500ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.000ns 1.000ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 1.100ns 1.100ns 1.100ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[13] alu:inst12|cl~1096 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} alu:inst12|cl~1096 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.800ns 0.100ns } { 0.000ns 1.300ns 0.800ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk blok_ron:inst17|ron[2][0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} blok_ron:inst17|ron[2][0] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\] alu:inst12\|d_bus\[7\] clk 1.9 ns " "Info: Found hold time violation between source  pin or register \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]\" and destination pin or register \"alu:inst12\|d_bus\[7\]\" for clock \"clk\" (Hold time is 1.9 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.200 ns + Largest " "Info: + Largest clock skew is 6.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 197 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 197; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 72 16 184 88 "clk" "" } { 392 -40 16 408 "clk" "" } { 240 696 736 256 "clk" "" } { 152 1152 1184 168 "clk" "" } { -104 1208 1312 -88 "clk" "" } { 112 912 944 128 "clk" "" } { 152 -16 16 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.800 ns) 2.300 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\] 2 MEM EC9_A 29 " "Info: 2: + IC(0.200 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = EC9_A; Fanout = 29; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.000 ns) 4.300 ns alu:inst12\|d_bus\[7\]~11780 3 COMB LC5_A20 1 " "Info: 3: + IC(1.000 ns) + CELL(1.000 ns) = 4.300 ns; Loc. = LC5_A20; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~11780'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst12|d_bus[7]~11780 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 5.400 ns alu:inst12\|d_bus\[7\]~11781 4 COMB LC1_A20 8 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 5.400 ns; Loc. = LC1_A20; Fanout = 8; COMB Node = 'alu:inst12\|d_bus\[7\]~11781'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[7]~11780 alu:inst12|d_bus[7]~11781 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.800 ns) 7.700 ns alu:inst12\|d_bus\[7\] 5 REG LC2_B1 9 " "Info: 5: + IC(1.500 ns) + CELL(0.800 ns) = 7.700 ns; Loc. = LC2_B1; Fanout = 9; REG Node = 'alu:inst12\|d_bus\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { alu:inst12|d_bus[7]~11781 alu:inst12|d_bus[7] } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 63.64 % ) " "Info: Total cell delay = 4.900 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 36.36 % ) " "Info: Total interconnect delay = 2.800 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst12|d_bus[7]~11780 alu:inst12|d_bus[7]~11781 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} alu:inst12|d_bus[7]~11780 {} alu:inst12|d_bus[7]~11781 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.000ns 0.200ns 1.000ns 0.100ns 1.500ns } { 0.000ns 1.300ns 0.800ns 1.000ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 197 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 197; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 72 16 184 88 "clk" "" } { 392 -40 16 408 "clk" "" } { 240 696 736 256 "clk" "" } { 152 1152 1184 168 "clk" "" } { -104 1208 1312 -88 "clk" "" } { 112 912 944 128 "clk" "" } { 152 -16 16 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\] 2 MEM EC9_A 29 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = EC9_A; Fanout = 29; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst12|d_bus[7]~11780 alu:inst12|d_bus[7]~11781 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} alu:inst12|d_bus[7]~11780 {} alu:inst12|d_bus[7]~11781 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.000ns 0.200ns 1.000ns 0.100ns 1.500ns } { 0.000ns 1.300ns 0.800ns 1.000ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns - " "Info: - Micro clock to output delay of source is 0.300 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns - Shortest memory register " "Info: - Shortest memory to register delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\] 1 MEM EC9_A 29 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = EC9_A; Fanout = 29; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 1.800 ns alu:inst12\|d_bus\[7\]~11834 2 COMB LC5_B1 1 " "Info: 2: + IC(0.500 ns) + CELL(0.800 ns) = 1.800 ns; Loc. = LC5_B1; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~11834'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst12|d_bus[7]~11834 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.900 ns alu:inst12\|d_bus\[7\]~11889 3 COMB LC8_B1 1 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 2.900 ns; Loc. = LC8_B1; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~11889'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[7]~11834 alu:inst12|d_bus[7]~11889 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 4.000 ns alu:inst12\|d_bus\[7\] 4 REG LC2_B1 9 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC2_B1; Fanout = 9; REG Node = 'alu:inst12\|d_bus\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[7]~11889 alu:inst12|d_bus[7] } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 82.50 % ) " "Info: Total cell delay = 3.300 ns ( 82.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 17.50 % ) " "Info: Total interconnect delay = 0.700 ns ( 17.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst12|d_bus[7]~11834 alu:inst12|d_bus[7]~11889 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} alu:inst12|d_bus[7]~11834 {} alu:inst12|d_bus[7]~11889 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.500ns 0.100ns 0.100ns } { 0.500ns 0.800ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst12|d_bus[7]~11780 alu:inst12|d_bus[7]~11781 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} alu:inst12|d_bus[7]~11780 {} alu:inst12|d_bus[7]~11781 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.000ns 0.200ns 1.000ns 0.100ns 1.500ns } { 0.000ns 1.300ns 0.800ns 1.000ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst12|d_bus[7]~11834 alu:inst12|d_bus[7]~11889 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} alu:inst12|d_bus[7]~11834 {} alu:inst12|d_bus[7]~11889 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.500ns 0.100ns 0.100ns } { 0.500ns 0.800ns 1.000ns 1.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "int_control:inst5\|next_state.CHECK_K INT_2 clk 1.900 ns register " "Info: tsu for register \"int_control:inst5\|next_state.CHECK_K\" (data pin = \"INT_2\", clock pin = \"clk\") is 1.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.000 ns + Longest pin register " "Info: + Longest pin to register delay is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns INT_2 1 PIN PIN_124 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 4; PIN Node = 'INT_2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT_2 } "NODE_NAME" } } { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 152 608 776 168 "INT_2" "" } { -56 1232 1312 -40 "INT_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.300 ns int_control:inst5\|next_state~168 2 COMB LC5_A6 2 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.300 ns; Loc. = LC5_A6; Fanout = 2; COMB Node = 'int_control:inst5\|next_state~168'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { INT_2 int_control:inst5|next_state~168 } "NODE_NAME" } } { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 3.000 ns int_control:inst5\|next_state.CHECK_K 3 REG LC1_A6 4 " "Info: 3: + IC(0.100 ns) + CELL(0.600 ns) = 3.000 ns; Loc. = LC1_A6; Fanout = 4; REG Node = 'int_control:inst5\|next_state.CHECK_K'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { int_control:inst5|next_state~168 int_control:inst5|next_state.CHECK_K } "NODE_NAME" } } { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 96.67 % ) " "Info: Total cell delay = 2.900 ns ( 96.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 3.33 % ) " "Info: Total interconnect delay = 0.100 ns ( 3.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { INT_2 int_control:inst5|next_state~168 int_control:inst5|next_state.CHECK_K } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { INT_2 {} INT_2~out {} int_control:inst5|next_state~168 {} int_control:inst5|next_state.CHECK_K {} } { 0.000ns 0.000ns 0.000ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 197 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 197; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 72 16 184 88 "clk" "" } { 392 -40 16 408 "clk" "" } { 240 696 736 256 "clk" "" } { 152 1152 1184 168 "clk" "" } { -104 1208 1312 -88 "clk" "" } { 112 912 944 128 "clk" "" } { 152 -16 16 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns int_control:inst5\|next_state.CHECK_K 2 REG LC1_A6 4 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_A6; Fanout = 4; REG Node = 'int_control:inst5\|next_state.CHECK_K'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk int_control:inst5|next_state.CHECK_K } "NODE_NAME" } } { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk int_control:inst5|next_state.CHECK_K } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} int_control:inst5|next_state.CHECK_K {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { INT_2 int_control:inst5|next_state~168 int_control:inst5|next_state.CHECK_K } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { INT_2 {} INT_2~out {} int_control:inst5|next_state~168 {} int_control:inst5|next_state.CHECK_K {} } { 0.000ns 0.000ns 0.000ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.600ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk int_control:inst5|next_state.CHECK_K } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} int_control:inst5|next_state.CHECK_K {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d_bus\[5\] alu:inst12\|d_bus\[5\] 12.600 ns register " "Info: tco from clock \"clk\" to destination pin \"d_bus\[5\]\" through register \"alu:inst12\|d_bus\[5\]\" is 12.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 197 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 197; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 72 16 184 88 "clk" "" } { 392 -40 16 408 "clk" "" } { 240 696 736 256 "clk" "" } { 152 1152 1184 168 "clk" "" } { -104 1208 1312 -88 "clk" "" } { 112 912 944 128 "clk" "" } { 152 -16 16 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.800 ns) 2.300 ns lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\] 2 MEM EC9_A 29 " "Info: 2: + IC(0.200 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = EC9_A; Fanout = 29; MEM Node = 'lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.000 ns) 4.300 ns alu:inst12\|d_bus\[7\]~11780 3 COMB LC5_A20 1 " "Info: 3: + IC(1.000 ns) + CELL(1.000 ns) = 4.300 ns; Loc. = LC5_A20; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~11780'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst12|d_bus[7]~11780 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 5.400 ns alu:inst12\|d_bus\[7\]~11781 4 COMB LC1_A20 8 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 5.400 ns; Loc. = LC1_A20; Fanout = 8; COMB Node = 'alu:inst12\|d_bus\[7\]~11781'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[7]~11780 alu:inst12|d_bus[7]~11781 } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.800 ns) 7.600 ns alu:inst12\|d_bus\[5\] 5 REG LC4_B12 7 " "Info: 5: + IC(1.400 ns) + CELL(0.800 ns) = 7.600 ns; Loc. = LC4_B12; Fanout = 7; REG Node = 'alu:inst12\|d_bus\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { alu:inst12|d_bus[7]~11781 alu:inst12|d_bus[5] } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 64.47 % ) " "Info: Total cell delay = 4.900 ns ( 64.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 35.53 % ) " "Info: Total interconnect delay = 2.700 ns ( 35.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst12|d_bus[7]~11780 alu:inst12|d_bus[7]~11781 alu:inst12|d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} alu:inst12|d_bus[7]~11780 {} alu:inst12|d_bus[7]~11781 {} alu:inst12|d_bus[5] {} } { 0.000ns 0.000ns 0.200ns 1.000ns 0.100ns 1.400ns } { 0.000ns 1.300ns 0.800ns 1.000ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.000 ns + Longest register pin " "Info: + Longest register to pin delay is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst12\|d_bus\[5\] 1 REG LC4_B12 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B12; Fanout = 7; REG Node = 'alu:inst12\|d_bus\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|d_bus[5] } "NODE_NAME" } } { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(3.800 ns) 5.000 ns d_bus\[5\] 2 PIN PIN_26 0 " "Info: 2: + IC(1.200 ns) + CELL(3.800 ns) = 5.000 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'd_bus\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { alu:inst12|d_bus[5] d_bus[5] } "NODE_NAME" } } { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 496 200 376 512 "d_bus\[7..0\]" "" } { 16 -64 568 32 "d_bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 76.00 % ) " "Info: Total cell delay = 3.800 ns ( 76.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 24.00 % ) " "Info: Total interconnect delay = 1.200 ns ( 24.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { alu:inst12|d_bus[5] d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { alu:inst12|d_bus[5] {} d_bus[5] {} } { 0.000ns 1.200ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clk lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst12|d_bus[7]~11780 alu:inst12|d_bus[7]~11781 alu:inst12|d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.600 ns" { clk {} clk~out {} lpm_rom0:inst6|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} alu:inst12|d_bus[7]~11780 {} alu:inst12|d_bus[7]~11781 {} alu:inst12|d_bus[5] {} } { 0.000ns 0.000ns 0.200ns 1.000ns 0.100ns 1.400ns } { 0.000ns 1.300ns 0.800ns 1.000ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { alu:inst12|d_bus[5] d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { alu:inst12|d_bus[5] {} d_bus[5] {} } { 0.000ns 1.200ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "int_control:inst5\|int_v\[3\] INT_2 clk 0.200 ns register " "Info: th for register \"int_control:inst5\|int_v\[3\]\" (data pin = \"INT_2\", clock pin = \"clk\") is 0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 197 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 197; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 72 16 184 88 "clk" "" } { 392 -40 16 408 "clk" "" } { 240 696 736 256 "clk" "" } { 152 1152 1184 168 "clk" "" } { -104 1208 1312 -88 "clk" "" } { 112 912 944 128 "clk" "" } { 152 -16 16 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns int_control:inst5\|int_v\[3\] 2 REG LC5_A16 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC5_A16; Fanout = 3; REG Node = 'int_control:inst5\|int_v\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk int_control:inst5|int_v[3] } "NODE_NAME" } } { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk int_control:inst5|int_v[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} int_control:inst5|int_v[3] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" {  } { { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns INT_2 1 PIN PIN_124 4 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 4; PIN Node = 'INT_2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT_2 } "NODE_NAME" } } { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 152 608 776 168 "INT_2" "" } { -56 1232 1312 -40 "INT_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.400 ns) 2.000 ns int_control:inst5\|int_v\[3\] 2 REG LC5_A16 3 " "Info: 2: + IC(0.300 ns) + CELL(0.400 ns) = 2.000 ns; Loc. = LC5_A16; Fanout = 3; REG Node = 'int_control:inst5\|int_v\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { INT_2 int_control:inst5|int_v[3] } "NODE_NAME" } } { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 85.00 % ) " "Info: Total cell delay = 1.700 ns ( 85.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 15.00 % ) " "Info: Total interconnect delay = 0.300 ns ( 15.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { INT_2 int_control:inst5|int_v[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { INT_2 {} INT_2~out {} int_control:inst5|int_v[3] {} } { 0.000ns 0.000ns 0.300ns } { 0.000ns 1.300ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk int_control:inst5|int_v[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} int_control:inst5|int_v[3] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { INT_2 int_control:inst5|int_v[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { INT_2 {} INT_2~out {} int_control:inst5|int_v[3] {} } { 0.000ns 0.000ns 0.300ns } { 0.000ns 1.300ns 0.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 20:58:23 2024 " "Info: Processing ended: Fri Apr 05 20:58:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
