{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 632,
   "metadata": {},
   "outputs": [],
   "source": [
    "import random\n",
    "import math\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "import pandas as pd\n",
    "import time"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 377,
   "metadata": {},
   "outputs": [],
   "source": [
    "NUM_ALIGNMENTS = 7 #number of alignment values (0,4,16,64,256,1024,4096)\n",
    "tlb = pd.read_csv('tlb.csv')\n",
    "memory = pd.read_csv('Memory_Sections.csv')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 199,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "Index(['Name', 'Memory Type', 'Min Size', 'Size in KB', 'Start Address'], dtype='object')"
      ]
     },
     "execution_count": 199,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "tlb.columns"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 200,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Name</th>\n",
       "      <th>TLB</th>\n",
       "      <th>Size</th>\n",
       "      <th>Alignment</th>\n",
       "      <th>Start Address</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Mem1</td>\n",
       "      <td>DDR1</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Mem1</td>\n",
       "      <td>DDR1</td>\n",
       "      <td>4</td>\n",
       "      <td>0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Mem1</td>\n",
       "      <td>DDR1</td>\n",
       "      <td>5</td>\n",
       "      <td>0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Mem1</td>\n",
       "      <td>DDR1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Mem1</td>\n",
       "      <td>DDR1</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>Mem1</td>\n",
       "      <td>DDR1</td>\n",
       "      <td>2</td>\n",
       "      <td>0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "   Name   TLB  Size  Alignment  Start Address\n",
       "0  Mem1  DDR1     3          0            NaN\n",
       "1  Mem1  DDR1     4          0            NaN\n",
       "2  Mem1  DDR1     5          0            NaN\n",
       "3  Mem1  DDR1     1          0            NaN\n",
       "4  Mem1  DDR1     2          0            NaN\n",
       "5  Mem1  DDR1     2          0            NaN"
      ]
     },
     "execution_count": 200,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "memory"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 450,
   "metadata": {},
   "outputs": [],
   "source": [
    "# merge function\n",
    "def Merge(a, b, order):\n",
    "    c = pd.DataFrame(columns = memory.columns)\n",
    "    while((len(a)!= 0) and (len(b) != 0)):\n",
    "        if (b.loc[b.first_valid_index()][order] > a.loc[a.first_valid_index()][order]):\n",
    "            #add b[0] to the end of c\n",
    "            c = c.append(b.loc[b.first_valid_index()])\n",
    "            #remove b[0] from b\n",
    "            b = b.drop(b.first_valid_index())   \n",
    "        else:\n",
    "            # add a[0] to the end of c\n",
    "            c = c.append(a.loc[a.first_valid_index()])\n",
    "            #rmeove a[0] from a\n",
    "            a = a.drop(a.first_valid_index())\n",
    " \n",
    "    while (len(a) != 0):     \n",
    "        # add a[0] to the end of c\n",
    "            c = c.append(a.loc[a.first_valid_index()])\n",
    "            #rmeove a[0] from a\n",
    "            a = a.drop(a.first_valid_index()) \n",
    "    while (len(b) != 0):     \n",
    "        # add b[0] to the end of c\n",
    "            c = c.append(b.loc[b.first_valid_index()])\n",
    "            #rmeove a[0] from a\n",
    "            b = b.drop(b.first_valid_index())  \n",
    "    return c"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 529,
   "metadata": {},
   "outputs": [],
   "source": [
    "# merge function\n",
    "def Merge_Backwards(a, b, order):\n",
    "    c = pd.DataFrame(columns = memory.columns)\n",
    "    while((len(a)!= 0) and (len(b) != 0)):\n",
    "        if (b.loc[b.first_valid_index()][order] < a.loc[a.first_valid_index()][order]):\n",
    "            #add b[0] to the end of c\n",
    "            c = c.append(b.loc[b.first_valid_index()])\n",
    "            #remove b[0] from b\n",
    "            b = b.drop(b.first_valid_index())   \n",
    "        else:\n",
    "            # add a[0] to the end of c\n",
    "            c = c.append(a.loc[a.first_valid_index()])\n",
    "            #rmeove a[0] from a\n",
    "            a = a.drop(a.first_valid_index())\n",
    " \n",
    "    while (len(a) != 0):     \n",
    "        # add a[0] to the end of c\n",
    "            c = c.append(a.loc[a.first_valid_index()])\n",
    "            #rmeove a[0] from a\n",
    "            a = a.drop(a.first_valid_index()) \n",
    "    while (len(b) != 0):     \n",
    "        # add b[0] to the end of c\n",
    "            c = c.append(b.loc[b.first_valid_index()])\n",
    "            #rmeove a[0] from a\n",
    "            b = b.drop(b.first_valid_index())  \n",
    "    return c"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 451,
   "metadata": {},
   "outputs": [],
   "source": [
    "def MergeSort(mem, order):\n",
    "    n = len(mem)\n",
    "    if ( n == 1 ): return mem\n",
    "    \n",
    "    l1 = mem[0:math.floor(n/2)]\n",
    "    l2 = mem[math.floor(n/2) : n]\n",
    "\n",
    "    l1 = MergeSort( l1, order )\n",
    "    l2 = MergeSort( l2, order )\n",
    "\n",
    "    return Merge( l1, l2, order )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 532,
   "metadata": {},
   "outputs": [],
   "source": [
    "def MergeSort_Backwards(mem, order):\n",
    "    n = len(mem)\n",
    "    if ( n == 1 ): return mem\n",
    "    \n",
    "    l1 = mem[0:math.floor(n/2)]\n",
    "    l2 = mem[math.floor(n/2) : n]\n",
    "\n",
    "    l1 = MergeSort_Backwards( l1, order )\n",
    "    l2 = MergeSort_Backwards( l2, order )\n",
    "\n",
    "    return Merge_Backwards( l1, l2, order )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 452,
   "metadata": {},
   "outputs": [],
   "source": [
    "from numpy import roots\n",
    "# merge function\n",
    "def Merge_Alignment(a, b, order):\n",
    "    # 4,16,64,256,1024,4096\n",
    "    alignment_cnt = [0,0,0,0,0,0,0]\n",
    "    c = pd.DataFrame(columns = memory.columns)\n",
    "    while((len(a)!= 0) and (len(b) != 0)):\n",
    "        if (b.loc[b.first_valid_index()][order] > a.loc[a.first_valid_index()][order]):\n",
    "            #add b[0] to the end of c\n",
    "            c = c.append(b.loc[b.first_valid_index()])\n",
    "            alignment_cnt[int(math.log(c.loc[c.last_valid_index()][order], 4))]+=1\n",
    "            #remove b[0] from b\n",
    "            b = b.drop(b.first_valid_index())   \n",
    "        else:\n",
    "            # add a[0] to the end of c\n",
    "            c = c.append(a.loc[a.first_valid_index()])\n",
    "            alignment_cnt[int(math.log(c.loc[c.last_valid_index()][order], 4))]+=1\n",
    "            #rmeove a[0] from a\n",
    "            a = a.drop(a.first_valid_index())\n",
    " \n",
    "    while (len(a) != 0):     \n",
    "        # add a[0] to the end of c\n",
    "            c = c.append(a.loc[a.first_valid_index()])\n",
    "            alignment_cnt[int(math.log(c.loc[c.last_valid_index()][order], 4))]+=1\n",
    "            #rmeove a[0] from a\n",
    "            a = a.drop(a.first_valid_index()) \n",
    "    while (len(b) != 0):     \n",
    "        # add b[0] to the end of c\n",
    "            c = c.append(b.loc[b.first_valid_index()])\n",
    "            alignment_cnt[int(math.log(c.loc[c.last_valid_index()][order], 4))]+=1\n",
    "            #rmeove a[0] from a\n",
    "            b = b.drop(b.first_valid_index())  \n",
    "    \n",
    "    return c, alignment_cnt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 453,
   "metadata": {},
   "outputs": [],
   "source": [
    "def MergeSort_Alignment(mem):\n",
    "    n = len(mem)\n",
    "    if ( n == 1 ): return mem\n",
    "    \n",
    "    l1 = mem[0:math.floor(n/2)]\n",
    "    l2 = mem[math.floor(n/2) : n]\n",
    "\n",
    "    l1 = MergeSort( l1, 'Alignment' )\n",
    "    l2 = MergeSort( l2, 'Alignment' )\n",
    "\n",
    "    return Merge_Alignment( l1, l2, 'Alignment' )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 378,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  4096\n",
      "Added:  4096\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  1024\n",
      "Added:  4096\n",
      "B Size:  4\n",
      "A Size:  1024\n",
      "Added:  1024\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  256\n",
      "Added:  4096\n",
      "B Size:  1024\n",
      "A Size:  256\n",
      "Added:  1024\n",
      "B Size:  4\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  4096\n",
      "Added:  4096\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  1024\n",
      "Added:  4096\n",
      "B Size:  4\n",
      "A Size:  1024\n",
      "Added:  1024\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  256\n",
      "Added:  4096\n",
      "B Size:  1024\n",
      "A Size:  256\n",
      "Added:  1024\n",
      "B Size:  4\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  4096\n",
      "Added:  4096\n",
      "B Size:  4096\n",
      "A Size:  1024\n",
      "Added:  4096\n",
      "B Size:  1024\n",
      "A Size:  1024\n",
      "Added:  1024\n",
      "B Size:  1024\n",
      "A Size:  256\n",
      "Added:  1024\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  4096\n",
      "Added:  4096\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  1024\n",
      "Added:  4096\n",
      "B Size:  4\n",
      "A Size:  1024\n",
      "Added:  1024\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  256\n",
      "Added:  4096\n",
      "B Size:  1024\n",
      "A Size:  256\n",
      "Added:  1024\n",
      "B Size:  4\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  4096\n",
      "Added:  4096\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  1024\n",
      "Added:  4096\n",
      "B Size:  4\n",
      "A Size:  1024\n",
      "Added:  1024\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  256\n",
      "Added:  4096\n",
      "B Size:  1024\n",
      "A Size:  256\n",
      "Added:  1024\n",
      "B Size:  4\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  4096\n",
      "Added:  4096\n",
      "B Size:  4096\n",
      "A Size:  1024\n",
      "Added:  4096\n",
      "B Size:  1024\n",
      "A Size:  1024\n",
      "Added:  1024\n",
      "B Size:  1024\n",
      "A Size:  256\n",
      "Added:  1024\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "B Size:  4096\n",
      "A Size:  4096\n",
      "Added:  4096\n",
      "B Size:  4096\n",
      "A Size:  4096\n",
      "Added:  4096\n",
      "B Size:  4096\n",
      "A Size:  1024\n",
      "Added:  4096\n",
      "B Size:  4096\n",
      "A Size:  1024\n",
      "Added:  4096\n",
      "B Size:  1024\n",
      "A Size:  1024\n",
      "Added:  1024\n",
      "B Size:  1024\n",
      "A Size:  1024\n",
      "Added:  1024\n",
      "B Size:  1024\n",
      "A Size:  256\n",
      "Added:  1024\n",
      "B Size:  1024\n",
      "A Size:  256\n",
      "Added:  1024\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  256\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  256\n",
      "A Size:  4\n",
      "Added:  256\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "     Name   TLB Size Alignment Start Address\n",
      "4    Mem5  DDR1    2      4096           NaN\n",
      "10  Mem11  DDR1    5      4096           NaN\n",
      "16  Mem17  DDR1    3      4096           NaN\n",
      "22  Mem23  DDR1    5      4096           NaN\n",
      "3    Mem4  DDR1    1      1024           NaN\n",
      "9   Mem10  DDR1    4      1024           NaN\n",
      "15  Mem16  DDR1    4      1024           NaN\n",
      "21  Mem22  DDR1    4      1024           NaN\n",
      "1    Mem2  DDR1    4       256           NaN\n",
      "2    Mem3  DDR1    5       256           NaN\n",
      "7    Mem8  DDR1    2       256           NaN\n",
      "8    Mem9  DDR1    3       256           NaN\n",
      "13  Mem14  DDR1    5       256           NaN\n",
      "14  Mem15  DDR1    3       256           NaN\n",
      "19  Mem20  DDR1    4       256           NaN\n",
      "20  Mem21  DDR1    6       256           NaN\n",
      "0    Mem1  DDR1    3         4           NaN\n",
      "5    Mem6  DDR1    2         4           NaN\n",
      "6    Mem7  DDR1    2         4           NaN\n",
      "11  Mem12  DDR1    5         4           NaN\n",
      "12  Mem13  DDR1    5         4           NaN\n",
      "17  Mem18  DDR1    2         4           NaN\n",
      "18  Mem19  DDR1    1         4           NaN\n",
      "23  Mem24  DDR1    5         4           NaN [0, 8, 0, 0, 8, 4, 4]\n"
     ]
    }
   ],
   "source": [
    "#mergeSort on alignment\n",
    "c, alignment_cnt = MergeSort_Alignment(memory)\n",
    "print(c, alignment_cnt)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 379,
   "metadata": {},
   "outputs": [],
   "source": [
    "#create a list of aligment organized arrays\n",
    "df0 = pd.DataFrame(columns = memory.columns)\n",
    "df1 = pd.DataFrame(columns = memory.columns)\n",
    "df2 = pd.DataFrame(columns = memory.columns)\n",
    "df3 = pd.DataFrame(columns = memory.columns)\n",
    "df4 = pd.DataFrame(columns = memory.columns)\n",
    "df5 = pd.DataFrame(columns = memory.columns)\n",
    "df6 = pd.DataFrame(columns = memory.columns)\n",
    "\n",
    "AlignmentLists = [df0,df1,df2,df3,df4,df5,df6]\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 380,
   "metadata": {},
   "outputs": [],
   "source": [
    "#split into data frames by alignment\n",
    "first = 0\n",
    "for i in range (NUM_ALIGNMENTS):\n",
    "    AlignmentLists[NUM_ALIGNMENTS-1-i] = c[first:first+alignment_cnt[NUM_ALIGNMENTS-1-i]]\n",
    "    first = first + alignment_cnt[NUM_ALIGNMENTS-1-i]\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 381,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[0, 8, 0, 0, 8, 4, 4]\n",
      "Empty DataFrame\n",
      "Columns: [Name, TLB, Size, Alignment, Start Address]\n",
      "Index: [] \n",
      "\n",
      "     Name   TLB Size Alignment Start Address\n",
      "0    Mem1  DDR1    3         4           NaN\n",
      "5    Mem6  DDR1    2         4           NaN\n",
      "6    Mem7  DDR1    2         4           NaN\n",
      "11  Mem12  DDR1    5         4           NaN\n",
      "12  Mem13  DDR1    5         4           NaN\n",
      "17  Mem18  DDR1    2         4           NaN\n",
      "18  Mem19  DDR1    1         4           NaN\n",
      "23  Mem24  DDR1    5         4           NaN \n",
      "\n",
      "Empty DataFrame\n",
      "Columns: [Name, TLB, Size, Alignment, Start Address]\n",
      "Index: [] \n",
      "\n",
      "Empty DataFrame\n",
      "Columns: [Name, TLB, Size, Alignment, Start Address]\n",
      "Index: [] \n",
      "\n",
      "     Name   TLB Size Alignment Start Address\n",
      "1    Mem2  DDR1    4       256           NaN\n",
      "2    Mem3  DDR1    5       256           NaN\n",
      "7    Mem8  DDR1    2       256           NaN\n",
      "8    Mem9  DDR1    3       256           NaN\n",
      "13  Mem14  DDR1    5       256           NaN\n",
      "14  Mem15  DDR1    3       256           NaN\n",
      "19  Mem20  DDR1    4       256           NaN\n",
      "20  Mem21  DDR1    6       256           NaN \n",
      "\n",
      "     Name   TLB Size Alignment Start Address\n",
      "3    Mem4  DDR1    1      1024           NaN\n",
      "9   Mem10  DDR1    4      1024           NaN\n",
      "15  Mem16  DDR1    4      1024           NaN\n",
      "21  Mem22  DDR1    4      1024           NaN \n",
      "\n",
      "     Name   TLB Size Alignment Start Address\n",
      "4    Mem5  DDR1    2      4096           NaN\n",
      "10  Mem11  DDR1    5      4096           NaN\n",
      "16  Mem17  DDR1    3      4096           NaN\n",
      "22  Mem23  DDR1    5      4096           NaN \n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(alignment_cnt)\n",
    "print(AlignmentLists[0], \"\\n\")\n",
    "print(AlignmentLists[1], \"\\n\")\n",
    "print(AlignmentLists[2], \"\\n\")\n",
    "print(AlignmentLists[3], \"\\n\")\n",
    "print(AlignmentLists[4], \"\\n\")\n",
    "print(AlignmentLists[5], \"\\n\")\n",
    "print(AlignmentLists[6], \"\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 382,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "B Size:  2\n",
      "A Size:  3\n",
      "Added:  3\n",
      "Added:  2\n",
      "B Size:  5\n",
      "A Size:  2\n",
      "Added:  5\n",
      "Added:  2\n",
      "B Size:  5\n",
      "A Size:  3\n",
      "Added:  5\n",
      "B Size:  2\n",
      "A Size:  3\n",
      "Added:  3\n",
      "B Size:  2\n",
      "A Size:  2\n",
      "Added:  2\n",
      "Added:  2\n",
      "B Size:  2\n",
      "A Size:  5\n",
      "Added:  5\n",
      "Added:  2\n",
      "B Size:  5\n",
      "A Size:  1\n",
      "Added:  5\n",
      "Added:  1\n",
      "B Size:  5\n",
      "A Size:  5\n",
      "Added:  5\n",
      "B Size:  5\n",
      "A Size:  2\n",
      "Added:  5\n",
      "B Size:  1\n",
      "A Size:  2\n",
      "Added:  2\n",
      "Added:  1\n",
      "B Size:  5\n",
      "A Size:  5\n",
      "Added:  5\n",
      "B Size:  5\n",
      "A Size:  3\n",
      "Added:  5\n",
      "B Size:  5\n",
      "A Size:  3\n",
      "Added:  5\n",
      "B Size:  2\n",
      "A Size:  3\n",
      "Added:  3\n",
      "B Size:  2\n",
      "A Size:  2\n",
      "Added:  2\n",
      "B Size:  2\n",
      "A Size:  2\n",
      "Added:  2\n",
      "Added:  2\n",
      "Added:  1\n",
      "B Size:  5\n",
      "A Size:  4\n",
      "Added:  5\n",
      "Added:  4\n",
      "B Size:  3\n",
      "A Size:  2\n",
      "Added:  3\n",
      "Added:  2\n",
      "B Size:  3\n",
      "A Size:  5\n",
      "Added:  5\n",
      "B Size:  3\n",
      "A Size:  4\n",
      "Added:  4\n",
      "Added:  3\n",
      "Added:  2\n",
      "B Size:  3\n",
      "A Size:  5\n",
      "Added:  5\n",
      "Added:  3\n",
      "B Size:  6\n",
      "A Size:  4\n",
      "Added:  6\n",
      "Added:  4\n",
      "B Size:  6\n",
      "A Size:  5\n",
      "Added:  6\n",
      "B Size:  4\n",
      "A Size:  5\n",
      "Added:  5\n",
      "B Size:  4\n",
      "A Size:  3\n",
      "Added:  4\n",
      "Added:  3\n",
      "B Size:  6\n",
      "A Size:  5\n",
      "Added:  6\n",
      "B Size:  5\n",
      "A Size:  5\n",
      "Added:  5\n",
      "B Size:  5\n",
      "A Size:  4\n",
      "Added:  5\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  3\n",
      "Added:  4\n",
      "B Size:  3\n",
      "A Size:  3\n",
      "Added:  3\n",
      "B Size:  3\n",
      "A Size:  2\n",
      "Added:  3\n",
      "Added:  2\n",
      "B Size:  4\n",
      "A Size:  1\n",
      "Added:  4\n",
      "Added:  1\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  4\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  1\n",
      "Added:  4\n",
      "B Size:  4\n",
      "A Size:  1\n",
      "Added:  4\n",
      "Added:  1\n",
      "B Size:  5\n",
      "A Size:  2\n",
      "Added:  5\n",
      "Added:  2\n",
      "B Size:  5\n",
      "A Size:  3\n",
      "Added:  5\n",
      "Added:  3\n",
      "B Size:  5\n",
      "A Size:  5\n",
      "Added:  5\n",
      "B Size:  5\n",
      "A Size:  2\n",
      "Added:  5\n",
      "B Size:  3\n",
      "A Size:  2\n",
      "Added:  3\n",
      "Added:  2\n"
     ]
    }
   ],
   "source": [
    "#sort each alignment df by size in decending order\n",
    "order = 'Size'\n",
    "for i in range (NUM_ALIGNMENTS):\n",
    "    if(len(AlignmentLists[i])>1):\n",
    "        AlignmentLists[i] = MergeSort(AlignmentLists[i], order)\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 612,
   "metadata": {},
   "outputs": [],
   "source": [
    "#getNextMinAddress returns the next min address possible for the specified entry i in the current Align List\n",
    "def getNextStartAddress(AlignList, i):\n",
    "    if(i==0):\n",
    "        #assign address to min TLB value, for now use 0\n",
    "        StartAddress = 0 \n",
    "    else:\n",
    "        print(AlignList.iloc[i-1]['Start Address'], AlignList.iloc[i-1]['Size'])\n",
    "        min_address = (AlignList.iloc[i-1]['Start Address'] + AlignList.iloc[i-1]['Size'])\n",
    "        alignment = AlignList.iloc[i]['Alignment']\n",
    "        StartAddress = (min_address + alignment) - (min_address + alignment)%alignment\n",
    "    return StartAddress     \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 467,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "     Name   TLB Size Alignment Start Address\n",
      "10  Mem11  DDR1    5      4096             0\n",
      "22  Mem23  DDR1    5      4096          4096\n",
      "16  Mem17  DDR1    3      4096          8192\n",
      "4    Mem5  DDR1    2      4096         12288\n"
     ]
    }
   ],
   "source": [
    "#assign start addresses starting from largest to smallest and merge\n",
    "for i in range (NUM_ALIGNMENTS):\n",
    "    if (len(AlignmentLists[NUM_ALIGNMENTS-1-i])!=0):\n",
    "        first_nonzero = i\n",
    "        break\n",
    "for j in range(len(AlignmentLists[NUM_ALIGNMENTS-1-i])):\n",
    "    AlignmentLists[NUM_ALIGNMENTS-1-i].iloc[j]['Start Address'] = getNextStartAddress(AlignmentLists[NUM_ALIGNMENTS-1-i],j)\n",
    "print(AlignmentLists[NUM_ALIGNMENTS-1-i])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 610,
   "metadata": {},
   "outputs": [],
   "source": [
    "#getNextMinAddress returns the next min address possible for the specified entry i in the current Align List\n",
    "def getNextStartAddress_Merge(AlignList, i, alignment):\n",
    "    if(i==0):\n",
    "        #assign address to min TLB value, for now use 0\n",
    "        StartAddress = 0 \n",
    "    else:\n",
    "        print(AlignList.iloc[i]['Start Address'])\n",
    "        print(AlignList.iloc[i]['Size'])\n",
    "        min_address = (AlignList.iloc[i]['Start Address'] + AlignList.iloc[i]['Size'])\n",
    "        StartAddress = (min_address + alignment) - (min_address + alignment)%alignment\n",
    "    return StartAddress     \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 456,
   "metadata": {},
   "outputs": [],
   "source": [
    "# merge function\n",
    "#b has addresses \n",
    "#a does not have addresses\n",
    "def MergeAssignAddress(a, b, order):\n",
    "    c = pd.DataFrame(columns = memory.columns)\n",
    "    #assign first to b\n",
    "    if(len(b)>0):\n",
    "        #add b[0] to the end of c\n",
    "        c = c.append(b.loc[b.first_valid_index()])\n",
    "        #remove b[0] from b\n",
    "        b = b.drop(b.first_valid_index()) \n",
    "    while((len(a)!= 0) and (len(b) != 0)):        \n",
    "        #assign a address to the earliest possible next address in c\n",
    "       # a.loc[a.first_valid_index()][order] =  c.loc[-1][order] +  c.loc[-1]['Size']\n",
    "        a.loc[a.first_valid_index()][order] = getNextStartAddress_Merge(c, len(c)-1, a.loc[a.first_valid_index()]['Alignment'] )\n",
    "        if(len(b)>1):\n",
    "            if(a.loc[a.first_valid_index()][order] + a.loc[a.first_valid_index()]['Size'] > b.loc[b.first_valid_index()][order]):\n",
    "                #add b[0] to the end of c\n",
    "                c = c.append(b.loc[b.first_valid_index()])\n",
    "                #remove b[0] from b\n",
    "                b = b.drop(b.first_valid_index())   \n",
    "            else:\n",
    "                # add a[0] to the end of c\n",
    "                c = c.append(a.loc[a.first_valid_index()])\n",
    "                #rmeove a[0] from a\n",
    "                a = a.drop(a.first_valid_index())\n",
    "\n",
    "    while (len(a) != 0):     \n",
    "        #assign a\n",
    "        #assign a address to the earliest possible next address in c\n",
    "        #a.loc[a.first_valid_index()][order] =  c.loc[-1][order] +  c.loc[-1]['Size']\n",
    "        a.loc[a.first_valid_index()][order] = getNextStartAddress_Merge(c, len(c)-1, a.loc[a.first_valid_index()]['Alignment'] )\n",
    "        # add a[0] to the end of c\n",
    "        c = c.append(a.loc[a.first_valid_index()])\n",
    "        #rmeove a[0] from a\n",
    "        a = a.drop(a.first_valid_index()) \n",
    "    while (len(b) != 0):     \n",
    "        # add b[0] to the end of c\n",
    "        c = c.append(b.loc[b.first_valid_index()])\n",
    "        #rmeove a[0] from a\n",
    "        b = b.drop(b.first_valid_index())  \n",
    "    return c"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 457,
   "metadata": {},
   "outputs": [],
   "source": [
    "def MergeSort_AssignAddress(mem):\n",
    "    n = len(mem)\n",
    "    if ( n == 1 ): return mem\n",
    "    \n",
    "    l1 = mem[0:math.floor(n/2)]\n",
    "    l2 = mem[math.floor(n/2) : n]\n",
    "\n",
    "    l1 = MergeSort_AssignAddress( l1, 'Start Address' )\n",
    "    l2 = MergeSort_AssignAddress( l2, 'Start Address' )\n",
    "\n",
    "    return MergeAssignAddress( l1, l2, 'Start Address' )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 628,
   "metadata": {},
   "outputs": [],
   "source": [
    "def getData_average():\n",
    "    ########## AVERAGE CASE IMPORT DATA #######################\n",
    "    tlbs_average =  pd.read_csv('generated_tlbs_average_case.csv')\n",
    "    tlbs_average = tlbs_average.dropna()\n",
    "    memory_average = pd.read_csv('generated_memory_sections_average_case.csv')\n",
    "    memory_average = memory_average.dropna()\n",
    "    #format data \n",
    "    tlbs_average['Start Address'] = tlbs_average['Start Address'].apply(int, base=16)\n",
    "    tlbs_average['Min Size'] = tlbs_average['Min Size'].apply(int, base=16)\n",
    "    tlbs_average['Size In KB'] = tlbs_average['Size In KB'].apply(str)\n",
    "    tlbs_average['Size In KB'] = tlbs_average['Size In KB'].apply(int, base=16)\n",
    "\n",
    "    memory_average['Alignment'] = memory_average['Alignment'].apply(str)\n",
    "    memory_average['Alignment'] = memory_average['Alignment'].apply(int, base=16)\n",
    "    memory_average['Size'] = memory_average['Size'].apply(int, base=16)\n",
    "    memory = memory_average\n",
    "    ################## SORT TLBS ##################\n",
    "    tlb = tlbs_average\n",
    "    tlb = MergeSort_Backwards(tlb, 'Start Address')\n",
    "    print(tlb)\n",
    "    num_tlbs = len(tlb)\n",
    "    ################# Divide Memory sections into TLBs ###############\n",
    "    tlb_memlist = []\n",
    "    temp = pd.DataFrame()\n",
    "    for i in range(num_tlbs):\n",
    "        temp = (memory_average.loc[memory_average['TLB'] == tlb.iloc[i]['Name']])\n",
    "        tlb_memlist.append(temp)\n",
    "        # memory_average.loc[memory_average['TLB'] == 'User_TLB_DDR_3_1']\n",
    "    return tlbs_average, memory_average, tlb_memlist"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 617,
   "metadata": {},
   "outputs": [],
   "source": [
    "########## AVERAGE CASE IMPORT DATA #######################\n",
    "tlbs_average =  pd.read_csv('generated_tlbs_average_case.csv')\n",
    "tlbs_average = tlbs_average.dropna()\n",
    "memory_average = pd.read_csv('generated_memory_sections_average_case.csv')\n",
    "memory_average = memory_average.dropna()\n",
    "#format data \n",
    "tlbs_average['Start Address'] = tlbs_average['Start Address'].apply(int, base=16)\n",
    "tlbs_average['Min Size'] = tlbs_average['Min Size'].apply(int, base=16)\n",
    "tlbs_average['Size In KB'] = tlbs_average['Size In KB'].apply(str)\n",
    "tlbs_average['Size In KB'] = tlbs_average['Size In KB'].apply(int, base=16)\n",
    "\n",
    "memory_average['Alignment'] = memory_average['Alignment'].apply(str)\n",
    "memory_average['Alignment'] = memory_average['Alignment'].apply(int, base=16)\n",
    "memory_average['Size'] = memory_average['Size'].apply(int, base=16)\n",
    "memory = memory_average"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 618,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                Name  TLB  Size  Alignment Start Address     Min Size  \\\n",
      "8   User_TLB_DDR_1_1  NaN   NaN        NaN             0  234109656.0   \n",
      "11  User_TLB_DDR_1_4  NaN   NaN        NaN     268435456  221239593.0   \n",
      "4   User_TLB_DDR_1_2  NaN   NaN        NaN     536870912  213966068.0   \n",
      "0   User_TLB_DDR_1_6  NaN   NaN        NaN     805306368  130464993.0   \n",
      "7   User_TLB_DDR_2_0  NaN   NaN        NaN    1073741824   55660258.0   \n",
      "23  User_TLB_DDR_2_1  NaN   NaN        NaN    1140850688   30086856.0   \n",
      "9   User_TLB_DDR_2_2  NaN   NaN        NaN    1207959552   22763020.0   \n",
      "14  User_TLB_DDR_2_4  NaN   NaN        NaN    1275068416   18718225.0   \n",
      "19  User_TLB_DDR_3_3  NaN   NaN        NaN    1342177280   14798201.0   \n",
      "22  User_TLB_DDR_3_1  NaN   NaN        NaN    1358954496   13082132.0   \n",
      "5   User_TLB_DDR_3_0  NaN   NaN        NaN    1375731712   10691621.0   \n",
      "10  User_TLB_DDR_3_2  NaN   NaN        NaN    1392508928    4956311.0   \n",
      "16  User_TLB_DDR_4_3  NaN   NaN        NaN    1409286144    3876510.0   \n",
      "20  User_TLB_DDR_4_2  NaN   NaN        NaN    1413480448    3828590.0   \n",
      "1   User_TLB_DDR_4_0  NaN   NaN        NaN    1417674752    3098236.0   \n",
      "12  User_TLB_DDR_4_1  NaN   NaN        NaN    1421869056    1273536.0   \n",
      "3   User_TLB_DDR_5_4  NaN   NaN        NaN    1426063360     220272.0   \n",
      "18  User_TLB_DDR_5_1  NaN   NaN        NaN    1426325504     199684.0   \n",
      "2   User_TLB_DDR_5_0  NaN   NaN        NaN    1426587648     131454.0   \n",
      "6   User_TLB_DDR_5_2  NaN   NaN        NaN    1426849792     123267.0   \n",
      "15  User_TLB_DDR_6_1  NaN   NaN        NaN    1427111936      64271.0   \n",
      "17  User_TLB_DDR_6_0  NaN   NaN        NaN    1427177472      57550.0   \n",
      "13  User_TLB_DDR_6_4  NaN   NaN        NaN    1427243008      53057.0   \n",
      "21  User_TLB_DDR_6_2  NaN   NaN        NaN    1427308544      37951.0   \n",
      "\n",
      "    Size In KB  \n",
      "8     262144.0  \n",
      "11    262144.0  \n",
      "4     262144.0  \n",
      "0     262144.0  \n",
      "7      65536.0  \n",
      "23     65536.0  \n",
      "9      65536.0  \n",
      "14     65536.0  \n",
      "19     16384.0  \n",
      "22     16384.0  \n",
      "5      16384.0  \n",
      "10     16384.0  \n",
      "16      4096.0  \n",
      "20      4096.0  \n",
      "1       4096.0  \n",
      "12      4096.0  \n",
      "3        256.0  \n",
      "18       256.0  \n",
      "2        256.0  \n",
      "6        256.0  \n",
      "15        64.0  \n",
      "17        64.0  \n",
      "13        64.0  \n",
      "21        64.0  \n"
     ]
    }
   ],
   "source": [
    "################## SORT TLBS ##################\n",
    "tlb = tlbs_average\n",
    "tlb = MergeSort_Backwards(tlb, 'Start Address')\n",
    "print(tlb)\n",
    "num_tlbs = len(tlb)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 619,
   "metadata": {},
   "outputs": [],
   "source": [
    "################# Divide Memory sections into TLBs ###############\n",
    "tlb_memlist = []\n",
    "temp = pd.DataFrame()\n",
    "for i in range(num_tlbs):\n",
    "    temp = (memory_average.loc[memory_average['TLB'] == tlb.iloc[i]['Name']])\n",
    "    tlb_memlist.append(temp)\n",
    "    # memory_average.loc[memory_average['TLB'] == 'User_TLB_DDR_3_1']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 630,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def runMergeSort(memory):\n",
    "    #create a list of aligment organized arrays\n",
    "    df0 = pd.DataFrame(columns = memory.columns)\n",
    "    df1 = pd.DataFrame(columns = memory.columns)\n",
    "    df2 = pd.DataFrame(columns = memory.columns)\n",
    "    df3 = pd.DataFrame(columns = memory.columns)\n",
    "    df4 = pd.DataFrame(columns = memory.columns)\n",
    "    df5 = pd.DataFrame(columns = memory.columns)\n",
    "    df6 = pd.DataFrame(columns = memory.columns)\n",
    "\n",
    "    AlignmentLists = [df0,df1,df2,df3,df4,df5,df6]\n",
    "    \n",
    "    startTime = time.perf_counter()\n",
    "    ############################################ START TIMING ####################################\n",
    "    #mergeSort on alignment\n",
    "    c, alignment_cnt = MergeSort_Alignment(memory)\n",
    "\n",
    "    #split into data frames by alignment\n",
    "    first = 0\n",
    "    for i in range (NUM_ALIGNMENTS):\n",
    "        AlignmentLists[NUM_ALIGNMENTS-1-i] = c[first:first+alignment_cnt[NUM_ALIGNMENTS-1-i]]\n",
    "        first = first + alignment_cnt[NUM_ALIGNMENTS-1-i]\n",
    "\n",
    "    #sort each alignment df by size in decending order\n",
    "    order = 'Size'\n",
    "    for i in range (NUM_ALIGNMENTS):\n",
    "        if(len(AlignmentLists[i])>1):\n",
    "            AlignmentLists[i] = MergeSort(AlignmentLists[i], order)    \n",
    "\n",
    "    #assign start addresses starting from largest to smallest and merge\n",
    "    for i in range (NUM_ALIGNMENTS):\n",
    "        if (len(AlignmentLists[NUM_ALIGNMENTS-1-i])!=0):\n",
    "            first_nonzero = i\n",
    "            break\n",
    "    for j in range(len(AlignmentLists[NUM_ALIGNMENTS-1-i])):\n",
    "        AlignmentLists[NUM_ALIGNMENTS-1-i].set_value(AlignmentLists[NUM_ALIGNMENTS-1-i].index[j], 'Start Address',getNextStartAddress(AlignmentLists[NUM_ALIGNMENTS-1-i],j))\n",
    "\n",
    "    #merge all\n",
    "    b = AlignmentLists[NUM_ALIGNMENTS-1-first_nonzero]\n",
    "    for j in range(first_nonzero+1,NUM_ALIGNMENTS):\n",
    "        a = AlignmentLists[NUM_ALIGNMENTS-1-j-first_nonzero]\n",
    "        b = MergeAssignAddress(a, b, 'Start Address')\n",
    "    ############################################ END TIMING ####################################\n",
    "    endTime = time.perf_counter()\n",
    "    time = endTime-startTime \n",
    "    return b, time"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 606,
   "metadata": {},
   "outputs": [],
   "source": [
    "c, alignment_cnt = MergeSort_Alignment(memory)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 621,
   "metadata": {},
   "outputs": [],
   "source": [
    "first = 0\n",
    "for i in range (NUM_ALIGNMENTS):\n",
    "    AlignmentLists[NUM_ALIGNMENTS-1-i] = c[first:first+alignment_cnt[NUM_ALIGNMENTS-1-i]]\n",
    "    first = first + alignment_cnt[NUM_ALIGNMENTS-1-i]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 622,
   "metadata": {},
   "outputs": [],
   "source": [
    "#sort each alignment df by size in decending order\n",
    "order = 'Size'\n",
    "for i in range (NUM_ALIGNMENTS):\n",
    "    if(len(AlignmentLists[i])>1):\n",
    "        AlignmentLists[i] = MergeSort(AlignmentLists[i], order)    \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 623,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533      20000000  \n",
      "868      10000000  \n",
      "901      30000000  \n",
      "377      30c50000  \n",
      "817      3186f000  \n",
      "517             0  \n",
      "118        b23000  \n",
      "319       1645000  \n",
      "206      32440000  \n",
      "513      20c55000  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      10000000  \n",
      "901      30000000  \n",
      "377      30c50000  \n",
      "817      3186f000  \n",
      "517             0  \n",
      "118        b23000  \n",
      "319       1645000  \n",
      "206      32440000  \n",
      "513      20c55000  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "0 12928576\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      30000000  \n",
      "377      30c50000  \n",
      "817      3186f000  \n",
      "517             0  \n",
      "118        b23000  \n",
      "319       1645000  \n",
      "206      32440000  \n",
      "513      20c55000  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "12931072 12912294\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      30c50000  \n",
      "817      3186f000  \n",
      "517             0  \n",
      "118        b23000  \n",
      "319       1645000  \n",
      "206      32440000  \n",
      "513      20c55000  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "25845760 12908347\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      3186f000  \n",
      "517             0  \n",
      "118        b23000  \n",
      "319       1645000  \n",
      "206      32440000  \n",
      "513      20c55000  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "38756352 12707935\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517             0  \n",
      "118        b23000  \n",
      "319       1645000  \n",
      "206      32440000  \n",
      "513      20c55000  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "51466240 12388929\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118        b23000  \n",
      "319       1645000  \n",
      "206      32440000  \n",
      "513      20c55000  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "63856640 11677145\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319       1645000  \n",
      "206      32440000  \n",
      "513      20c55000  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "75534336 11670948\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      32440000  \n",
      "513      20c55000  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "87207936 11269710\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513      20c55000  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "98480128 11107380\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807      32ed8000  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "109588480 11007727\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462      216d5000  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "120598528 10530661\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "C:\\Users\\abige\\Anaconda3\\lib\\site-packages\\ipykernel_launcher.py:8: FutureWarning: set_value is deprecated and will be removed in a future release. Please use .at[] or .iat[] accessors instead\n",
      "  \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15       2208e000  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "131129344 10192400\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414      338e3000  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "141324288 10108804\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392      22a32000  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "151433216 9302488\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547      232cd000  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "160739328 9021180\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518      10c51000  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "169762816 7012307\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706      11283000  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "176775168 6492840\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375      118a8000  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "183271424 6439206\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276      11e53000  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "189714432 5939745\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155      2397d000  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "195657728 5490163\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7        23da9000  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "201150464 4371666\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467      12390000  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "205524992 4240237\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673      1276b000  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "209768448 4040434\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349      341c3000  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "213811200 3915769\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482      34558000  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "217726976 3754458\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1        44000000  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "221483008 3394566\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885      40000000  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "224878592 3149025\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510      44301000  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[147 rows x 5 columns]\n",
      "228028416 3124166\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24       48000000  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "231153664 3119130\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "234274816 2918594\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "237195264 2851881\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "240050176 2677236\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "242728960 2568215\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "245301248 2507056\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "247812096 2347775\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "250163200 2346640\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "252510208 2322686\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "254836736 2303302\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "257142784 2059808\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "259203072 1999292\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "261206016 1460467\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[147 rows x 5 columns]\n",
      "262668288 1420875\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "264089600 1389545\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "265482240 1305546\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "266788864 992650\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "267784192 855750\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "268640256 844809\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "269488128 838040\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "270327808 831145\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "271159296 829988\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "271990784 704248\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "272695296 704201\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "273399808 686769\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "274087936 681617\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "274771968 667878\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "275443712 658547\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "276103168 653649\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "276758528 577442\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "277336064 572400\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "277909504 532743\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "278446080 524768\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "278974464 521675\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "279498752 516835\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "280018944 488186\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "280510464 486218\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "280997888 468020\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "281468928 458110\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "281927680 371197\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "282300416 346866\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "282648576 324623\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "282976256 298387\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "283275264 296473\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "283574272 295875\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "283873280 244033\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "284119040 229119\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "284348416 226393\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "284577792 208798\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "284786688 202065\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[147 rows x 5 columns]\n",
      "284991488 196382\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "285188096 195058\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "285384704 189949\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "285577216 181295\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "285761536 179611\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "285941760 178762\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "286121984 177960\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "286302208 175532\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "286478336 174932\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "286654464 174245\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "286830592 148491\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "286982144 140183\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "287125504 104830\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "287232000 90108\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[147 rows x 5 columns]\n",
      "287322112 86486\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "287412224 79802\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "287494144 79542\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "287576064 79384\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "287657984 76923\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "287735808 70575\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "287809536 65338\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "287875072 63678\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "287940608 61568\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288006144 60464\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288067584 59796\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288129024 51341\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288182272 48568\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288231424 19035\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288251904 16820\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288272384 14514\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288288768 12800\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288305152 12377\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288321536 11362\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288333824 9630\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288346112 9599\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288358400 8964\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288370688 8475\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288382976 8067\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520      55040000  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288391168 6416\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505      550c3000  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288399360 5751\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858      54d28000  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288407552 4619\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247      55042000  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288415744 3510\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821      55110000  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288419840 2980\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303      55111000  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288423936 2857\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683      55100000  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "288428032 2842\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862      55120000  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288432128 2647\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230      55012000  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288436224 2560\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386      55121000  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288440320 2558\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757      55101000  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288444416 2382\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312      55043000  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288448512 2236\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64       55122000  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288452608 2105\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385      55112000  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288456704 1791\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454      55113000  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288460800 1730\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105      55123000  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288464896 1504\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422      55086000  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288468992 1458\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204      55087000  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288473088 1444\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782      55102000  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288477184 1209\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650      550c5000  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288481280 1209\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650     288485376  \n",
      "112      55088000  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[147 rows x 5 columns]\n",
      "288485376 1011\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650     288485376  \n",
      "112     288489472  \n",
      "760      55130000  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288489472 984\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650     288485376  \n",
      "112     288489472  \n",
      "760     288493568  \n",
      "815      55131000  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288493568 879\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650     288485376  \n",
      "112     288489472  \n",
      "760     288493568  \n",
      "815     288497664  \n",
      "609      550c6000  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288497664 797\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650     288485376  \n",
      "112     288489472  \n",
      "760     288493568  \n",
      "815     288497664  \n",
      "609     288501760  \n",
      "93       55114000  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288501760 791\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650     288485376  \n",
      "112     288489472  \n",
      "760     288493568  \n",
      "815     288497664  \n",
      "609     288501760  \n",
      "93      288505856  \n",
      "187      55115000  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288505856 503\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650     288485376  \n",
      "112     288489472  \n",
      "760     288493568  \n",
      "815     288497664  \n",
      "609     288501760  \n",
      "93      288505856  \n",
      "187     288509952  \n",
      "280      55089000  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288509952 500\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650     288485376  \n",
      "112     288489472  \n",
      "760     288493568  \n",
      "815     288497664  \n",
      "609     288501760  \n",
      "93      288505856  \n",
      "187     288509952  \n",
      "280     288514048  \n",
      "231      55103000  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288514048 487\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650     288485376  \n",
      "112     288489472  \n",
      "760     288493568  \n",
      "815     288497664  \n",
      "609     288501760  \n",
      "93      288505856  \n",
      "187     288509952  \n",
      "280     288514048  \n",
      "231     288518144  \n",
      "578      55044000  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288518144 311\n",
      "                                   Name               TLB      Size Alignment  \\\n",
      "533   Memory_Section_User_TLB_DDR_1_2_9  User_TLB_DDR_1_2  12928576      4096   \n",
      "868  Memory_Section_User_TLB_DDR_1_4_23  User_TLB_DDR_1_4  12912294      4096   \n",
      "901  Memory_Section_User_TLB_DDR_1_6_33  User_TLB_DDR_1_6  12908347      4096   \n",
      "377  Memory_Section_User_TLB_DDR_1_6_16  User_TLB_DDR_1_6  12707935      4096   \n",
      "817  Memory_Section_User_TLB_DDR_1_6_24  User_TLB_DDR_1_6  12388929      4096   \n",
      "517   Memory_Section_User_TLB_DDR_1_1_2  User_TLB_DDR_1_1  11677145      4096   \n",
      "118  Memory_Section_User_TLB_DDR_1_1_12  User_TLB_DDR_1_1  11670948      4096   \n",
      "319  Memory_Section_User_TLB_DDR_1_1_11  User_TLB_DDR_1_1  11269710      4096   \n",
      "206  Memory_Section_User_TLB_DDR_1_6_23  User_TLB_DDR_1_6  11107380      4096   \n",
      "513   Memory_Section_User_TLB_DDR_1_2_7  User_TLB_DDR_1_2  11007727      4096   \n",
      "807   Memory_Section_User_TLB_DDR_1_6_5  User_TLB_DDR_1_6  10530661      4096   \n",
      "462  Memory_Section_User_TLB_DDR_1_2_37  User_TLB_DDR_1_2  10192400      4096   \n",
      "15   Memory_Section_User_TLB_DDR_1_2_10  User_TLB_DDR_1_2  10108804      4096   \n",
      "414  Memory_Section_User_TLB_DDR_1_6_39  User_TLB_DDR_1_6   9302488      4096   \n",
      "392   Memory_Section_User_TLB_DDR_1_2_5  User_TLB_DDR_1_2   9021180      4096   \n",
      "547  Memory_Section_User_TLB_DDR_1_2_19  User_TLB_DDR_1_2   7012307      4096   \n",
      "518   Memory_Section_User_TLB_DDR_1_4_4  User_TLB_DDR_1_4   6492840      4096   \n",
      "706  Memory_Section_User_TLB_DDR_1_4_30  User_TLB_DDR_1_4   6439206      4096   \n",
      "375  Memory_Section_User_TLB_DDR_1_4_32  User_TLB_DDR_1_4   5939745      4096   \n",
      "276  Memory_Section_User_TLB_DDR_1_4_12  User_TLB_DDR_1_4   5490163      4096   \n",
      "155  Memory_Section_User_TLB_DDR_1_2_13  User_TLB_DDR_1_2   4371666      4096   \n",
      "7    Memory_Section_User_TLB_DDR_1_2_21  User_TLB_DDR_1_2   4240237      4096   \n",
      "467   Memory_Section_User_TLB_DDR_1_4_7  User_TLB_DDR_1_4   4040434      4096   \n",
      "673   Memory_Section_User_TLB_DDR_1_4_6  User_TLB_DDR_1_4   3915769      4096   \n",
      "349  Memory_Section_User_TLB_DDR_1_6_18  User_TLB_DDR_1_6   3754458      4096   \n",
      "482  Memory_Section_User_TLB_DDR_1_6_20  User_TLB_DDR_1_6   3394566      4096   \n",
      "1     Memory_Section_User_TLB_DDR_2_1_2  User_TLB_DDR_2_1   3149025      4096   \n",
      "885  Memory_Section_User_TLB_DDR_2_0_40  User_TLB_DDR_2_0   3124166      4096   \n",
      "510  Memory_Section_User_TLB_DDR_2_1_28  User_TLB_DDR_2_1   3119130      4096   \n",
      "24   Memory_Section_User_TLB_DDR_2_2_10  User_TLB_DDR_2_2   2918594      4096   \n",
      "..                                  ...               ...       ...       ...   \n",
      "520  Memory_Section_User_TLB_DDR_5_1_40  User_TLB_DDR_5_1      5751      4096   \n",
      "505   Memory_Section_User_TLB_DDR_5_2_7  User_TLB_DDR_5_2      4619      4096   \n",
      "858   Memory_Section_User_TLB_DDR_4_1_8  User_TLB_DDR_4_1      3510      4096   \n",
      "247  Memory_Section_User_TLB_DDR_5_1_18  User_TLB_DDR_5_1      2980      4096   \n",
      "821   Memory_Section_User_TLB_DDR_6_0_8  User_TLB_DDR_6_0      2857      4096   \n",
      "303  Memory_Section_User_TLB_DDR_6_0_28  User_TLB_DDR_6_0      2842      4096   \n",
      "683  Memory_Section_User_TLB_DDR_6_1_24  User_TLB_DDR_6_1      2647      4096   \n",
      "862  Memory_Section_User_TLB_DDR_6_4_39  User_TLB_DDR_6_4      2560      4096   \n",
      "230  Memory_Section_User_TLB_DDR_5_4_31  User_TLB_DDR_5_4      2558      4096   \n",
      "386  Memory_Section_User_TLB_DDR_6_4_19  User_TLB_DDR_6_4      2382      4096   \n",
      "757  Memory_Section_User_TLB_DDR_6_1_28  User_TLB_DDR_6_1      2236      4096   \n",
      "312   Memory_Section_User_TLB_DDR_5_1_2  User_TLB_DDR_5_1      2105      4096   \n",
      "64   Memory_Section_User_TLB_DDR_6_4_36  User_TLB_DDR_6_4      1791      4096   \n",
      "385  Memory_Section_User_TLB_DDR_6_0_27  User_TLB_DDR_6_0      1730      4096   \n",
      "454  Memory_Section_User_TLB_DDR_6_0_25  User_TLB_DDR_6_0      1504      4096   \n",
      "105   Memory_Section_User_TLB_DDR_6_4_3  User_TLB_DDR_6_4      1458      4096   \n",
      "422  Memory_Section_User_TLB_DDR_5_0_30  User_TLB_DDR_5_0      1444      4096   \n",
      "204  Memory_Section_User_TLB_DDR_5_0_13  User_TLB_DDR_5_0      1209      4096   \n",
      "782   Memory_Section_User_TLB_DDR_6_1_6  User_TLB_DDR_6_1      1209      4096   \n",
      "650  Memory_Section_User_TLB_DDR_5_2_10  User_TLB_DDR_5_2      1011      4096   \n",
      "112   Memory_Section_User_TLB_DDR_5_0_6  User_TLB_DDR_5_0       984      4096   \n",
      "760  Memory_Section_User_TLB_DDR_6_2_40  User_TLB_DDR_6_2       879      4096   \n",
      "815  Memory_Section_User_TLB_DDR_6_2_19  User_TLB_DDR_6_2       797      4096   \n",
      "609  Memory_Section_User_TLB_DDR_5_2_21  User_TLB_DDR_5_2       791      4096   \n",
      "93   Memory_Section_User_TLB_DDR_6_0_17  User_TLB_DDR_6_0       503      4096   \n",
      "187  Memory_Section_User_TLB_DDR_6_0_23  User_TLB_DDR_6_0       500      4096   \n",
      "280  Memory_Section_User_TLB_DDR_5_0_27  User_TLB_DDR_5_0       487      4096   \n",
      "231   Memory_Section_User_TLB_DDR_6_1_8  User_TLB_DDR_6_1       311      4096   \n",
      "578  Memory_Section_User_TLB_DDR_5_1_31  User_TLB_DDR_5_1       271      4096   \n",
      "169  Memory_Section_User_TLB_DDR_6_1_12  User_TLB_DDR_6_1        33      4096   \n",
      "\n",
      "    Start Address  \n",
      "533             0  \n",
      "868      12931072  \n",
      "901      25845760  \n",
      "377      38756352  \n",
      "817      51466240  \n",
      "517      63856640  \n",
      "118      75534336  \n",
      "319      87207936  \n",
      "206      98480128  \n",
      "513     109588480  \n",
      "807     120598528  \n",
      "462     131129344  \n",
      "15      141324288  \n",
      "414     151433216  \n",
      "392     160739328  \n",
      "547     169762816  \n",
      "518     176775168  \n",
      "706     183271424  \n",
      "375     189714432  \n",
      "276     195657728  \n",
      "155     201150464  \n",
      "7       205524992  \n",
      "467     209768448  \n",
      "673     213811200  \n",
      "349     217726976  \n",
      "482     221483008  \n",
      "1       224878592  \n",
      "885     228028416  \n",
      "510     231153664  \n",
      "24      234274816  \n",
      "..            ...  \n",
      "520     288399360  \n",
      "505     288407552  \n",
      "858     288415744  \n",
      "247     288419840  \n",
      "821     288423936  \n",
      "303     288428032  \n",
      "683     288432128  \n",
      "862     288436224  \n",
      "230     288440320  \n",
      "386     288444416  \n",
      "757     288448512  \n",
      "312     288452608  \n",
      "64      288456704  \n",
      "385     288460800  \n",
      "454     288464896  \n",
      "105     288468992  \n",
      "422     288473088  \n",
      "204     288477184  \n",
      "782     288481280  \n",
      "650     288485376  \n",
      "112     288489472  \n",
      "760     288493568  \n",
      "815     288497664  \n",
      "609     288501760  \n",
      "93      288505856  \n",
      "187     288509952  \n",
      "280     288514048  \n",
      "231     288518144  \n",
      "578     288522240  \n",
      "169      55104000  \n",
      "\n",
      "[147 rows x 5 columns]\n",
      "288522240 271\n"
     ]
    }
   ],
   "source": [
    "#assign start addresses starting from largest to smallest and merge\n",
    "for i in range (NUM_ALIGNMENTS):\n",
    "    if (len(AlignmentLists[NUM_ALIGNMENTS-1-i])!=0):\n",
    "        first_nonzero = i\n",
    "        break\n",
    "for j in range(len(AlignmentLists[NUM_ALIGNMENTS-1-i])):\n",
    "    print(AlignmentLists[NUM_ALIGNMENTS-1-i])\n",
    "    AlignmentLists[NUM_ALIGNMENTS-1-i].set_value(AlignmentLists[NUM_ALIGNMENTS-1-i].index[j], 'Start Address',getNextStartAddress(AlignmentLists[NUM_ALIGNMENTS-1-i],j))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 634,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                Name  TLB  Size  Alignment Start Address     Min Size  \\\n",
      "8   User_TLB_DDR_1_1  NaN   NaN        NaN             0  234109656.0   \n",
      "11  User_TLB_DDR_1_4  NaN   NaN        NaN     268435456  221239593.0   \n",
      "4   User_TLB_DDR_1_2  NaN   NaN        NaN     536870912  213966068.0   \n",
      "0   User_TLB_DDR_1_6  NaN   NaN        NaN     805306368  130464993.0   \n",
      "7   User_TLB_DDR_2_0  NaN   NaN        NaN    1073741824   55660258.0   \n",
      "23  User_TLB_DDR_2_1  NaN   NaN        NaN    1140850688   30086856.0   \n",
      "9   User_TLB_DDR_2_2  NaN   NaN        NaN    1207959552   22763020.0   \n",
      "14  User_TLB_DDR_2_4  NaN   NaN        NaN    1275068416   18718225.0   \n",
      "19  User_TLB_DDR_3_3  NaN   NaN        NaN    1342177280   14798201.0   \n",
      "22  User_TLB_DDR_3_1  NaN   NaN        NaN    1358954496   13082132.0   \n",
      "5   User_TLB_DDR_3_0  NaN   NaN        NaN    1375731712   10691621.0   \n",
      "10  User_TLB_DDR_3_2  NaN   NaN        NaN    1392508928    4956311.0   \n",
      "16  User_TLB_DDR_4_3  NaN   NaN        NaN    1409286144    3876510.0   \n",
      "20  User_TLB_DDR_4_2  NaN   NaN        NaN    1413480448    3828590.0   \n",
      "1   User_TLB_DDR_4_0  NaN   NaN        NaN    1417674752    3098236.0   \n",
      "12  User_TLB_DDR_4_1  NaN   NaN        NaN    1421869056    1273536.0   \n",
      "3   User_TLB_DDR_5_4  NaN   NaN        NaN    1426063360     220272.0   \n",
      "18  User_TLB_DDR_5_1  NaN   NaN        NaN    1426325504     199684.0   \n",
      "2   User_TLB_DDR_5_0  NaN   NaN        NaN    1426587648     131454.0   \n",
      "6   User_TLB_DDR_5_2  NaN   NaN        NaN    1426849792     123267.0   \n",
      "15  User_TLB_DDR_6_1  NaN   NaN        NaN    1427111936      64271.0   \n",
      "17  User_TLB_DDR_6_0  NaN   NaN        NaN    1427177472      57550.0   \n",
      "13  User_TLB_DDR_6_4  NaN   NaN        NaN    1427243008      53057.0   \n",
      "21  User_TLB_DDR_6_2  NaN   NaN        NaN    1427308544      37951.0   \n",
      "\n",
      "    Size In KB  \n",
      "8     262144.0  \n",
      "11    262144.0  \n",
      "4     262144.0  \n",
      "0     262144.0  \n",
      "7      65536.0  \n",
      "23     65536.0  \n",
      "9      65536.0  \n",
      "14     65536.0  \n",
      "19     16384.0  \n",
      "22     16384.0  \n",
      "5      16384.0  \n",
      "10     16384.0  \n",
      "16      4096.0  \n",
      "20      4096.0  \n",
      "1       4096.0  \n",
      "12      4096.0  \n",
      "3        256.0  \n",
      "18       256.0  \n",
      "2        256.0  \n",
      "6        256.0  \n",
      "15        64.0  \n",
      "17        64.0  \n",
      "13        64.0  \n",
      "21        64.0  \n"
     ]
    },
    {
     "ename": "UnboundLocalError",
     "evalue": "local variable 'time' referenced before assignment",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mUnboundLocalError\u001b[0m                         Traceback (most recent call last)",
      "\u001b[1;32m<ipython-input-634-eb3321260a87>\u001b[0m in \u001b[0;36m<module>\u001b[1;34m\u001b[0m\n\u001b[0;32m      5\u001b[0m \u001b[0mtlb_average\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mmemory_average\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mtlb_memlist\u001b[0m \u001b[1;33m=\u001b[0m  \u001b[0mgetData_average\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m      6\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m----> 7\u001b[1;33m \u001b[0mb\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mruntime\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mrunMergeSort\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mmemory_average\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[1;32m<ipython-input-630-64686a69d3a6>\u001b[0m in \u001b[0;36mrunMergeSort\u001b[1;34m(memory)\u001b[0m\n\u001b[0;32m     12\u001b[0m     \u001b[0mAlignmentLists\u001b[0m \u001b[1;33m=\u001b[0m \u001b[1;33m[\u001b[0m\u001b[0mdf0\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mdf1\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mdf2\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mdf3\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mdf4\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mdf5\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mdf6\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     13\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m---> 14\u001b[1;33m     \u001b[0mstartTime\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mtime\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mperf_counter\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m     15\u001b[0m     \u001b[1;31m############################################ START TIMING ####################################\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     16\u001b[0m     \u001b[1;31m#mergeSort on alignment\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;31mUnboundLocalError\u001b[0m: local variable 'time' referenced before assignment"
     ]
    }
   ],
   "source": [
    "runtime = 0\n",
    "tlb_average = pd.DataFrame()\n",
    "memory_average = pd.DataFrame()\n",
    "tlb_memlist = []\n",
    "tlb_average, memory_average, tlb_memlist =  getData_average()\n",
    "\n",
    "b, runtime = runMergeSort(memory_average)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
