/*
 * Copyright (c) 2018, Intel Corporation
 * All rights reserved.
 *
 * Author: Meng Xianglin <xianglinx.meng@intel.com>
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *    * Redistributions of source code must retain the above copyright
 *      notice, this list of conditions and the following disclaimer.
 *    * Redistributions in binary form must reproduce the above copyright
 *      notice, this list of conditions and the following disclaimer
 *      in the documentation and/or other materials provided with the
 *      distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
 * OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * This file defines bootlogic data structures, try to keep it without
 * any external definitions in order to ease export of it.
 */

#define CONFIG_LP_PC_KEYBOARD_LAYOUT_US 1
#define CONFIG_LP_EXPERIMENTAL 0
#define CONFIG_LP_LITTLE_ENDIAN 1
#define CONFIG_LP_USB_UHCI 0
#define CONFIG_LP_LZ4 0
#define CONFIG_LP_TIMER_TEGRA_1US_ADDRESS 0
#define CONFIG_LP_USB_EHCI 0
#define CONFIG_LP_USB 0
#define CONFIG_LP_RTC_PORT_EXTENDED_VIA 0
#define CONFIG_LP_SERIAL_CONSOLE 1
#define CONFIG_LP_VGA_VIDEO_CONSOLE 0
#define CONFIG_LP_BIG_ENDIAN 0
#define CONFIG_LP_USB_EHCI_HOSTPC_ROOT_HUB_TT 0
#define CONFIG_LP_IO_ADDRESS_SPACE 1
#define CONFIG_LP_COMPILER_LLVM_CLANG 0
#define CONFIG_LP_NVRAM 1
#define CONFIG_LP_S5P_SERIAL_CONSOLE 0
#define CONFIG_LP_ARCH_SPECIFIC_OPTIONS 1
#define CONFIG_LP_LIBC 1
#define CONFIG_LP_ARCH_X86 1
#define CONFIG_LP_PC_KEYBOARD 1
#define CONFIG_LP_TIMER_RK 0
#define CONFIG_LP_DEVELOPER 0
#define CONFIG_LP_BG4CD_SERIAL_CONSOLE 0
#define CONFIG_LP_USB_GEN_HUB 0
#define CONFIG_LP_GEODELX_VIDEO_CONSOLE 0
#define CONFIG_LP_CBFS 0
#define CONFIG_LP_COMPILER_GCC 1
#define CONFIG_LP_USB_PCI 0
#define CONFIG_LP_IPQ806X_TIMER_FREQ 0
#define CONFIG_LP_TIMER_RDTSC 1
#define CONFIG_LP_IPQ806X_SERIAL_CONSOLE 0
#define CONFIG_LP_8250_SERIAL_CONSOLE 0
#define CONFIG_LP_DMA_LIM_EXCL 0
#define CONFIG_LP_SPEAKER 0
#define CONFIG_LP_ARCH_MIPS 0
#define CONFIG_LP_USB_HID 1
#define CONFIG_LP_VIDEO_CONSOLE 0
#define CONFIG_LP_TIMER_RK_ADDRESS 0
#define CONFIG_LP_UDC_CI 0
#define CONFIG_LP_IPQ40XX_SERIAL_CONSOLE 0
#define CONFIG_LP_TIMER_ARMADA38X 0
#define CONFIG_LP_TIMER_MCT_ADDRESS 0
#define CONFIG_LP_GPL 0
#define CONFIG_LP_USB_XHCI_MTK_QUIRK 0
#define CONFIG_LP_TIMER_MTK_ADDRESS 0
#define CONFIG_LP_TIMER_MCT 0
#define CONFIG_LP_TIMER_CYGNUS 0
#define CONFIG_LP_TIMER_BG4CD 0
#define CONFIG_LP_TIMER_IMG_PISTACHIO 0
#define CONFIG_LP_PC_KEYBOARD_LAYOUT_DE 0
#define CONFIG_LP_MEMMAP_RAM_ONLY 0
#define CONFIG_LP_SERIAL_SET_SPEED 0
#define CONFIG_LP_TIMER_IPQ806X 0
#define CONFIG_LP_PCI 1
#define CONFIG_LP_TIMER_MTK_HZ 0
#define CONFIG_LP_COREBOOT_VIDEO_CONSOLE 0
#define CONFIG_LP_CBMEM_CONSOLE 0
#define CONFIG_LP_TIMER_IPQ40XX 0
#define CONFIG_LP_ARMADA38X_TIMER_REG 0
#define CONFIG_LP_REMOTEGDB 0
#define CONFIG_LP_USB_DWC2 0
#define CONFIG_LP_SKIP_CONSOLE_INIT 1
#define CONFIG_LP_SERIAL_ACS_FALLBACK 0
#define CONFIG_LP_ARMADA38X_TIMER_FREQ 0
#define CONFIG_LP_USB_HUB 0
#define CONFIG_LP_STORAGE_AHCI_ONLY_TESTED 0
#define CONFIG_LP_USB_XHCI 0
#define CONFIG_LP_ARM64_A53_ERRATUM_843419 0
#define CONFIG_LP_USB_MSC 0
#define CONFIG_LP_IPROC_PERIPH_GLB_TIM_REG_BASE 0
#define CONFIG_LP_TIMER_MCT_HZ 0
#define CONFIG_LP_STORAGE_ATAPI 0
#define CONFIG_LP_DEBUG_MALLOC 0
#define CONFIG_LP_ARCH_ARM 0
#define CONFIG_LP_IPQ806X_TIMER_REG 0
#define CONFIG_LP_MULTIBOOT 1
#define CONFIG_LP_SERIAL_IOBASE 0
#define CONFIG_LP_TIMER_MTK 0
#define CONFIG_LP_STORAGE_64BIT_LBA 0
#define CONFIG_LP_STORAGE 0
#define CONFIG_LP_USB_OHCI 0
#define CONFIG_LP_SERIAL_BAUD_RATE 0
#define CONFIG_LP_ARCH_ARM64 0
#define CONFIG_LP_LZMA 0
#define CONFIG_LP_TIMER_NONE 0
#define CONFIG_LP_STORAGE_AHCI 0
#define CONFIG_LP_UDC_DWC2 0
#define CONFIG_LP_TIMER_TEGRA_1US 0
#define CONFIG_LP_STORAGE_ATA 0
#define CONFIG_LP_UDC 0
#define CONFIG_LP_PL011_SERIAL_CONSOLE 0
