8086/87/88/186 MACRO ASSEMBLER    HW6_MAIN                                                 19:55:31  11/24/;3  PAGE    1


DOS 5.0 (038-N) 8086/87/88/186 MACRO ASSEMBLER V3.1 ASSEMBLY OF MODULE HW6_MAIN
OBJECT MODULE PLACED IN HW6_MAIN.OBJ
ASSEMBLER INVOKED BY:  C:\UTIL\ASM86.EXE HW6_MAIN.ASM M1 DB EP


LOC  OBJ                  LINE     SOURCE

                             1     
                             2             NAME    hw6_main
                             3     
                             4     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             5     ;                                                                            ;
                             6     ;                                 hw6_main                                   ;
                             7     ;                            Homework #6 Main Loop                           ;
                             8     ;                                EE/CS  51                                   ;
                             9     ;                                 Anjian Wu                                  ;
                            10     ;                               TA: Pipe-mazo                                ;
                            11     ;                                                                            ;
                            12     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13     ;                                 What's in here?
                            14     ;
                            15     ;   Mainloop        -   This is the mainloop that initializes chip selects,
                            16     ;                       timer interrupts, and then LOOPS key functions.
                            17     ;
                            18     ;
                            19     ;
                            20     ;                               Pseudo code - 11-11-2013 - Anjian Wu
                            21     ;                               Working -> 11-22-2013 - Anjian Wu
                            22     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            23     
                            24     ; Description:      This program tests the motor functions with HW6test.obj
                            25     ;
                            26     ;                   *   First set up chip select for keypad and display.
                            27     ;                   *   Clear all interrupt vectors, and setting up Illegaleventhandl
                                   er
                            28     ;                   *   Initialize Timer0
                            29     ;                   *   Calling Motor initialization function
                            30     ;                   *   Starting interrupts
                            31     ;                   *   Finally just goes into looping indefinitely so that interrupt
                                   s
                            32     ;                       do all the work.
                            33     ;
                            34     ; Input:            Keypad is input for MotorTest (interrupt driven.)
                            35     ; Output:           14 seg Display from MotorTest, and PWM outputs from parallel chip
                                    for motors.
                            36     ;
                            37     ; User Interface:   The output char on 14-seg display which shows test number and PWM
                                    from parallel
                            38     ;                   chip pins. Each time a key is pressed, a new test is set.
                            39     ;
                            40     ; Error Handling:   None.
                            41     ;
                            42     ; Algorithms:       None.
                            43     ;
                            44     ; Data Structures:  None.
                            45     ;
                            46     ; Known Bugs:       None.
8086/87/88/186 MACRO ASSEMBLER    HW6_MAIN                                                 19:55:31  11/24/;3  PAGE    2


LOC  OBJ                  LINE     SOURCE

                            47     ; Limitations:      None.
                            48     ;
                            49     ; Revision History:
                            50     ; History:                      11-11-2013: Pseudo code - Anjian Wu
                            51     ;                               Working -> 11-22-2013 - Anjian Wu
                            52     
                            53     
                            54 +1  $INCLUDE(general.inc); Include files
                      =1    55     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    56     ;                                                                               ;
                      =1    57     ;                                  General.INC                                  ;
                      =1    58     ;                               General Constants                           ;
                      =1    59     ;                                 Include File                              ;
                      =1    60     ;                                                                           ;
                      =1    61     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    62     
                      =1    63     ; This file contains general operations
                      =1    64     ;
                      =1    65     ; Revision History:
                      =1    66     ;    11/02/2013                 Created - Anjian Wu
                      =1    67     ;    11/23/2013                 Added WORD_LOOKUP_ADJUST - Anjian Wu
                      =1    68     
                      =1    69     
                      =1    70     ; General Constants
                      =1    71     
  0000                =1    72     ASCII_NULL      EQU     0           ;
  0004                =1    73     nibble_size     EQU     4           ;
  0008                =1    74     BYTE_size       EQU     8           ;
  0010                =1    75     WORD_size       EQU     16          ;
                      =1    76     
  0001                =1    77     TRUE            EQU     1           ;
  0000                =1    78     FALSE           EQU     0           ;
                      =1    79     
  0000                =1    80     RESET           EQU     0           ; General Value for Resetting something
                      =1    81     
  0000                =1    82     CLEAR           EQU     0           ;
                      =1    83     
  0001                =1    84     WORD_LOOKUP_ADJUST  EQU    1           ; Two bytes in one word -> SHL by 2 
                      =1    85     
                      =1    86     ; General Definitions for Main Loops
                      =1    87     
  0001                =1    88     FIRST_RESERVED_VEC      EQU     1           ;reserve vectors 1-3
  0003                =1    89     LAST_RESERVED_VEC       EQU     3       ;
  0100                =1    90     NUM_IRQ_VECTORS     EQU 256     ;number of interrupt vectors
                      =1    91     
                            92 +1  $INCLUDE(timer.inc);
                      =1    93     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    94     ;                                                                               ;
                      =1    95     ;                                  Timer.INC                                    ;
                      =1    96     ;                              Timer Constants                              ;
                      =1    97     ;                                 Include File                              ;
                      =1    98     ;                                                                           ;
                      =1    99     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1   100     
                      =1   101     ; This file contains the definitions for timers and their interupts
8086/87/88/186 MACRO ASSEMBLER    HW6_MAIN                                                 19:55:31  11/24/;3  PAGE    3


LOC  OBJ                  LINE     SOURCE

                      =1   102     ;
                      =1   103     ; Revision History:
                      =1   104     ;    11/23/2013                 Created - Anjian Wu
                      =1   105     
                      =1   106     
                      =1   107     
                      =1   108                                             ; Timer Definitions
                      =1   109     
                      =1   110     ; Addresses
  FF56                =1   111     Tmr0Ctrl        EQU     0FF56H          ;address of Timer 0 Control Register
  FF52                =1   112     Tmr0MaxCntA     EQU     0FF52H          ;address of Timer 0 Max Count A Register
  FF50                =1   113     Tmr0Count       EQU     0FF50H          ;address of Timer 0 Count Register
                      =1   114     
  FF5E                =1   115     Tmr1Ctrl        EQU     0FF5EH          ;address of Timer 1 Control Register
  FF52                =1   116     Tmr1MaxCntA     EQU     0FF52H          ;address of Timer 1 Max Count A Register
  FF50                =1   117     Tmr1Count       EQU     0FF50H          ;address of Timer 1 Count Register
                      =1   118     
                      =1   119     
  FF66                =1   120     Tmr2Ctrl        EQU     0FF66H          ;address of Timer 2 Control Register
  FF62                =1   121     Tmr2MaxCnt      EQU     0FF62H          ;address of Timer 2 Max Count A Register
  FF60                =1   122     Tmr2Count       EQU     0FF60H          ;address of Timer 2 Count Register
                      =1   123     
                      =1   124     ; Control Register Values
  E001                =1   125     Tmr0CtrlVal     EQU     0E001H          ;value to write to Timer 0 Control Register
                      =1   126                                             ;1---------------  enable timer
                      =1   127                                             ;-1--------------  write to control
                      =1   128                                             ;--1-------------  enable interrupts
                      =1   129                                             ;----000000------  reserved
                      =1   130                                             ;---0------0-----  read only
                      =1   131                                             ;-----------0----  TMRIN0 is an enable
                      =1   132                                             ;------------00--  count timer 2 outs
                      =1   133                                             ;--------------0-  single counter mode
                      =1   134                                             ;---------------1  continuous mode
                      =1   135     ; Control Register Values
  E001                =1   136     Tmr1CtrlVal     EQU     0E001H          ;value to write to Timer 0 Control Register
                      =1   137                                             ;1---------------  enable timer
                      =1   138                                             ;-1--------------  write to control
                      =1   139                                             ;--1-------------  enable interrupts
                      =1   140                                             ;----000000------  reserved
                      =1   141                                             ;---0------0-----  read only
                      =1   142                                             ;-----------0----  TMRIN0 is an enable
                      =1   143                                             ;------------00--  count timer 2 outs
                      =1   144                                             ;--------------0-  single counter mode
                      =1   145                                             ;---------------1  continuous mode
                      =1   146     
                      =1   147     
                      =1   148     ; Control Register Values
                      =1   149                                           
                      =1   150                                             ; Control Register Values
  08CA                =1   151     CTS_PER_MILSEC  EQU     2250            ; 18MHZ/(8 * 1KHz) ~ 2250 counts per MS
  0008                =1   152     TimerEOI        EQU     00008H          ;Timer EOI command (same for all timers)
  8000                =1   153     NonSpecEOI      EQU     08000H          ;Non-specific EOI command
                      =1   154     
  0258                =1   155     COUNT_FOR_30HZ  EQU     600             ; 18,000,000 HZ/(8 * 30 Hz * PWM_WIDTH_MAX) 
                      =1   156                                             ; ~ 600 counts for 30 HZ of PWM
8086/87/88/186 MACRO ASSEMBLER    HW6_MAIN                                                 19:55:31  11/24/;3  PAGE    4


LOC  OBJ                  LINE     SOURCE

                      =1   157                                             
  00B1                =1   158     COUNT_FOR_100HZ EQU     177             ; 18,000,000 HZ/(8 * 100 Hz * PWM_WIDTH_MAX) 
                      =1   159                                             ; ~ 177 counts for 100 HZ of PWM             
                                                             
                      =1   160                                             
                      =1   161                                             ; NOTE THIS IS APPROXIMATE, Clock is actually
                                    a bit faster
                      =1   162                                             ; than 18 MHZ
                      =1   163     
                      =1   164     
                           165 +1  $INCLUDE(chips.inc);
                      =1   166     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1   167     ;                                                                               ;
                      =1   168     ;                                  Chips.INC                                    ;
                      =1   169     ;                           Chip Select Constants                           ;
                      =1   170     ;                                 Include File                              ;
                      =1   171     ;                                                                           ;
                      =1   172     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1   173     
                      =1   174     ; This file contains the definitions for chip select values
                      =1   175     ;
                      =1   176     ; Revision History:
                      =1   177     ;    11/23/2013                 Created - Anjian Wu
                      =1   178     
                      =1   179     
                      =1   180     
                      =1   181     ; Chip Select Register Values
  0003                =1   182     PACSval         EQU     00003H          ;PCS base at 0, 3 wait states
                      =1   183                                             ;0000000000------  starts at address 0
                      =1   184                                             ;----------000---  reserved
                      =1   185                                             ;-------------0--  wait for RDY inputs
                      =1   186                                             ;--------------11  3 wait states
  0183                =1   187     MPCSval         EQU     00183H          ;PCS in I/O space, use PCS5/6, 3 wait states
                      =1   188                                             ;0---------000---  reserved
                      =1   189                                             ;-0000001--------  MCS is 8KB
                      =1   190                                             ;--------1-------  output PCS5/PCS6
                      =1   191                                             ;---------0------  PCS in I/O space
                      =1   192                                             ;-------------0--  wait for RDY inputs
                      =1   193                                             ;--------------11  3 wait states
                      =1   194                                             
  FFA4                =1   195     PACSreg         EQU     0FFA4H          ;address of PACS register
  FFA8                =1   196     MPCSreg         EQU     0FFA8H          ;address of MPCS register
                           197     
                           198     
                           199     CGROUP  GROUP   CODE
                           200     DGROUP  GROUP   STACK, DATA
                           201     
----                       202     CODE    SEGMENT PUBLIC 'CODE'
                           203     
                           204     
                           205             ASSUME  CS:CGROUP, DS:DGROUP
                           206             
                           207     ;external function declarations
                           208             EXTRN   ClrIRQVectors:NEAR          ;For initializing vector table
                           209             EXTRN   InitUserInterfaceCS:NEAR    ;For initializing UI chip selects
8086/87/88/186 MACRO ASSEMBLER    HW6_MAIN                                                 19:55:31  11/24/;3  PAGE    5


LOC  OBJ                  LINE     SOURCE

                           210             EXTRN   Timer0Init:NEAR             ;For initializing Timer 0 (motors)
                           211             EXTRN   MotorInit:NEAR              ;For initializing motor handler
                           212             EXTRN   MotorTest:NEAR              ;To test Motor function
0000                       213     START:
                           214     
0000                       215     MAIN:
0000 B8----         R      216             MOV     AX, DGROUP              ;initialize the stack pointer
0003 8ED0                  217             MOV     SS, AX
0005 BCE00190       R      218             MOV     SP, OFFSET(DGROUP:TopOfStack)
                           219     
0009 B8----         R      220             MOV     AX, DGROUP              ;initialize the data segment
000C 8ED8                  221             MOV     DS, AX
                           222     
000E E80000         E      223             CALL    InitUserInterfaceCS     ; Initialize the UI chip selects
0011 E80000         E      224             CALL    ClrIRQVectors           ;
                           225             
0014 E80000         E      226             CALL    Timer0Init              ; Initialize timer events, note interrupts
                           227     
0017 E80000         E      228             CALL    MotorInit               ; Initialize motor handler
001A FB                    229             STI                             ; Begin interrupts
                           230     
001B E80000         E      231             CALL    MotorTest               ; Start Glenn's test code
001E                       232     LOOPING:
                           233     
001E EBFE                  234             JMP     LOOPING                 ; Hopefulyl never hit here
                           235     
                           236     
                           237     
                           238     
----                       239     CODE    ENDS
                           240     
                           241     
----                       242     DATA    SEGMENT PUBLIC  'DATA'
                           243     
                           244     ; For setting up data seg.
                           245     
----                       246     DATA    ENDS
                           247     
                           248     ;the stack
                           249     
----                       250     STACK   SEGMENT STACK  'STACK'
                           251     
0000 (80                   252                     DB      80 DUP ('Stack ')       ;240 words
     537461636B20
     )
                           253     
01E0                       254     TopOfStack      LABEL   WORD
                           255     
----                       256     STACK   ENDS
                           257     
                           258     
                           259     
                           260             END     START

ASSEMBLY COMPLETE, NO ERRORS FOUND
