INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/FIFO_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/async_fifo_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/rptr_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/two_ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
