<stg><name>resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config16></name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="2" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="66" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %h_0 = phi i5 [ 0, %0 ], [ %h, %ImageHeight ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln16 = icmp eq i5 %h_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %h = add i5 %h_0, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln16, label %2, label %ImageHeight

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
ImageHeight:3  %empty_75 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:4  %tmp_data_0_V = extractvalue { i16, i16, i16, i16 } %empty_75, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:5  %tmp_data_1_V = extractvalue { i16, i16, i16, i16 } %empty_75, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:6  %tmp_data_2_V = extractvalue { i16, i16, i16, i16 } %empty_75, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:7  %tmp_data_3_V = extractvalue { i16, i16, i16, i16 } %empty_75, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
ImageHeight:83  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:84  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:8  %empty_76 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:9  %tmp_data_0_V_9 = extractvalue { i16, i16, i16, i16 } %empty_76, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_9"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:10  %tmp_data_1_V_8 = extractvalue { i16, i16, i16, i16 } %empty_76, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_8"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:11  %tmp_data_2_V_8 = extractvalue { i16, i16, i16, i16 } %empty_76, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_8"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:12  %tmp_data_3_V_8 = extractvalue { i16, i16, i16, i16 } %empty_76, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_8"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:85  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_9, i16 %tmp_data_1_V_8, i16 %tmp_data_2_V_8, i16 %tmp_data_3_V_8)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:86  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_9, i16 %tmp_data_1_V_8, i16 %tmp_data_2_V_8, i16 %tmp_data_3_V_8)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:13  %empty_77 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:14  %tmp_data_0_V_10 = extractvalue { i16, i16, i16, i16 } %empty_77, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_10"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:15  %tmp_data_1_V_9 = extractvalue { i16, i16, i16, i16 } %empty_77, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_9"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:16  %tmp_data_2_V_9 = extractvalue { i16, i16, i16, i16 } %empty_77, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_9"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:17  %tmp_data_3_V_9 = extractvalue { i16, i16, i16, i16 } %empty_77, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_9"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:87  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_10, i16 %tmp_data_1_V_9, i16 %tmp_data_2_V_9, i16 %tmp_data_3_V_9)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:88  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_10, i16 %tmp_data_1_V_9, i16 %tmp_data_2_V_9, i16 %tmp_data_3_V_9)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:18  %empty_78 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:19  %tmp_data_0_V_11 = extractvalue { i16, i16, i16, i16 } %empty_78, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_11"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:20  %tmp_data_1_V_10 = extractvalue { i16, i16, i16, i16 } %empty_78, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_10"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:21  %tmp_data_2_V_10 = extractvalue { i16, i16, i16, i16 } %empty_78, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_10"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:22  %tmp_data_3_V_10 = extractvalue { i16, i16, i16, i16 } %empty_78, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_10"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:89  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_11, i16 %tmp_data_1_V_10, i16 %tmp_data_2_V_10, i16 %tmp_data_3_V_10)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:90  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_11, i16 %tmp_data_1_V_10, i16 %tmp_data_2_V_10, i16 %tmp_data_3_V_10)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:23  %empty_79 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:24  %tmp_data_0_V_12 = extractvalue { i16, i16, i16, i16 } %empty_79, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_12"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:25  %tmp_data_1_V_11 = extractvalue { i16, i16, i16, i16 } %empty_79, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_11"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:26  %tmp_data_2_V_11 = extractvalue { i16, i16, i16, i16 } %empty_79, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_11"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:27  %tmp_data_3_V_11 = extractvalue { i16, i16, i16, i16 } %empty_79, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_11"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:91  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_12, i16 %tmp_data_1_V_11, i16 %tmp_data_2_V_11, i16 %tmp_data_3_V_11)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:92  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_12, i16 %tmp_data_1_V_11, i16 %tmp_data_2_V_11, i16 %tmp_data_3_V_11)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="117" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:28  %empty_80 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:29  %tmp_data_0_V_13 = extractvalue { i16, i16, i16, i16 } %empty_80, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_13"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:30  %tmp_data_1_V_12 = extractvalue { i16, i16, i16, i16 } %empty_80, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_12"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:31  %tmp_data_2_V_12 = extractvalue { i16, i16, i16, i16 } %empty_80, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_12"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:32  %tmp_data_3_V_12 = extractvalue { i16, i16, i16, i16 } %empty_80, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_12"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:93  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_13, i16 %tmp_data_1_V_12, i16 %tmp_data_2_V_12, i16 %tmp_data_3_V_12)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:94  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_13, i16 %tmp_data_1_V_12, i16 %tmp_data_2_V_12, i16 %tmp_data_3_V_12)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="124" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:33  %empty_81 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:34  %tmp_data_0_V_14 = extractvalue { i16, i16, i16, i16 } %empty_81, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_14"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:35  %tmp_data_1_V_13 = extractvalue { i16, i16, i16, i16 } %empty_81, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_13"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:36  %tmp_data_2_V_13 = extractvalue { i16, i16, i16, i16 } %empty_81, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_13"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:37  %tmp_data_3_V_13 = extractvalue { i16, i16, i16, i16 } %empty_81, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_13"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:95  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_14, i16 %tmp_data_1_V_13, i16 %tmp_data_2_V_13, i16 %tmp_data_3_V_13)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="130" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:96  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_14, i16 %tmp_data_1_V_13, i16 %tmp_data_2_V_13, i16 %tmp_data_3_V_13)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="131" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:38  %empty_82 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:39  %tmp_data_0_V_15 = extractvalue { i16, i16, i16, i16 } %empty_82, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_15"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:40  %tmp_data_1_V_14 = extractvalue { i16, i16, i16, i16 } %empty_82, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_14"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:41  %tmp_data_2_V_14 = extractvalue { i16, i16, i16, i16 } %empty_82, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_14"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:42  %tmp_data_3_V_14 = extractvalue { i16, i16, i16, i16 } %empty_82, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_14"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:97  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_15, i16 %tmp_data_1_V_14, i16 %tmp_data_2_V_14, i16 %tmp_data_3_V_14)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="137" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:98  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_15, i16 %tmp_data_1_V_14, i16 %tmp_data_2_V_14, i16 %tmp_data_3_V_14)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="138" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:43  %empty_83 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:44  %tmp_data_0_V_16 = extractvalue { i16, i16, i16, i16 } %empty_83, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_16"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:45  %tmp_data_1_V_15 = extractvalue { i16, i16, i16, i16 } %empty_83, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_15"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:46  %tmp_data_2_V_15 = extractvalue { i16, i16, i16, i16 } %empty_83, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_15"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:47  %tmp_data_3_V_15 = extractvalue { i16, i16, i16, i16 } %empty_83, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_15"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:99  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_16, i16 %tmp_data_1_V_15, i16 %tmp_data_2_V_15, i16 %tmp_data_3_V_15)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="144" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:48  %empty_84 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:49  %tmp_data_0_V_17 = extractvalue { i16, i16, i16, i16 } %empty_84, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_17"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:50  %tmp_data_1_V_16 = extractvalue { i16, i16, i16, i16 } %empty_84, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_16"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:51  %tmp_data_2_V_16 = extractvalue { i16, i16, i16, i16 } %empty_84, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_16"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:52  %tmp_data_3_V_16 = extractvalue { i16, i16, i16, i16 } %empty_84, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_16"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:100  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_16, i16 %tmp_data_1_V_15, i16 %tmp_data_2_V_15, i16 %tmp_data_3_V_15)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="150" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:53  %empty_85 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:54  %tmp_data_0_V_18 = extractvalue { i16, i16, i16, i16 } %empty_85, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_18"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:55  %tmp_data_1_V_17 = extractvalue { i16, i16, i16, i16 } %empty_85, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_17"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:56  %tmp_data_2_V_17 = extractvalue { i16, i16, i16, i16 } %empty_85, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_17"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:57  %tmp_data_3_V_17 = extractvalue { i16, i16, i16, i16 } %empty_85, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_17"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:101  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_17, i16 %tmp_data_1_V_16, i16 %tmp_data_2_V_16, i16 %tmp_data_3_V_16)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="156" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:58  %empty_86 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:59  %tmp_data_0_V_19 = extractvalue { i16, i16, i16, i16 } %empty_86, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_19"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:60  %tmp_data_1_V_18 = extractvalue { i16, i16, i16, i16 } %empty_86, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_18"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:61  %tmp_data_2_V_18 = extractvalue { i16, i16, i16, i16 } %empty_86, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_18"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:62  %tmp_data_3_V_18 = extractvalue { i16, i16, i16, i16 } %empty_86, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_18"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:102  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_17, i16 %tmp_data_1_V_16, i16 %tmp_data_2_V_16, i16 %tmp_data_3_V_16)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="162" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:63  %empty_87 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:64  %tmp_data_0_V_20 = extractvalue { i16, i16, i16, i16 } %empty_87, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_20"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:65  %tmp_data_1_V_19 = extractvalue { i16, i16, i16, i16 } %empty_87, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_19"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:66  %tmp_data_2_V_19 = extractvalue { i16, i16, i16, i16 } %empty_87, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_19"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:67  %tmp_data_3_V_19 = extractvalue { i16, i16, i16, i16 } %empty_87, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_19"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:103  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_18, i16 %tmp_data_1_V_17, i16 %tmp_data_2_V_17, i16 %tmp_data_3_V_17)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="168" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:68  %empty_88 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:69  %tmp_data_0_V_21 = extractvalue { i16, i16, i16, i16 } %empty_88, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_21"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:70  %tmp_data_1_V_20 = extractvalue { i16, i16, i16, i16 } %empty_88, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_20"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:71  %tmp_data_2_V_20 = extractvalue { i16, i16, i16, i16 } %empty_88, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_20"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:72  %tmp_data_3_V_20 = extractvalue { i16, i16, i16, i16 } %empty_88, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_20"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:104  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_18, i16 %tmp_data_1_V_17, i16 %tmp_data_2_V_17, i16 %tmp_data_3_V_17)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="174" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:73  %empty_89 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:74  %tmp_data_0_V_22 = extractvalue { i16, i16, i16, i16 } %empty_89, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_22"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:75  %tmp_data_1_V_21 = extractvalue { i16, i16, i16, i16 } %empty_89, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_21"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:76  %tmp_data_2_V_21 = extractvalue { i16, i16, i16, i16 } %empty_89, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_21"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:77  %tmp_data_3_V_21 = extractvalue { i16, i16, i16, i16 } %empty_89, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_21"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:105  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_19, i16 %tmp_data_1_V_18, i16 %tmp_data_2_V_18, i16 %tmp_data_3_V_18)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="180" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
ImageHeight:78  %empty_90 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V, i16* %image_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:79  %tmp_data_0_V_23 = extractvalue { i16, i16, i16, i16 } %empty_90, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_23"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:80  %tmp_data_1_V_22 = extractvalue { i16, i16, i16, i16 } %empty_90, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_22"/></StgValue>
</operation>

<operation id="183" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:81  %tmp_data_2_V_22 = extractvalue { i16, i16, i16, i16 } %empty_90, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_22"/></StgValue>
</operation>

<operation id="184" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="64">
<![CDATA[
ImageHeight:82  %tmp_data_3_V_22 = extractvalue { i16, i16, i16, i16 } %empty_90, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_22"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:106  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_19, i16 %tmp_data_1_V_18, i16 %tmp_data_2_V_18, i16 %tmp_data_3_V_18)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="186" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:107  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_20, i16 %tmp_data_1_V_19, i16 %tmp_data_2_V_19, i16 %tmp_data_3_V_19)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="187" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:108  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_20, i16 %tmp_data_1_V_19, i16 %tmp_data_2_V_19, i16 %tmp_data_3_V_19)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="188" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:109  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_21, i16 %tmp_data_1_V_20, i16 %tmp_data_2_V_20, i16 %tmp_data_3_V_20)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="189" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:110  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_21, i16 %tmp_data_1_V_20, i16 %tmp_data_2_V_20, i16 %tmp_data_3_V_20)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="190" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:111  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_22, i16 %tmp_data_1_V_21, i16 %tmp_data_2_V_21, i16 %tmp_data_3_V_21)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="191" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:112  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_22, i16 %tmp_data_1_V_21, i16 %tmp_data_2_V_21, i16 %tmp_data_3_V_21)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="192" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:113  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_23, i16 %tmp_data_1_V_22, i16 %tmp_data_2_V_22, i16 %tmp_data_3_V_22)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="193" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:114  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_23, i16 %tmp_data_1_V_22, i16 %tmp_data_2_V_22, i16 %tmp_data_3_V_22)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="194" st_id="35" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:115  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="195" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:116  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="196" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:117  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_9, i16 %tmp_data_1_V_8, i16 %tmp_data_2_V_8, i16 %tmp_data_3_V_8)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="197" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:118  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_9, i16 %tmp_data_1_V_8, i16 %tmp_data_2_V_8, i16 %tmp_data_3_V_8)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="198" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:119  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_10, i16 %tmp_data_1_V_9, i16 %tmp_data_2_V_9, i16 %tmp_data_3_V_9)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="199" st_id="40" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:120  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_10, i16 %tmp_data_1_V_9, i16 %tmp_data_2_V_9, i16 %tmp_data_3_V_9)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="200" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:121  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_11, i16 %tmp_data_1_V_10, i16 %tmp_data_2_V_10, i16 %tmp_data_3_V_10)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="201" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:122  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_11, i16 %tmp_data_1_V_10, i16 %tmp_data_2_V_10, i16 %tmp_data_3_V_10)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="202" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:123  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_12, i16 %tmp_data_1_V_11, i16 %tmp_data_2_V_11, i16 %tmp_data_3_V_11)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="203" st_id="44" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:124  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_12, i16 %tmp_data_1_V_11, i16 %tmp_data_2_V_11, i16 %tmp_data_3_V_11)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="204" st_id="45" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:125  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_13, i16 %tmp_data_1_V_12, i16 %tmp_data_2_V_12, i16 %tmp_data_3_V_12)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="205" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:126  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_13, i16 %tmp_data_1_V_12, i16 %tmp_data_2_V_12, i16 %tmp_data_3_V_12)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="206" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:127  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_14, i16 %tmp_data_1_V_13, i16 %tmp_data_2_V_13, i16 %tmp_data_3_V_13)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="207" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:128  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_14, i16 %tmp_data_1_V_13, i16 %tmp_data_2_V_13, i16 %tmp_data_3_V_13)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="208" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:129  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_15, i16 %tmp_data_1_V_14, i16 %tmp_data_2_V_14, i16 %tmp_data_3_V_14)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="209" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:130  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_15, i16 %tmp_data_1_V_14, i16 %tmp_data_2_V_14, i16 %tmp_data_3_V_14)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="210" st_id="51" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:131  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_16, i16 %tmp_data_1_V_15, i16 %tmp_data_2_V_15, i16 %tmp_data_3_V_15)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="211" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:132  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_16, i16 %tmp_data_1_V_15, i16 %tmp_data_2_V_15, i16 %tmp_data_3_V_15)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="212" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:133  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_17, i16 %tmp_data_1_V_16, i16 %tmp_data_2_V_16, i16 %tmp_data_3_V_16)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="213" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:134  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_17, i16 %tmp_data_1_V_16, i16 %tmp_data_2_V_16, i16 %tmp_data_3_V_16)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="214" st_id="55" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:135  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_18, i16 %tmp_data_1_V_17, i16 %tmp_data_2_V_17, i16 %tmp_data_3_V_17)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="215" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:136  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_18, i16 %tmp_data_1_V_17, i16 %tmp_data_2_V_17, i16 %tmp_data_3_V_17)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="216" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:137  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_19, i16 %tmp_data_1_V_18, i16 %tmp_data_2_V_18, i16 %tmp_data_3_V_18)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="217" st_id="58" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:138  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_19, i16 %tmp_data_1_V_18, i16 %tmp_data_2_V_18, i16 %tmp_data_3_V_18)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="218" st_id="59" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:139  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_20, i16 %tmp_data_1_V_19, i16 %tmp_data_2_V_19, i16 %tmp_data_3_V_19)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="219" st_id="60" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:140  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_20, i16 %tmp_data_1_V_19, i16 %tmp_data_2_V_19, i16 %tmp_data_3_V_19)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="220" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:141  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_21, i16 %tmp_data_1_V_20, i16 %tmp_data_2_V_20, i16 %tmp_data_3_V_20)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="221" st_id="62" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:142  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_21, i16 %tmp_data_1_V_20, i16 %tmp_data_2_V_20, i16 %tmp_data_3_V_20)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="222" st_id="63" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:143  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_22, i16 %tmp_data_1_V_21, i16 %tmp_data_2_V_21, i16 %tmp_data_3_V_21)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="223" st_id="64" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:144  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_22, i16 %tmp_data_1_V_21, i16 %tmp_data_2_V_21, i16 %tmp_data_3_V_21)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="224" st_id="65" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:145  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_23, i16 %tmp_data_1_V_22, i16 %tmp_data_2_V_22, i16 %tmp_data_3_V_22)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="225" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ImageHeight:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str83) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="226" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ImageHeight:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str83)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="227" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ImageHeight:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="228" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0">
<![CDATA[
ImageHeight:146  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16* %resized_V_data_3_V, i16 %tmp_data_0_V_23, i16 %tmp_data_1_V_22, i16 %tmp_data_2_V_22, i16 %tmp_data_3_V_22)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="229" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ImageHeight:147  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str83, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="230" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
ImageHeight:148  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="231" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
