Time resolution is 1 ps
$finish called at time : 65 ns : File "E:/Codes/verilog-vivado/piso_shift_register/piso_shift_register.srcs/sim_1/new/tb_piso_shift_register.v" Line 38
