HelpInfo,C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:TOP
Implementation;Synthesis||null||@W:Net resetn_rx_s is not declared.||TOP.srr(77);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/77||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis|| CL168 ||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/253||Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/254||Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(47);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis|| CL168 ||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/258||RCOSC_RCOSC_0_PF_OSC.v(15);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(304);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/304||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(341);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/341||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||TOP.srr(587);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/587||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||TOP.srr(595);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/595||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||null||@W:Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible||TOP.srr(635);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/635||spi_chanctrl.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/132
Implementation;Synthesis|| CG133 ||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(636);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/636||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_p, as there is no assignment to it.||TOP.srr(637);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/637||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_r, as there is no assignment to it.||TOP.srr(638);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/638||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis|| CG133 ||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(639);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/639||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||TOP.srr(640);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/640||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||TOP.srr(641);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/641||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL169 ||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||TOP.srr(642);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/642||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||TOP.srr(643);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/643||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||TOP.srr(644);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/644||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/645||spi_chanctrl.v(343);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/343
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 16 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(845);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/845||CoreAHBLSRAM_AHBLSramIf.v(177);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/177
Implementation;Synthesis|| CG133 ||@W:Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(858);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/858||CoreAHBLSRAM_SramCtrlIf.v(112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/112
Implementation;Synthesis|| CG133 ||@W:Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(859);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/859||CoreAHBLSRAM_SramCtrlIf.v(113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/113
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_0, as there is no assignment to it.||TOP.srr(860);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/860||CoreAHBLSRAM_SramCtrlIf.v(120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/120
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_1, as there is no assignment to it.||TOP.srr(861);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/861||CoreAHBLSRAM_SramCtrlIf.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/121
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_2, as there is no assignment to it.||TOP.srr(862);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/862||CoreAHBLSRAM_SramCtrlIf.v(122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/122
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_3, as there is no assignment to it.||TOP.srr(863);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/863||CoreAHBLSRAM_SramCtrlIf.v(123);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/123
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_0, as there is no assignment to it.||TOP.srr(864);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/864||CoreAHBLSRAM_SramCtrlIf.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/124
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_1, as there is no assignment to it.||TOP.srr(865);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/865||CoreAHBLSRAM_SramCtrlIf.v(125);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/125
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_2, as there is no assignment to it.||TOP.srr(866);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/866||CoreAHBLSRAM_SramCtrlIf.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/126
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_3, as there is no assignment to it.||TOP.srr(867);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/867||CoreAHBLSRAM_SramCtrlIf.v(127);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/127
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||TOP.srr(903);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/903||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||TOP.srr(904);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/904||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(917);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/917||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(918);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/918||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||TOP.srr(919);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/919||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL168 ||@W:Removing instance GND_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(931);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/931||fifo_256x8_g5.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/238
Implementation;Synthesis|| CL168 ||@W:Removing instance VCC_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(932);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/932||fifo_256x8_g5.v(237);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/237
Implementation;Synthesis|| CG360 ||@W:Removing wire AEMPTY, as there is no assignment to it.||TOP.srr(946);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/946||fifo_256x8_g5.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/48
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||TOP.srr(947);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/947||fifo_256x8_g5.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/48
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(948);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/948||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||TOP.srr(949);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/949||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CG133 ||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(966);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/966||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(1005);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1005||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 16 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1139);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1139||CoreAHBLSRAM_AHBLSramIf.v(177);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/177
Implementation;Synthesis|| CG133 ||@W:Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1152||CoreAHBLSRAM_SramCtrlIf.v(112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/112
Implementation;Synthesis|| CG133 ||@W:Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1153||CoreAHBLSRAM_SramCtrlIf.v(113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/113
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_0, as there is no assignment to it.||TOP.srr(1154);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1154||CoreAHBLSRAM_SramCtrlIf.v(120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/120
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_1, as there is no assignment to it.||TOP.srr(1155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1155||CoreAHBLSRAM_SramCtrlIf.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/121
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_2, as there is no assignment to it.||TOP.srr(1156);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1156||CoreAHBLSRAM_SramCtrlIf.v(122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/122
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_3, as there is no assignment to it.||TOP.srr(1157);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1157||CoreAHBLSRAM_SramCtrlIf.v(123);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/123
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_0, as there is no assignment to it.||TOP.srr(1158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1158||CoreAHBLSRAM_SramCtrlIf.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/124
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_1, as there is no assignment to it.||TOP.srr(1159);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1159||CoreAHBLSRAM_SramCtrlIf.v(125);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/125
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_2, as there is no assignment to it.||TOP.srr(1160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1160||CoreAHBLSRAM_SramCtrlIf.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/126
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_3, as there is no assignment to it.||TOP.srr(1161);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1161||CoreAHBLSRAM_SramCtrlIf.v(127);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/127
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1188||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(963);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/963
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1189||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(321);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/321
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1190||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(329);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/329
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1191);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1191||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(375);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/375
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1192||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(377);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/377
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1193||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/406
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1194);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1194||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/416
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1195);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1195||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(492);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/492
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1196);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1196||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(494);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/494
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1197);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1197||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(496);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/496
Implementation;Synthesis|| CG133 ||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1198||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(498);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/498
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1199);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1199||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(962);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/962
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1201);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1201||miv_rv32ima_l1_ahb_queue.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1202||miv_rv32ima_l1_ahb_queue.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1203||miv_rv32ima_l1_ahb_queue.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1204);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1204||miv_rv32ima_l1_ahb_queue.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1205||miv_rv32ima_l1_ahb_queue.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1206||miv_rv32ima_l1_ahb_queue.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1207||miv_rv32ima_l1_ahb_queue.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1208||miv_rv32ima_l1_ahb_queue.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1209||miv_rv32ima_l1_ahb_queue.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1210||miv_rv32ima_l1_ahb_queue.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1211||miv_rv32ima_l1_ahb_queue.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1212||miv_rv32ima_l1_ahb_queue.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1213||miv_rv32ima_l1_ahb_queue.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1214||miv_rv32ima_l1_ahb_queue.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1215||miv_rv32ima_l1_ahb_queue.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1216||miv_rv32ima_l1_ahb_queue.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1217||miv_rv32ima_l1_ahb_queue.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1218);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1218||miv_rv32ima_l1_ahb_queue.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1219);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1219||miv_rv32ima_l1_ahb_queue.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1220);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1220||miv_rv32ima_l1_ahb_queue.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1221||miv_rv32ima_l1_ahb_queue.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1222||miv_rv32ima_l1_ahb_queue.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1223||miv_rv32ima_l1_ahb_queue.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1224||miv_rv32ima_l1_ahb_queue.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1226||miv_rv32ima_l1_ahb_queue_1.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1227||miv_rv32ima_l1_ahb_queue_1.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1228||miv_rv32ima_l1_ahb_queue_1.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1229);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1229||miv_rv32ima_l1_ahb_queue_1.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1230);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1230||miv_rv32ima_l1_ahb_queue_1.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1231||miv_rv32ima_l1_ahb_queue_1.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1232||miv_rv32ima_l1_ahb_queue_1.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1233||miv_rv32ima_l1_ahb_queue_1.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1234||miv_rv32ima_l1_ahb_queue_1.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1235);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1235||miv_rv32ima_l1_ahb_queue_1.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1236||miv_rv32ima_l1_ahb_queue_1.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1237);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1237||miv_rv32ima_l1_ahb_queue_1.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1238||miv_rv32ima_l1_ahb_queue_1.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1239);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1239||miv_rv32ima_l1_ahb_queue_1.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1240);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1240||miv_rv32ima_l1_ahb_queue_1.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1241||miv_rv32ima_l1_ahb_queue_1.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1242);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1242||miv_rv32ima_l1_ahb_queue_1.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1243||miv_rv32ima_l1_ahb_queue_1.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1244||miv_rv32ima_l1_ahb_queue_1.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1245||miv_rv32ima_l1_ahb_queue_1.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1246||miv_rv32ima_l1_ahb_queue_1.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1247);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1247||miv_rv32ima_l1_ahb_queue_1.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1248||miv_rv32ima_l1_ahb_queue_1.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1249||miv_rv32ima_l1_ahb_queue_1.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1251||miv_rv32ima_l1_ahb_queue_4.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/160
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1252);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1252||miv_rv32ima_l1_ahb_queue_4.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/160
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1253||miv_rv32ima_l1_ahb_queue_4.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/155
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1254||miv_rv32ima_l1_ahb_queue_4.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/155
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1255||miv_rv32ima_l1_ahb_queue_4.v(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/150
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1256||miv_rv32ima_l1_ahb_queue_4.v(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/150
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1257||miv_rv32ima_l1_ahb_queue_4.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/146
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1258||miv_rv32ima_l1_ahb_queue_4.v(70);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/70
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1259||miv_rv32ima_l1_ahb_queue_4.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1260||miv_rv32ima_l1_ahb_queue_4.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1261||miv_rv32ima_l1_ahb_queue_4.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1262||miv_rv32ima_l1_ahb_queue_4.v(145);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/145
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1264||miv_rv32ima_l1_ahb_queue_5.v(232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/232
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1265||miv_rv32ima_l1_ahb_queue_5.v(232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/232
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1266||miv_rv32ima_l1_ahb_queue_5.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/227
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1267||miv_rv32ima_l1_ahb_queue_5.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/227
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1268||miv_rv32ima_l1_ahb_queue_5.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/222
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1269||miv_rv32ima_l1_ahb_queue_5.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/222
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1270);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1270||miv_rv32ima_l1_ahb_queue_5.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/217
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1271);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1271||miv_rv32ima_l1_ahb_queue_5.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/217
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1272||miv_rv32ima_l1_ahb_queue_5.v(212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/212
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1273||miv_rv32ima_l1_ahb_queue_5.v(212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/212
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1274||miv_rv32ima_l1_ahb_queue_5.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/207
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1275||miv_rv32ima_l1_ahb_queue_5.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/207
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1276);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1276||miv_rv32ima_l1_ahb_queue_5.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/203
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1277);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1277||miv_rv32ima_l1_ahb_queue_5.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1278||miv_rv32ima_l1_ahb_queue_5.v(84);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/84
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1279||miv_rv32ima_l1_ahb_queue_5.v(92);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/92
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1280||miv_rv32ima_l1_ahb_queue_5.v(100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/100
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1281||miv_rv32ima_l1_ahb_queue_5.v(108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/108
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1282||miv_rv32ima_l1_ahb_queue_5.v(116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/116
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1283||miv_rv32ima_l1_ahb_queue_5.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/124
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1284||miv_rv32ima_l1_ahb_queue_5.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/202
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1286||miv_rv32ima_l1_ahb_queue_6.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1287||miv_rv32ima_l1_ahb_queue_6.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1288);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1288||miv_rv32ima_l1_ahb_queue_6.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1289);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1289||miv_rv32ima_l1_ahb_queue_6.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1290||miv_rv32ima_l1_ahb_queue_6.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1291||miv_rv32ima_l1_ahb_queue_6.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1292||miv_rv32ima_l1_ahb_queue_6.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1293||miv_rv32ima_l1_ahb_queue_6.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1294||miv_rv32ima_l1_ahb_queue_6.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1295||miv_rv32ima_l1_ahb_queue_6.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1296||miv_rv32ima_l1_ahb_queue_6.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1297||miv_rv32ima_l1_ahb_queue_6.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1298||miv_rv32ima_l1_ahb_queue_6.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1299||miv_rv32ima_l1_ahb_queue_6.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1300);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1300||miv_rv32ima_l1_ahb_queue_6.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1301);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1301||miv_rv32ima_l1_ahb_queue_6.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1302);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1302||miv_rv32ima_l1_ahb_queue_6.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1303);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1303||miv_rv32ima_l1_ahb_queue_6.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1304);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1304||miv_rv32ima_l1_ahb_queue_6.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1305);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1305||miv_rv32ima_l1_ahb_queue_6.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1306);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1306||miv_rv32ima_l1_ahb_queue_6.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1307);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1307||miv_rv32ima_l1_ahb_queue_6.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1308);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1308||miv_rv32ima_l1_ahb_queue_6.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1309||miv_rv32ima_l1_ahb_queue_6.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1311);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1311||miv_rv32ima_l1_ahb_queue_7.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/184
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1312);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1312||miv_rv32ima_l1_ahb_queue_7.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/184
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1313);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1313||miv_rv32ima_l1_ahb_queue_7.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/179
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1314);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1314||miv_rv32ima_l1_ahb_queue_7.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/179
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1315);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1315||miv_rv32ima_l1_ahb_queue_7.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/174
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1316);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1316||miv_rv32ima_l1_ahb_queue_7.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/174
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1317);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1317||miv_rv32ima_l1_ahb_queue_7.v(169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/169
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1318);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1318||miv_rv32ima_l1_ahb_queue_7.v(169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/169
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1319);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1319||miv_rv32ima_l1_ahb_queue_7.v(165);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/165
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1320);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1320||miv_rv32ima_l1_ahb_queue_7.v(72);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/72
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1321);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1321||miv_rv32ima_l1_ahb_queue_7.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/80
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1322);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1322||miv_rv32ima_l1_ahb_queue_7.v(88);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/88
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1323);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1323||miv_rv32ima_l1_ahb_queue_7.v(96);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/96
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1324);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1324||miv_rv32ima_l1_ahb_queue_7.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/104
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1325);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1325||miv_rv32ima_l1_ahb_queue_7.v(164);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/164
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1327);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1327||miv_rv32ima_l1_ahb_queue_8.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/89
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1328);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1328||miv_rv32ima_l1_ahb_queue_8.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/64
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1329);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1329||miv_rv32ima_l1_ahb_queue_8.v(88);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/88
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1335);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1335||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(508);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/508
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1336);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1336||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/180
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1337);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1337||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/189
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1338);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1338||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/255
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1339);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1339||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/257
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1340);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1340||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/259
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1341);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1341||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(507);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/507
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1343);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1343||miv_rv32ima_l1_ahb_queue_9.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1344);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1344||miv_rv32ima_l1_ahb_queue_9.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1345||miv_rv32ima_l1_ahb_queue_9.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1346);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1346||miv_rv32ima_l1_ahb_queue_9.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1347);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1347||miv_rv32ima_l1_ahb_queue_9.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1348);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1348||miv_rv32ima_l1_ahb_queue_9.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1349);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1349||miv_rv32ima_l1_ahb_queue_9.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1350);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1350||miv_rv32ima_l1_ahb_queue_9.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1351||miv_rv32ima_l1_ahb_queue_9.v(216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/216
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1352||miv_rv32ima_l1_ahb_queue_9.v(216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/216
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1353);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1353||miv_rv32ima_l1_ahb_queue_9.v(211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/211
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1354);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1354||miv_rv32ima_l1_ahb_queue_9.v(211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/211
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1355);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1355||miv_rv32ima_l1_ahb_queue_9.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/207
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1356);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1356||miv_rv32ima_l1_ahb_queue_9.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1357||miv_rv32ima_l1_ahb_queue_9.v(84);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/84
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1358||miv_rv32ima_l1_ahb_queue_9.v(92);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/92
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1359);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1359||miv_rv32ima_l1_ahb_queue_9.v(100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/100
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1360);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1360||miv_rv32ima_l1_ahb_queue_9.v(108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/108
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1361);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1361||miv_rv32ima_l1_ahb_queue_9.v(116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/116
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1362);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1362||miv_rv32ima_l1_ahb_queue_9.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/124
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1363);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1363||miv_rv32ima_l1_ahb_queue_9.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1364);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1364||miv_rv32ima_l1_ahb_queue_9.v(128);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/128
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1365);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1365||miv_rv32ima_l1_ahb_queue_9.v(206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/206
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1373);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1373||miv_rv32ima_l1_ahb_queue_10.v(258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/258
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1374||miv_rv32ima_l1_ahb_queue_10.v(258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/258
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1375);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1375||miv_rv32ima_l1_ahb_queue_10.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/253
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1376);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1376||miv_rv32ima_l1_ahb_queue_10.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/253
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1377);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1377||miv_rv32ima_l1_ahb_queue_10.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/248
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1378);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1378||miv_rv32ima_l1_ahb_queue_10.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/248
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1379);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1379||miv_rv32ima_l1_ahb_queue_10.v(243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/243
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1380);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1380||miv_rv32ima_l1_ahb_queue_10.v(243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/243
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1381||miv_rv32ima_l1_ahb_queue_10.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/238
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1382);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1382||miv_rv32ima_l1_ahb_queue_10.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/238
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1383);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1383||miv_rv32ima_l1_ahb_queue_10.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/233
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1384);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1384||miv_rv32ima_l1_ahb_queue_10.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/233
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1385||miv_rv32ima_l1_ahb_queue_10.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/228
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1386);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1386||miv_rv32ima_l1_ahb_queue_10.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/228
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1387);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1387||miv_rv32ima_l1_ahb_queue_10.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/224
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1388);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1388||miv_rv32ima_l1_ahb_queue_10.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1389);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1389||miv_rv32ima_l1_ahb_queue_10.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1390);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1390||miv_rv32ima_l1_ahb_queue_10.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1391);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1391||miv_rv32ima_l1_ahb_queue_10.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1392);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1392||miv_rv32ima_l1_ahb_queue_10.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1393);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1393||miv_rv32ima_l1_ahb_queue_10.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1394);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1394||miv_rv32ima_l1_ahb_queue_10.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1395);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1395||miv_rv32ima_l1_ahb_queue_10.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1396||miv_rv32ima_l1_ahb_queue_10.v(136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/136
Implementation;Synthesis|| CG133 ||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1397||miv_rv32ima_l1_ahb_queue_10.v(138);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/138
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1398||miv_rv32ima_l1_ahb_queue_10.v(223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/223
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1409);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1409||miv_rv32ima_l1_ahb_repeater.v(137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/137
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1410);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1410||miv_rv32ima_l1_ahb_repeater.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1411||miv_rv32ima_l1_ahb_repeater.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1412);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1412||miv_rv32ima_l1_ahb_repeater.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/80
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1413);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1413||miv_rv32ima_l1_ahb_repeater.v(82);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/82
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1414);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1414||miv_rv32ima_l1_ahb_repeater.v(84);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/84
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1415);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1415||miv_rv32ima_l1_ahb_repeater.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/86
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1419||miv_rv32ima_l1_ahb_repeater_2.v(137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/137
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1421||miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1000);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v'/linenumber/1000
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1424);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1424||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1103);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1103
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of _T_119_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1425);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1425||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1169
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of _T_119_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1427||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1169
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1428);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1428||miv_rv32ima_l1_ahb_tl_cache_cork.v(752);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v'/linenumber/752
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1429||miv_rv32ima_l1_ahb_level_gateway.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/78
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1430||miv_rv32ima_l1_ahb_queue_13.v(190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/190
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1431);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1431||miv_rv32ima_l1_ahb_queue_13.v(190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/190
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1432);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1432||miv_rv32ima_l1_ahb_queue_13.v(185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/185
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1433||miv_rv32ima_l1_ahb_queue_13.v(185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/185
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1434);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1434||miv_rv32ima_l1_ahb_queue_13.v(180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/180
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(1435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1435||miv_rv32ima_l1_ahb_queue_13.v(180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/180
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1438||miv_rv32ima_l1_ahb_queue_13.v(166);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/166
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1439);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1439||miv_rv32ima_l1_ahb_tlplic_plic.v(4041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4041
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(1440);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1440||miv_rv32ima_l1_ahb_tlplic_plic.v(2017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2017
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1443||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/284
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1444||miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v'/linenumber/411
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1445);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1445||miv_rv32ima_l1_ahb_async_queue_source.v(278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/278
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1446||miv_rv32ima_l1_ahb_async_queue_sink.v(301);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/301
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(1447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1447||miv_rv32ima_l1_ahb_async_queue_sink.v(223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/223
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1448);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1448||miv_rv32ima_l1_ahb_async_queue_source_1.v(250);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/250
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1449);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1449||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7114
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1538);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1538||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1539);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1539||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1540);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1540||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1541);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1541||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1542);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1542||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1543);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1543||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1544);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1544||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1545);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1545||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1546);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1546||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1547);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1547||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1548);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1548||miv_rv32ima_l1_ahb_async_queue_sink_1.v(294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/294
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(1549);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1549||miv_rv32ima_l1_ahb_async_queue_sink_1.v(218);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/218
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1550);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1550||miv_rv32ima_l1_ahb_async_queue_source_2.v(285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/285
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1551);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1551||miv_rv32ima_l1_ahb_async_queue_sink_2.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/266
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(1552);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1552||miv_rv32ima_l1_ahb_async_queue_sink_2.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/198
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1553);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1553||miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(467);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v'/linenumber/467
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1554);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1554||miv_rv32ima_l1_ahb_d_cache_data_array.v(171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/171
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1559);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1559||miv_rv32ima_l1_ahb_tlb.v(621);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/621
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1560);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1560||miv_rv32ima_l1_ahb_d_cache_dcache.v(2714);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2714
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1561);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1561||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1562);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1562||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1563||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1568);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1568||miv_rv32ima_l1_ahb_i_cache_icache.v(385);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/385
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1569);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1569||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1576);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1576||miv_rv32ima_l1_ahb_tlb_1.v(327);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/327
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1577);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1577||miv_rv32ima_l1_ahb_shift_queue.v(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/423
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1578);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1578||miv_rv32ima_l1_ahb_frontend_frontend.v(408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/408
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1581);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1581||miv_rv32ima_l1_ahb_frontend_frontend.v(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/470
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1582);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1582||miv_rv32ima_l1_ahb_rr_arbiter.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v'/linenumber/89
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1583);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1583||miv_rv32ima_l1_ahb_ptw.v(497);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/497
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 53 to 22 of r_pte_ppn[53:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1586);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1586||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1587);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1587||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1588);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1588||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1589);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1589||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_3[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1590);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1590||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1591);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1591||miv_rv32ima_l1_ahb_i_buf.v(249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v'/linenumber/249
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1592);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1592||miv_rv32ima_l1_ahb_csr_file.v(2970);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/2970
Implementation;Synthesis|| CL169 ||@W:Pruning unused register reg_mcounteren[31:0]. Make sure that there are no unused intermediate registers.||TOP.srr(1593);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1593||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 12 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1594);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1594||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 10 to 8 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1595);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1595||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 4 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1596);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1596||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 0 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1597);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1597||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1598);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1598||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1599);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1599||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1600);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1600||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1601);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1601||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1602);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1602||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1603||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1604);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1604||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1605);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1605||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1606);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1606||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1607);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1607||miv_rv32ima_l1_ahb_mul_div.v(358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/358
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1608);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1608||miv_rv32ima_l1_ahb_rocket.v(2670);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2670
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ex_reg_cinst[31:0]. Make sure that there are no unused intermediate registers.||TOP.srr(1609);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1609||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mem_reg_cinst[31:0]. Make sure that there are no unused intermediate registers.||TOP.srr(1610);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1610||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL169 ||@W:Pruning unused register wb_reg_cinst[31:0]. Make sure that there are no unused intermediate registers.||TOP.srr(1611);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1611||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL169 ||@W:Pruning unused register _T_2383[31:0]. Make sure that there are no unused intermediate registers.||TOP.srr(1612);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1612||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL169 ||@W:Pruning unused register _T_2385[31:0]. Make sure that there are no unused intermediate registers.||TOP.srr(1613);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1613||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL169 ||@W:Pruning unused register _T_2388[31:0]. Make sure that there are no unused intermediate registers.||TOP.srr(1614);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1614||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL169 ||@W:Pruning unused register _T_2390[31:0]. Make sure that there are no unused intermediate registers.||TOP.srr(1615);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1615||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of mem_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1616);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1616||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of wb_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1617);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1617||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1618);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1618||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of mem_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1619);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1619||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 19 to 12 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1620);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1620||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1621);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1621||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 0 of _T_2127[31:0]. Either assign all bits or reduce the width of the signal.||TOP.srr(1622);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1622||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1625||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1626);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1626||miv_rv32ima_l1_ahb_int_xing_xing.v(71);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v'/linenumber/71
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1627);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1627||miv_rv32ima_l1_ahb_queue_14.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/224
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1635);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1635||miv_rv32ima_l1_ahb_queue_15.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/224
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1643);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1643||miv_rv32ima_l1_ahb_queue_16.v(173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/173
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1648);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1648||miv_rv32ima_l1_ahb_queue_17.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v'/linenumber/207
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1655);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1655||miv_rv32ima_l1_ahb_queue_18.v(122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v'/linenumber/122
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1657);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1657||miv_rv32ima_l1_ahb_int_xing.v(401);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v'/linenumber/401
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1658);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1658||miv_rv32ima_l1_ahb_queue_19.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/246
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1666);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1666||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/452
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1667);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1667||miv_rv32ima_l1_ahb_queue_20.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v'/linenumber/246
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1675);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1675||miv_rv32ima_l1_ahb_tl_to_ahb.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/452
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1676);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1676||miv_rv32ima_l1_ahb_queue_21.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v'/linenumber/132
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1677);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1677||miv_rv32ima_l1_ahb_queue_22.v(149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v'/linenumber/149
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1678);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1678||miv_rv32ima_l1_ahb_tl_error_error.v(444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v'/linenumber/444
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1679);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1679||miv_rv32ima_l1_ahb_queue_23.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v'/linenumber/134
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1680);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1680||miv_rv32ima_l1_ahb_queue_24.v(185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v'/linenumber/185
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1681);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1681||miv_rv32ima_l1_ahb_queue_25.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v'/linenumber/202
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1682);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1682||miv_rv32ima_l1_ahb_queue_26.v(151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v'/linenumber/151
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1683);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1683||miv_rv32ima_l1_ahb_queue_27.v(83);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v'/linenumber/83
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1684);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1684||miv_rv32ima_l1_ahb_capture_update_chain.v(448);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/448
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1685);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1685||miv_rv32ima_l1_ahb_capture_update_chain_1.v(542);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/542
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1686);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1686||miv_rv32ima_l1_ahb_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/357
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1687);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1687||miv_rv32ima_l1_ahb_negative_edge_latch.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/68
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1688);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1688||miv_rv32ima_l1_ahb_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1689);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1689||miv_rv32ima_l1_ahb_negative_edge_latch_2.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v'/linenumber/68
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1690);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1690||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(97);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/97
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1691||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(511);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/511
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(1692);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1692||miv_rv32ima_l1_ahb_core_risc_vahb_top.v(4214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v'/linenumber/4214
Implementation;Synthesis|| CG360 ||@W:Removing wire DRV_TDO, as there is no assignment to it.||TOP.srr(1701);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1701||miv_rv32ima_l1_ahb.v(99);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/99
Implementation;Synthesis|| CG360 ||@W:Removing wire io_debug_req_bits_addr, as there is no assignment to it.||TOP.srr(1702);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1702||miv_rv32ima_l1_ahb.v(112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/112
Implementation;Synthesis|| CG360 ||@W:Removing wire io_debug_req_bits_data, as there is no assignment to it.||TOP.srr(1703);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1703||miv_rv32ima_l1_ahb.v(113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/113
Implementation;Synthesis|| CG360 ||@W:Removing wire io_debug_req_bits_op, as there is no assignment to it.||TOP.srr(1704);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1704||miv_rv32ima_l1_ahb.v(114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/114
Implementation;Synthesis|| CG360 ||@W:Removing wire io_debug_req_ready, as there is no assignment to it.||TOP.srr(1705);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1705||miv_rv32ima_l1_ahb.v(115);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/115
Implementation;Synthesis|| CG360 ||@W:Removing wire io_debug_req_valid, as there is no assignment to it.||TOP.srr(1706);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1706||miv_rv32ima_l1_ahb.v(116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/116
Implementation;Synthesis|| CG360 ||@W:Removing wire io_debug_resp_bits_data, as there is no assignment to it.||TOP.srr(1707);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1707||miv_rv32ima_l1_ahb.v(117);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/117
Implementation;Synthesis|| CG360 ||@W:Removing wire io_debug_resp_bits_resp, as there is no assignment to it.||TOP.srr(1708);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1708||miv_rv32ima_l1_ahb.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/118
Implementation;Synthesis|| CG360 ||@W:Removing wire io_debug_resp_ready, as there is no assignment to it.||TOP.srr(1709);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1709||miv_rv32ima_l1_ahb.v(119);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/119
Implementation;Synthesis|| CG360 ||@W:Removing wire io_debug_resp_valid, as there is no assignment to it.||TOP.srr(1710);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1710||miv_rv32ima_l1_ahb.v(120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/120
Implementation;Synthesis|| CG360 ||@W:Removing wire dtm_req_ready, as there is no assignment to it.||TOP.srr(1711);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1711||miv_rv32ima_l1_ahb.v(148);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/148
Implementation;Synthesis|| CG360 ||@W:Removing wire dtm_req_valid, as there is no assignment to it.||TOP.srr(1712);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1712||miv_rv32ima_l1_ahb.v(149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/149
Implementation;Synthesis|| CG360 ||@W:Removing wire dtm_req_data, as there is no assignment to it.||TOP.srr(1713);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1713||miv_rv32ima_l1_ahb.v(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/150
Implementation;Synthesis|| CG360 ||@W:Removing wire dtm_resp_ready, as there is no assignment to it.||TOP.srr(1714);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1714||miv_rv32ima_l1_ahb.v(152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/152
Implementation;Synthesis|| CG360 ||@W:Removing wire dtm_resp_valid, as there is no assignment to it.||TOP.srr(1715);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1715||miv_rv32ima_l1_ahb.v(153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/153
Implementation;Synthesis|| CG360 ||@W:Removing wire dtm_resp_data, as there is no assignment to it.||TOP.srr(1716);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1716||miv_rv32ima_l1_ahb.v(154);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/154
Implementation;Synthesis|| CL157 ||@W:*Output DRV_TDO has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(1717);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1717||miv_rv32ima_l1_ahb.v(99);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1725);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1725||miv_rv32ima_l1_ahb_tl_to_ahb.v(530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/530
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1726);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1726||miv_rv32ima_l1_ahb_tl_to_ahb.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/60
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1727);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1727||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/530
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1728);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1728||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/60
Implementation;Synthesis|| CL138 ||@W:Removing register 'wb_reg_sfence' because it is only assigned 0 or its original value.||TOP.srr(1761);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1761||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_fp' because it is only assigned 0 or its original value.||TOP.srr(1762);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1762||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_rocc' because it is only assigned 0 or its original value.||TOP.srr(1763);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1763||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_wfd' because it is only assigned 0 or its original value.||TOP.srr(1764);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1764||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1783);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1783||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1791[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1784);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1784||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1785);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1785||miv_rv32ima_l1_ahb_csr_file.v(109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/109
Implementation;Synthesis|| CL246 ||@W:Input port bits 9 to 4 of io_mem_resp_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1796);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1796||miv_rv32ima_l1_ahb_ptw.v(71);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/71
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1797);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1797||miv_rv32ima_l1_ahb_frontend_frontend.v(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/470
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1798);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1798||miv_rv32ima_l1_ahb_frontend_frontend.v(74);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/74
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_resetVector[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1799);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1799||miv_rv32ima_l1_ahb_frontend_frontend.v(91);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/91
Implementation;Synthesis|| CL138 ||@W:Removing register 'state' because it is only assigned 0 or its original value.||TOP.srr(1802);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1802||miv_rv32ima_l1_ahb_tlb_1.v(361);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/361
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1807);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1807||miv_rv32ima_l1_ahb_i_cache_icache.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/60
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1808);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1808||miv_rv32ima_l1_ahb_i_cache_icache.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/60
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1809);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1809||miv_rv32ima_l1_ahb_i_cache_icache.v(61);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/61
Implementation;Synthesis|| CL246 ||@W:Input port bits 2 to 1 of io_tl_out_0_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1810);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1810||miv_rv32ima_l1_ahb_i_cache_icache.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/80
Implementation;Synthesis|| CL138 ||@W:Removing register 'state' because it is only assigned 0 or its original value.||TOP.srr(1821);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1821||miv_rv32ima_l1_ahb_tlb.v(655);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/655
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1830);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1830||miv_rv32ima_l1_ahb_d_cache_data_array.v(58);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/58
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1411[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1831);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1831||miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(489);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v'/linenumber/489
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1838);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1838||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1839);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1839||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_hart_in_0_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1840);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1840||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/63
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_dmi_in_0_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1841);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1841||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/80
Implementation;Synthesis|| CL246 ||@W:Input port bits 6 to 3 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1842);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1842||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1843);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1843||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 29 to 26 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1844);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1844||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/68
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 2 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1845);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1845||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/68
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1588[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1846);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1846||miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v'/linenumber/433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register _T_1681_0. Make sure that there are no unused intermediate registers.||TOP.srr(1847);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1847||miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v'/linenumber/433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register _T_1681_1. Make sure that there are no unused intermediate registers.||TOP.srr(1848);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1848||miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v'/linenumber/433
Implementation;Synthesis|| CL246 ||@W:Input port bits 30 to 16 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1857);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1857||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1858);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1858||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 30 to 26 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1859);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1859||miv_rv32ima_l1_ahb_tlplic_plic.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/63
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1860);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1860||miv_rv32ima_l1_ahb_tlplic_plic.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/63
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_1965[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1865);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1865||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(534);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/534
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of _T_2878[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1866);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1866||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 9 of _T_2687[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1867);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1867||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_2700[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1868);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1868||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 8 of _T_2687[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1869);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1869||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of _T_2687[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1870);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1870||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit _T_2687[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1871||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of _T_2687[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(1872);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1872||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL157 ||@W:*Output UTDODRV_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(1879);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1879||corejtagdebug.v(131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/131
Implementation;Synthesis|| CL157 ||@W:*Output UTDO_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(1880);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1880||corejtagdebug.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/132
Implementation;Synthesis|| CL157 ||@W:*Output BUSY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(1894);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1894||CoreAHBLSRAM_SramCtrlIf.v(91);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/91
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 16 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1902);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1902||CoreAHBLSRAM_AHBLSramIf.v(105);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/105
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||TOP.srr(1904);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1904||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||TOP.srr(1906);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1906||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||TOP.srr(1908);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1908||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||TOP.srr(1910);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1910||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S0[1:0] is unused||TOP.srr(1912);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1912||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S1[1:0] is unused||TOP.srr(1914);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1914||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S2[1:0] is unused||TOP.srr(1916);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1916||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S3[1:0] is unused||TOP.srr(1918);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1918||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S4[1:0] is unused||TOP.srr(1920);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1920||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S5[1:0] is unused||TOP.srr(1922);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1922||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S6[1:0] is unused||TOP.srr(1924);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1924||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S7[1:0] is unused||TOP.srr(1926);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1926||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S8[1:0] is unused||TOP.srr(1928);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1928||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S9[1:0] is unused||TOP.srr(1930);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1930||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S10[1:0] is unused||TOP.srr(1932);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1932||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S11[1:0] is unused||TOP.srr(1934);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1934||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S12[1:0] is unused||TOP.srr(1936);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1936||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S13[1:0] is unused||TOP.srr(1938);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1938||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S14[1:0] is unused||TOP.srr(1940);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1940||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S15[1:0] is unused||TOP.srr(1942);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1942||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S16[1:0] is unused||TOP.srr(1944);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1944||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1994);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1994||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1995);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1995||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1996);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1996||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1997);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1997||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1998);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/1998||CoreUARTapb.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/104
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2007);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2007||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||TOP.srr(2008);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2008||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2009||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||TOP.srr(2010);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2010||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL157 ||@W:*Output BUSY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(2034);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2034||CoreAHBLSRAM_SramCtrlIf.v(91);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/91
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 16 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(2041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2041||CoreAHBLSRAM_AHBLSramIf.v(105);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/105
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(2042);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2042||coregpio.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(2043);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2043||spi.v(70);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2044);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2044||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(2045);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2045||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2046);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2046||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(2047);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2047||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(2059);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2059||spi_rf.v(42);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/42
Implementation;Synthesis|| CL246 ||@W:Input port bits 27 to 20 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(2060);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2060||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/75
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS[1:0] is unused||TOP.srr(2061);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2061||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||TOP.srr(2077);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2077||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||TOP.srr(2079);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2079||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||TOP.srr(2081);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2081||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||TOP.srr(2083);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2083||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S0[1:0] is unused||TOP.srr(2085);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2085||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S1[1:0] is unused||TOP.srr(2087);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2087||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S2[1:0] is unused||TOP.srr(2089);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2089||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S3[1:0] is unused||TOP.srr(2091);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2091||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S4[1:0] is unused||TOP.srr(2093);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2093||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S5[1:0] is unused||TOP.srr(2095);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2095||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S6[1:0] is unused||TOP.srr(2097);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2097||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S7[1:0] is unused||TOP.srr(2099);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2099||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S8[1:0] is unused||TOP.srr(2101);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2101||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S9[1:0] is unused||TOP.srr(2103);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2103||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S10[1:0] is unused||TOP.srr(2105);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2105||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S11[1:0] is unused||TOP.srr(2107);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2107||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S12[1:0] is unused||TOP.srr(2109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2109||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S13[1:0] is unused||TOP.srr(2111);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2111||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S14[1:0] is unused||TOP.srr(2113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2113||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S15[1:0] is unused||TOP.srr(2115);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2115||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S16[1:0] is unused||TOP.srr(2117);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2117||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(2138);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2138||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(2139);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2139||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(2140);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2140||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(2141);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2141||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_16 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2256||coreahblite_matrix4x16.v(3626);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3626
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2257||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2258||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2259||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2260||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2261||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_9 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2262||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_8 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2263||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_5 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2264||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_4 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2265||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_3 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2266||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_2 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2267||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2268||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2269||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_16 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2270);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2270||coreahblite_matrix4x16.v(3626);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3626
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_15 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2271);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2271||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_14 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2272||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_13 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2273||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_12 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2274||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_11 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2275||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_9 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2276);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2276||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_7 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2277);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2277||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_6 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2278||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_5 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2279||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_4 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2280||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_3 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2281||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_2 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2282);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2282||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2283);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2283||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis|| BN132 ||@W:Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_1 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2284||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2285||miv_rv32ima_l1_ahb_async_queue_source.v(188);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/188
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2286||miv_rv32ima_l1_ahb_async_queue_sink.v(198);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/198
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2287||miv_rv32ima_l1_ahb_async_queue_source_1.v(168);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/168
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2288);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2288||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2289);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2289||miv_rv32ima_l1_ahb_async_queue_sink_1.v(193);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/193
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2290||miv_rv32ima_l1_ahb_async_queue_source_2.v(193);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/193
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2291||miv_rv32ima_l1_ahb_async_queue_sink_2.v(173);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/173
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_3__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2292||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2293||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_0__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2294||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| MO156 ||@W:RAM ram_address[13:0] removed due to constant propagation. ||TOP.srr(2302);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2302||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_param[1:0] removed due to constant propagation. ||TOP.srr(2303);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2303||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_size[3:0] removed due to constant propagation. ||TOP.srr(2304);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2304||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_source[1:0] removed due to constant propagation. ||TOP.srr(2305);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2305||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MT530 ||@W:Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock which controls 351 sequential elements including PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||TOP.srr(2477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2477||corejtagdebug_uj_jtag.v(210);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v'/linenumber/210
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2694);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2694||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2695);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2695||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| FA239 ||@W:ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP.srr(2700);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2700||miv_rv32ima_l1_ahb_d_cache_dcache.v(2005);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2005
Implementation;Synthesis|| FA239 ||@W:ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP.srr(2701);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2701||miv_rv32ima_l1_ahb_d_cache_dcache.v(2005);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2005
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both[3] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2703);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2703||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_both[2] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2704);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2704||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_both[1] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2705);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2705||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both[0] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2706);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2706||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_17[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_17[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2709);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2709||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_31[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_31[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2710);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2710||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_45[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_45[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2711);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2711||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_4[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2712);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2712||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_37[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_37[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2713);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2713||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_23[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_23[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2714);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2714||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_9[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2715);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2715||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_51[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_51[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2716);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2716||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2717);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2717||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2718);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2718||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2719);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2719||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2720);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2720||coregpio.v(424);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| MO160 ||@W:Register bit AHB_0.AHB_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.MEMORY2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2736);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2736||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit AHB_0.AHB_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.MEMORY2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2737);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2737||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2759);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2759||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2760);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2760||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2761);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2761||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis|| MO160 ||@W:Register bit burst_count_reg[4] (in view view:work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2768);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2768||coreahblsram_ahblsramif.v(268);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v'/linenumber/268
Implementation;Synthesis|| MO160 ||@W:Register bit burst_count_reg[3] (in view view:work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2769);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2769||coreahblsram_ahblsramif.v(268);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v'/linenumber/268
Implementation;Synthesis|| MO160 ||@W:Register bit burst_count_reg[2] (in view view:work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2770);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2770||coreahblsram_ahblsramif.v(268);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v'/linenumber/268
Implementation;Synthesis|| MO160 ||@W:Register bit burst_count_reg[1] (in view view:work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2771);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2771||coreahblsram_ahblsramif.v(268);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v'/linenumber/268
Implementation;Synthesis|| MO161 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2820);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2820||miv_rv32ima_l1_ahb_queue_7.v(195);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/195
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size\[0\][3] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2821);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2821||miv_rv32ima_l1_ahb_queue_7.v(195);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/195
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size\[0\][0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2822);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2822||miv_rv32ima_l1_ahb_queue_7.v(195);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/195
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2823||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2824);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2824||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[6] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2825);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2825||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[5] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2826);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2826||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2827);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2827||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2828);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2828||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2829);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2829||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2830);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2830||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2831);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2831||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| MO160 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2832);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2832||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| MO161 ||@W:Register bit error_TLBuffer.Queue_3.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2833);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2833||miv_rv32ima_l1_ahb_queue_26.v(181);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v'/linenumber/181
Implementation;Synthesis|| MO160 ||@W:Register bit error_TLBuffer.Queue_3.ram_size\[0\][3] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2834);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2834||miv_rv32ima_l1_ahb_queue_26.v(181);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v'/linenumber/181
Implementation;Synthesis|| MO160 ||@W:Register bit error_TLBuffer.Queue_3.ram_size\[0\][0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2835);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2835||miv_rv32ima_l1_ahb_queue_26.v(181);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v'/linenumber/181
Implementation;Synthesis|| MO160 ||@W:Register bit dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2850);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2850||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| MO160 ||@W:Register bit dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2851);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2851||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| MO160 ||@W:Register bit dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2852);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2852||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2853);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2853||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2854);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2854||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2855);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2855||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_2.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2856||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_3.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2857);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2857||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_4.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2858);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2858||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_5.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2859);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2859||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_6.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2860);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2860||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_7.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2861);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2861||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_8.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2862);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2862||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_9.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2863);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2863||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_10.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2864);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2864||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_11.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2865);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2865||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_12.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2866);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2866||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_13.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2867);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2867||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_14.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2868);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2868||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_15.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2869);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2869||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_27.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2870);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2870||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_28.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2871||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| FX107 ||@W:RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(2888);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2888||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(2889);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2889||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(2890);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2890||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(2891);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2891||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(2892);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2892||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| MO160 ||@W:Register bit probe_bits_address[5] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2897);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2897||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| MO160 ||@W:Register bit probe_bits_address[4] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2898);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2898||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| MO160 ||@W:Register bit probe_bits_address[3] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2899);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2899||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| MO160 ||@W:Register bit probe_bits_address[2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2900);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2900||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| MO160 ||@W:Register bit probe_bits_address[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2901);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2901||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| MO160 ||@W:Register bit probe_bits_address[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2902);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2902||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| MO160 ||@W:Register bit s1_req_cmd[4] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2903);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2903||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| MO160 ||@W:Register bit s1_req_tag[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2904);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2904||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| MO160 ||@W:Register bit pstore1_cmd[4] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2905);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2905||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| FX107 ||@W:RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(2910);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2910||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| FX107 ||@W:RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(2911);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2911||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| MO160 ||@W:Register bit elts_4_pc[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2913);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2913||miv_rv32ima_l1_ahb_shift_queue.v(609);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/609
Implementation;Synthesis|| MO160 ||@W:Register bit elts_4_pc[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2914);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2914||miv_rv32ima_l1_ahb_shift_queue.v(609);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/609
Implementation;Synthesis|| MO160 ||@W:Register bit elts_3_pc[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2915);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2915||miv_rv32ima_l1_ahb_shift_queue.v(609);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/609
Implementation;Synthesis|| MO160 ||@W:Register bit elts_3_pc[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2916);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2916||miv_rv32ima_l1_ahb_shift_queue.v(609);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/609
Implementation;Synthesis|| MO160 ||@W:Register bit elts_2_pc[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2917);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2917||miv_rv32ima_l1_ahb_shift_queue.v(609);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/609
Implementation;Synthesis|| MO160 ||@W:Register bit elts_2_pc[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2918);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2918||miv_rv32ima_l1_ahb_shift_queue.v(609);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/609
Implementation;Synthesis|| MO160 ||@W:Register bit elts_1_pc[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2919);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2919||miv_rv32ima_l1_ahb_shift_queue.v(609);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/609
Implementation;Synthesis|| MO160 ||@W:Register bit elts_1_pc[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2920);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2920||miv_rv32ima_l1_ahb_shift_queue.v(609);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/609
Implementation;Synthesis|| MO160 ||@W:Register bit elts_0_pc[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2921);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2921||miv_rv32ima_l1_ahb_shift_queue.v(609);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/609
Implementation;Synthesis|| MO160 ||@W:Register bit elts_0_pc[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2922);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2922||miv_rv32ima_l1_ahb_shift_queue.v(609);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/609
Implementation;Synthesis|| FX107 ||@W:RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(2923);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2923||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| FX107 ||@W:RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(2924);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2924||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[30] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2927);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2927||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[29] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2928);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2928||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[28] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2929);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2929||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[27] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2930);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2930||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[26] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2931);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2931||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[25] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2932);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2932||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[24] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2933);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2933||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[23] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2934);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2934||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[22] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2935);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2935||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[21] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2936);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2936||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[20] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2937);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2937||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[19] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2938);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2938||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[18] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2939);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2939||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[17] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2940);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2940||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[16] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2941);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2941||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[15] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2942);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2942||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[14] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2943);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2943||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[13] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2944);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2944||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[12] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2945);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2945||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[11] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2946);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2946||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[10] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2947);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2947||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[9] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2948);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2948||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[8] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2949);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2949||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[7] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2950);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2950||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[6] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2951);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2951||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[5] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2952);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2952||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit ex_cause[4] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2953);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2953||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit mem_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2954);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2954||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit mem_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2955);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2955||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit mem_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2956);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2956||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit mem_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2957);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2957||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit mem_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2958);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2958||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| MO160 ||@W:Register bit mem_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(2959);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/2959||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.PWRITE because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3051);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3051||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(3057);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3057||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(3058);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3058||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| BN132 ||@W:Removing instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[2] because it is equivalent to instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3110||rx_async.v(261);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[13] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3114||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3115);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3115||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[11] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3116||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[9] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3117);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3117||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[8] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3118||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[7] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3119);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3119||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[6] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3120||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3121||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[28] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3122||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[27] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3123);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3123||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[26] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3124||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[25] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3125);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3125||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[24] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3126||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[23] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3127);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3127||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[22] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3128);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3128||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[21] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3129);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3129||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[20] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3130);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3130||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[19] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3131||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[18] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3132||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[17] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3133);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3133||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[16] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3134||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[15] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3135);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3135||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[14] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3136||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[30] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3137||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[29] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3138);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3138||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.ex_reg_pc[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3139);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3139||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.mem_reg_pc[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3140);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3140||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3141);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3141||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[4] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3142);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3142||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3143);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3143||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3144);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3144||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3145);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3145||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3146||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3147);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3147||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3148);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3148||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3149||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[4] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3150||miv_rv32ima_l1_ahb_queue_9.v(255);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/255
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_3.ram_opcode[0][2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_3.ram_opcode[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3151||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_3.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3152||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_3.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3153||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_3.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3154);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3154||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_3.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3155||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[0][2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3156);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3156||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[0][1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3157);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3157||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[0][1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3158||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[0][0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3159);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3159||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.error.c.ram_size[0][3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.error.c.ram_size[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3160||miv_rv32ima_l1_ahb_queue_22.v(179);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v'/linenumber/179
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3161);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3161||miv_rv32ima_l1_ahb_async_queue_sink_1.v(324);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/324
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3162||miv_rv32ima_l1_ahb_async_queue_sink_1.v(324);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/324
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3163);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3163||miv_rv32ima_l1_ahb_async_queue_sink_1.v(324);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/324
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3164);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3164||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3165);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3165||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3166);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3166||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3167);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3167||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3168);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3168||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3169||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3170);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3170||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3171||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3172||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3173||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3174||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3175);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3175||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3176);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3176||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3177);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3177||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3178);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3178||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3179||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3180||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3181);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3181||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3182||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3183);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3183||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3184||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3185||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3186);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3186||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3187);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3187||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3188||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3189||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3190||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3191);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3191||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing instance IO_0.UART_0.UART_0.uUART.clear_parity_reg0 because it is equivalent to instance IO_0.UART_0.UART_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3192);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3192||coreuart.v(263);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\coreuart.v'/linenumber/263
Implementation;Synthesis|| BN132 ||@W:Removing instance IO_0.UART_0.UART_0.uUART.clear_framing_error_reg because it is equivalent to instance IO_0.UART_0.UART_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3193);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3193||coreuart.v(278);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\coreuart.v'/linenumber/278
Implementation;Synthesis|| BN132 ||@W:Removing instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[23] because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3194);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3194||coreahbtoapb3_apbaddrdata.v(136);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/136
Implementation;Synthesis|| BN132 ||@W:Removing instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[22] because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3195);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3195||coreahbtoapb3_apbaddrdata.v(136);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/136
Implementation;Synthesis|| BN132 ||@W:Removing instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[21] because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(3196);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3196||coreahbtoapb3_apbaddrdata.v(136);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/136
Implementation;Synthesis|| BW150 ||@W:Cannot forward annotate set_clock_groups command because clock uj_jtag_85|un1_duttck_inferred_clock cannot be found||TOP.srr(3329);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3329||null;null
Implementation;Synthesis|| MT246 ||@W:Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(3336);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3336||rcosc_rcosc_0_pf_osc.v(13);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\rcosc\rcosc_0\rcosc_rcosc_0_pf_osc.v'/linenumber/13
Implementation;Synthesis|| MT246 ||@W:Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(3337);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3337||init_monitor_init_monitor_0_pf_init_monitor.v(38);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v'/linenumber/38
Implementation;Synthesis|| MT420 ||@W:Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.iUDRCK.||TOP.srr(3340);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3340||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||TOP.srr(3354);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3354||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||TOP.srr(3356);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr'/linenumber/3356||null;null
Implementation;Compile;RootName:TOP
Implementation;Place and Route;RootName:TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||TOP_layout_log.log;liberoaction://open_report/file/TOP_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||TOP_generateBitstream.log;liberoaction://open_report/file/TOP_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:TOP
