<profile>

<section name = "Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_48_1'" level="0">
<item name = "Date">Wed Feb 26 23:19:23 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">image_kernel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.118 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.110 us, 0.110 us, 10, 10, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_48_1">9, 9, 4, 3, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 59, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 88, -</column>
<column name="Register">-, -, 306, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln48_fu_212_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln53_1_fu_279_p2">+, 0, 0, 13, 4, 2</column>
<column name="add_ln53_fu_250_p2">+, 0, 0, 11, 3, 1</column>
<column name="sub_ln53_fu_230_p2">-, 0, 0, 13, 4, 4</column>
<column name="icmp_ln48_fu_206_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 2, 4</column>
<column name="filter_address0_local">17, 4, 4, 16</column>
<column name="i_fu_66">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_reg_424">2, 0, 2, 0</column>
<column name="i_fu_66">2, 0, 2, 0</column>
<column name="icmp_ln48_reg_428">1, 0, 1, 0</column>
<column name="mux_case_014216_fu_70">32, 0, 32, 0</column>
<column name="mux_case_032243_fu_82">32, 0, 32, 0</column>
<column name="mux_case_097270_fu_94">32, 0, 32, 0</column>
<column name="mux_case_116225_fu_74">32, 0, 32, 0</column>
<column name="mux_case_134252_fu_86">32, 0, 32, 0</column>
<column name="mux_case_199279_fu_98">32, 0, 32, 0</column>
<column name="mux_case_2101288_fu_102">32, 0, 32, 0</column>
<column name="mux_case_218234_fu_78">32, 0, 32, 0</column>
<column name="mux_case_236261_fu_90">32, 0, 32, 0</column>
<column name="sub_ln53_reg_432">4, 0, 4, 0</column>
<column name="trunc_ln53_reg_437">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_48_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_48_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_48_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_48_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_48_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_48_1, return value</column>
<column name="filter_address0">out, 4, ap_memory, filter, array</column>
<column name="filter_ce0">out, 1, ap_memory, filter, array</column>
<column name="filter_q0">in, 32, ap_memory, filter, array</column>
<column name="mux_case_2101288_out">out, 32, ap_vld, mux_case_2101288_out, pointer</column>
<column name="mux_case_2101288_out_ap_vld">out, 1, ap_vld, mux_case_2101288_out, pointer</column>
<column name="mux_case_199279_out">out, 32, ap_vld, mux_case_199279_out, pointer</column>
<column name="mux_case_199279_out_ap_vld">out, 1, ap_vld, mux_case_199279_out, pointer</column>
<column name="mux_case_097270_out">out, 32, ap_vld, mux_case_097270_out, pointer</column>
<column name="mux_case_097270_out_ap_vld">out, 1, ap_vld, mux_case_097270_out, pointer</column>
<column name="mux_case_236261_out">out, 32, ap_vld, mux_case_236261_out, pointer</column>
<column name="mux_case_236261_out_ap_vld">out, 1, ap_vld, mux_case_236261_out, pointer</column>
<column name="mux_case_134252_out">out, 32, ap_vld, mux_case_134252_out, pointer</column>
<column name="mux_case_134252_out_ap_vld">out, 1, ap_vld, mux_case_134252_out, pointer</column>
<column name="mux_case_032243_out">out, 32, ap_vld, mux_case_032243_out, pointer</column>
<column name="mux_case_032243_out_ap_vld">out, 1, ap_vld, mux_case_032243_out, pointer</column>
<column name="mux_case_218234_out">out, 32, ap_vld, mux_case_218234_out, pointer</column>
<column name="mux_case_218234_out_ap_vld">out, 1, ap_vld, mux_case_218234_out, pointer</column>
<column name="mux_case_116225_out">out, 32, ap_vld, mux_case_116225_out, pointer</column>
<column name="mux_case_116225_out_ap_vld">out, 1, ap_vld, mux_case_116225_out, pointer</column>
<column name="mux_case_014216_out">out, 32, ap_vld, mux_case_014216_out, pointer</column>
<column name="mux_case_014216_out_ap_vld">out, 1, ap_vld, mux_case_014216_out, pointer</column>
</table>
</item>
</section>
</profile>
