// Seed: 563413629
module module_0 (
    input  wire id_0,
    output wor  id_1,
    input  wand id_2,
    output tri  id_3,
    input  wor  id_4,
    input  tri0 id_5,
    input  wire id_6,
    input  wand id_7,
    output wire id_8,
    output wire id_9,
    input  wand id_10,
    input  tri0 id_11
);
  uwire id_13 = id_6 || id_0 ? 1'b0 : id_5;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input wor id_2
);
  assign id_0 = 1;
  module_0(
      id_2, id_0, id_1, id_0, id_2, id_1, id_2, id_2, id_0, id_0, id_1, id_2
  );
endmodule
