#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Jan 12 13:51:42 2025
# Process ID: 9004
# Current directory: C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21332 C:\Users\gabri\OneDrive\Documentos\GitHub\G23SED\FPGA\GLOBAL_V1\ESTRUCTURAL_1_2\DISPLAY.xpr
# Log file: C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_1_2/vivado.log
# Journal file: C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_1_2\vivado.jou
# Running On        :LAPTOP-I6E0CIJ5
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-7300HQ CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :4
# Host memory       :8467 MB
# Swap memory       :1997 MB
# Total Virtual     :10464 MB
# Available Virtual :3049 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_1_2/DISPLAY.xpr
update_compile_order -fileset sources_1
import_files {C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/demux_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/case_tcy_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/punt_total_prueba.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/demux.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/caso_yahtz.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/punt_glob_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/imports/new/case_i_ns_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/caso_fullh_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/caso_yahtz_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/case_escaleras.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/case_tcy.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/caso_magico_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/case_tcy_prueba.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/caso_magico.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/arrayofinteger6.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/select_case.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/caso_fullh.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/caso_turnos.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/case_escaleras_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/punt_glob.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/punt_total.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/entid_glob_lista.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/caso_turnos_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/demux_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/filtro_retraso_boton_tb.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/conversion_datos.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/imports/new/case_i_ns.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sources_1/new/filtro_retraso_boton.vhd C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/punt_global/punt_global.srcs/sim_1/new/punt_total_tb.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
