<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">15.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_aecf830508d23262985d43a7b64360cb.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUDisassembler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUDisassembler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPUDisassembler.hpp - Disassembler for AMDGPU ISA -----*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// This file contains declaration for AMDGPU ISA disassembler</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DataExtractor_8h.html">llvm/Support/DataExtractor.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MCInst;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MCOperand;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>MCSubtargetInfo;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>Twine;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// Exposes an interface expected by autogenerated code in</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// FixedLenDecoderEmitter</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html">   34</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <a class="code" href="classuint64__t.html">uint64_t</a> Lo = 0;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <a class="code" href="classuint64__t.html">uint64_t</a> Hi = 0;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="classllvm_1_1DecoderUInt128.html#aa6c88cec094b2133f09c31336cd14d92">DecoderUInt128</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#aa45590c83fc19251c46d68d73535e3b3">   41</a></span>&#160;  <a class="code" href="classllvm_1_1DecoderUInt128.html#aa45590c83fc19251c46d68d73535e3b3">DecoderUInt128</a>(<a class="code" href="classuint64__t.html">uint64_t</a> Lo, <a class="code" href="classuint64__t.html">uint64_t</a> Hi = 0) : Lo(Lo), Hi(Hi) {}</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#a024add252080f0ada644c83c4e732cba">   42</a></span>&#160;  <span class="keyword">operator</span> bool()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Lo || Hi; }</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#afb2e457a4970382fcb9333b39f8086d2">   43</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1DecoderUInt128.html#afb2e457a4970382fcb9333b39f8086d2">insertBits</a>(<a class="code" href="classuint64__t.html">uint64_t</a> SubBits, <span class="keywordtype">unsigned</span> BitPosition, <span class="keywordtype">unsigned</span> NumBits) {</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumBits &amp;&amp; NumBits &lt;= 64);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SubBits &gt;&gt; 1 &gt;&gt; (NumBits - 1) == 0);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BitPosition &lt; 128);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordflow">if</span> (BitPosition &lt; 64) {</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;      Lo |= SubBits &lt;&lt; BitPosition;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;      Hi |= SubBits &gt;&gt; 1 &gt;&gt; (63 - BitPosition);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;      Hi |= SubBits &lt;&lt; (BitPosition - 64);</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    }</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  }</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#aafdc121ba6905d2b6d91b2b443662b33">   54</a></span>&#160;  <a class="code" href="classuint64__t.html">uint64_t</a> <a class="code" href="classllvm_1_1DecoderUInt128.html#aafdc121ba6905d2b6d91b2b443662b33">extractBitsAsZExtValue</a>(<span class="keywordtype">unsigned</span> NumBits,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                  <span class="keywordtype">unsigned</span> BitPosition)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumBits &amp;&amp; NumBits &lt;= 64);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BitPosition &lt; 128);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="classuint64__t.html">uint64_t</a> Val;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">if</span> (BitPosition &lt; 64)</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      Val = Lo &gt;&gt; BitPosition | Hi &lt;&lt; 1 &lt;&lt; (63 - BitPosition);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;      Val = Hi &gt;&gt; (BitPosition - 64);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">return</span> Val &amp; ((<a class="code" href="classuint64__t.html">uint64_t</a>(2) &lt;&lt; (NumBits - 1)) - 1);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  }</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#a6a24d18e126fbefc9aea6656bd55d2ad">   65</a></span>&#160;  <a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> <a class="code" href="classllvm_1_1DecoderUInt128.html#a6a24d18e126fbefc9aea6656bd55d2ad">operator&amp;</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> &amp;<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1DecoderUInt128.html#aa6c88cec094b2133f09c31336cd14d92">DecoderUInt128</a>(Lo &amp; <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.Lo, Hi &amp; <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.Hi);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  }</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#a65852f2fad7481343d098b40e3997d32">   68</a></span>&#160;  <a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> <a class="code" href="classllvm_1_1DecoderUInt128.html#a65852f2fad7481343d098b40e3997d32">operator&amp;</a>(<span class="keyword">const</span> <a class="code" href="classuint64__t.html">uint64_t</a> &amp;<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span> &amp; <a class="code" href="classllvm_1_1DecoderUInt128.html#aa6c88cec094b2133f09c31336cd14d92">DecoderUInt128</a>(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  }</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#a37a2b332e1ed7e3ad7922e733fce7c5d">   71</a></span>&#160;  <a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> <a class="code" href="classllvm_1_1DecoderUInt128.html#a37a2b332e1ed7e3ad7922e733fce7c5d">operator~</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1DecoderUInt128.html#aa6c88cec094b2133f09c31336cd14d92">DecoderUInt128</a>(~Lo, ~Hi); }</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#a0b52cb19f999e4433aecf6a2673cc401">   72</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1DecoderUInt128.html#a0b52cb19f999e4433aecf6a2673cc401">operator==</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> &amp;<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>) {</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> Lo == <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.Lo &amp;&amp; Hi == <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.Hi;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  }</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#a5112fe17f3c1174ea9fe7253808e8355">   75</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1DecoderUInt128.html#a5112fe17f3c1174ea9fe7253808e8355">operator!=</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> &amp;<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">return</span> Lo != <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.Lo || Hi != <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.Hi;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  }</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#ac758fa11dee11348f19f3f33898b4bd0">   78</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1DecoderUInt128.html#ac758fa11dee11348f19f3f33898b4bd0">operator!=</a>(<span class="keyword">const</span> <span class="keywordtype">int</span> &amp;<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>) {</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span> *<span class="keyword">this</span> != <a class="code" href="classllvm_1_1DecoderUInt128.html#aa6c88cec094b2133f09c31336cd14d92">DecoderUInt128</a>(<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  }</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1DecoderUInt128.html#a9449e408076c983c2bad412892706397">   81</a></span>&#160;  <span class="keyword">friend</span> <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="classllvm_1_1DecoderUInt128.html#a9449e408076c983c2bad412892706397">operator&lt;&lt;</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> &amp;<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>) {</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">return</span> OS &lt;&lt; <a class="code" href="classllvm_1_1APInt.html">APInt</a>(128, {<a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.Lo, <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.Hi});</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;};</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// AMDGPUDisassembler</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html">   90</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  std::unique_ptr&lt;MCInstrInfo const&gt; <span class="keyword">const</span> MCII;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;MRI;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> TargetMaxInstBytes;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">mutable</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">mutable</span> <a class="code" href="classuint32__t.html">uint32_t</a> Literal;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keyword">mutable</span> <span class="keywordtype">bool</span> HasLiteral;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">AMDGPUDisassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                     <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <span class="keyword">const</span> *MCII);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a94d3b563775fcf320d994bcd8aa646ce">~AMDGPUDisassembler</a>() <span class="keyword">override</span> = <span class="keywordflow">default</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">getInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classuint64__t.html">uint64_t</a> &amp;Size,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, <a class="code" href="classuint64__t.html">uint64_t</a> Address,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(<span class="keywordtype">unsigned</span> RegClassID) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> RegId) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<span class="keywordtype">unsigned</span> RegClassID, <span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<span class="keywordtype">unsigned</span> SRegClassID, <span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(<span class="keywordtype">unsigned</span> V, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a>&amp; ErrMsg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> InsnType&gt;</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">  117</a></span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">tryDecodeInst</a>(<span class="keyword">const</span> uint8_t *Table, <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, InsnType Inst,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                             <a class="code" href="classuint64__t.html">uint64_t</a> Address)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == 0);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() == 0);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> TmpInst;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    HasLiteral = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> SavedBytes = Bytes;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">if</span> (decodeInstruction(Table, TmpInst, Inst, Address, <span class="keyword">this</span>, <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)) {</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = TmpInst;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    }</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    Bytes = SavedBytes;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;DecodeStatus&gt;</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2e7182517852f5d22ee8af6253d2a2c2">onSymbolStart</a>(<a class="code" href="structllvm_1_1SymbolInfoTy.html">SymbolInfoTy</a> &amp;<a class="code" href="namespacellvm_1_1ARMBuildAttrs.html#aea10ca6bf098a425d51ac7fe65d30ed6aa10cda45fcbf7c8c9804e4e4d2e1bcdf">Symbol</a>, <a class="code" href="classuint64__t.html">uint64_t</a> &amp;Size,</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                       <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes,</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                       <a class="code" href="classuint64__t.html">uint64_t</a> Address,</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                       <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CStream) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af9738925d86bcc9b954e0d4d2da184db">decodeKernelDescriptor</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> KdName, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes,</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                      <a class="code" href="classuint64__t.html">uint64_t</a> KdAddress) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a366bce3cc6bb17db7ee841e6095dcbe9">decodeKernelDescriptorDirective</a>(<a class="code" href="classllvm_1_1DataExtractor_1_1Cursor.html">DataExtractor::Cursor</a> &amp;Cursor,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                  <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> &amp;KdStream) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// Decode as directives that handle COMPUTE_PGM_RSRC1.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// \param FourByteBuffer - Bytes holding contents of COMPUTE_PGM_RSRC1.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// \param KdStream       - Stream to write the disassembled directives to.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  <span class="comment">// NOLINTNEXTLINE(readability-identifier-naming)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5f1475a1beaab778e3c0b31f3f8bfba9">decodeCOMPUTE_PGM_RSRC1</a>(<a class="code" href="classuint32__t.html">uint32_t</a> FourByteBuffer,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                       <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> &amp;KdStream) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// Decode as directives that handle COMPUTE_PGM_RSRC2.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  /// \param FourByteBuffer - Bytes holding contents of COMPUTE_PGM_RSRC2.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// \param KdStream       - Stream to write the disassembled directives to.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span>  <span class="comment">// NOLINTNEXTLINE(readability-identifier-naming)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a44085beec99e0f0a985509c9b251160a">decodeCOMPUTE_PGM_RSRC2</a>(<a class="code" href="classuint32__t.html">uint32_t</a> FourByteBuffer,</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                       <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> &amp;KdStream) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8a4d4471e0bb36e9f50152ebcab9782">convertEXPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa770ba43af1dceac87430862513f9b16">convertVINTERPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a291c11ef1439ea1bb728571bc93c656d">convertFMAanyK</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> ImmLitIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">convertSDWAInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">convertMIMGInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5ecd1db725784618a2233d1a8fdcab0f">convertVOP3DPPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">convertVOP3PDPPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">convertVOPCDPPInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">decodeOperand_VGPR_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">decodeOperand_VRegOrLds_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">decodeOperand_VS_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">decodeOperand_VS_64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">decodeOperand_VS_128</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">decodeOperand_VSrc16</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">decodeOperand_VSrcV216</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9255d7d7d9bd59d3c326be6291de3103">decodeOperand_VSrcV232</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">decodeOperand_VReg_64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">decodeOperand_VReg_96</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">decodeOperand_VReg_128</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">decodeOperand_VReg_256</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">decodeOperand_VReg_512</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac52c3d4b34cad217d5b9c8759a818732">decodeOperand_VReg_1024</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">decodeOperand_SReg_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">decodeOperand_SReg_32_XM0_XEXEC</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">decodeOperand_SReg_32_XEXEC_HI</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">decodeOperand_SRegOrLds_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">decodeOperand_SReg_64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">decodeOperand_SReg_64_XEXEC</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">decodeOperand_SReg_128</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">decodeOperand_SReg_256</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">decodeOperand_SReg_512</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">decodeOperand_AGPR_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac9ca9966c776d15f746001df0b35eae8">decodeOperand_AReg_64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">decodeOperand_AReg_128</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a742aaaf12f13754d773e83ba3ac1db32">decodeOperand_AReg_256</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">decodeOperand_AReg_512</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">decodeOperand_AReg_1024</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">decodeOperand_AV_32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">decodeOperand_AV_64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac8b5ad6a75171d7910168e63f6aeb67c">decodeOperand_AV_128</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b8893002c991e8673147605532bcf89">decodeOperand_AVDst_128</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2bb924b5364e9f86892385e4db200dd7">decodeOperand_AVDst_512</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">  208</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> {</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">  209</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>,</div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">  210</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>,</div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">  211</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>,</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">  212</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>,</div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">  213</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">OPW160</a>,</div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">  214</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>,</div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">  215</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>,</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">  216</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>,</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">  217</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>,</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">  218</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>,</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">  219</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>,</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">  220</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>,</div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">  221</a></span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  };</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">getAgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">decodeFPImmed</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a7bc1d16f7c74d8204bf3ab1f4d5c0998">decodeMandatoryLiteralConstant</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">decodeLiteralConstant</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af2890af7614b2575d6f106c1d009573a">decodeSrcOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                        <span class="keywordtype">bool</span> MandatoryLiteral = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">decodeDstOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a4ae2e98f9553b452f8c2b5107a8cb16a">decodeVOPDDstYOp</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">decodeSDWASrc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">decodeSDWASrc16</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">decodeSDWASrc32</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">decodeSDWAVopcDst</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">decodeBoolReg</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(<span class="keywordtype">unsigned</span> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a38e63b820366b6b6c6e88cfc08f37669">  250</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a38e63b820366b6b6c6e88cfc08f37669">getMCII</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> MCII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(); }</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">isVI</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae2163e267c5265155b8e5ac1f9306fdc">isGFX90A</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a347423b9fcc60e76ff31a10a90bd5840">isGFX11</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;};</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// AMDGPUSymbolizer</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html">  268</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUSymbolizer.html">AMDGPUSymbolizer</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> {</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordtype">void</span> *DisInfo;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  std::vector&lt;uint64_t&gt; ReferencedAddresses;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#a70de8ee85411894e7911e34e0d8020d0">  274</a></span>&#160;  <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html#a70de8ee85411894e7911e34e0d8020d0">AMDGPUSymbolizer</a>(<a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;<a class="code" href="classllvm_1_1MCSymbolizer.html#ae7ae949c9f9c53c3e6e8c29799753c01">Ctx</a>, std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;<a class="code" href="classllvm_1_1MCSymbolizer.html#a65399cf3fad4593f48477a0962ddd074">RelInfo</a>,</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                   <span class="keywordtype">void</span> *disInfo)</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                   : <a class="code" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a>(<a class="code" href="classllvm_1_1MCSymbolizer.html#ae7ae949c9f9c53c3e6e8c29799753c01">Ctx</a>, <a class="code" href="namespacestd.html">std</a>::<a class="code" href="namespacellvm.html#abfc9c7ecf70f66901e439f7c04ef3dbb">move</a>(<a class="code" href="classllvm_1_1MCSymbolizer.html#a65399cf3fad4593f48477a0962ddd074">RelInfo</a>)), DisInfo(disInfo) {}</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html#a6c8e8592c8a9a236312224fb457fc834">tryAddingSymbolicOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream,</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>, <a class="code" href="classuint64__t.html">uint64_t</a> Address, <span class="keywordtype">bool</span> IsBranch,</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                <a class="code" href="classuint64__t.html">uint64_t</a> Offset, <a class="code" href="classuint64__t.html">uint64_t</a> OpSize,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                <a class="code" href="classuint64__t.html">uint64_t</a> InstSize) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95">tryAddingPcLoadReferenceComment</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream,</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                       int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                       <a class="code" href="classuint64__t.html">uint64_t</a> Address) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#a9203e8c32b6d03029303504a402a3df4">  287</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint64_t&gt;</a> <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html#a9203e8c32b6d03029303504a402a3df4">getReferencedAddresses</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">return</span> ReferencedAddresses;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  }</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;};</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_AMDGPU_DISASSEMBLER_AMDGPUDISASSEMBLER_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a32f73e787f141094d0aa638db8653ec8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">llvm::AMDGPUDisassembler::decodeSDWASrc32</a></div><div class="ttdeci">MCOperand decodeSDWASrc32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01690">AMDGPUDisassembler.cpp:1690</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html_a6c8e8592c8a9a236312224fb457fc834"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a6c8e8592c8a9a236312224fb457fc834">llvm::AMDGPUSymbolizer::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, raw_ostream &amp;cStream, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t OpSize, uint64_t InstSize) override</div><div class="ttdoc">Try to add a symbolic operand instead of Value to the MCInst.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02122">AMDGPUDisassembler.cpp:2122</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a21fb13d7f0bcb1101375a9dc0373b9e5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">llvm::AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_64_XEXEC(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01251">AMDGPUDisassembler.cpp:1251</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aabd280f4da00c497a17a8f47f7bd8cc5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">llvm::AMDGPUDisassembler::convertDPP8Inst</a></div><div class="ttdeci">DecodeStatus convertDPP8Inst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00791">AMDGPUDisassembler.cpp:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a94d3b563775fcf320d994bcd8aa646ce"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a94d3b563775fcf320d994bcd8aa646ce">llvm::AMDGPUDisassembler::~AMDGPUDisassembler</a></div><div class="ttdeci">~AMDGPUDisassembler() override=default</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa1f86792a963f9f4465f83450bcd1153"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32_XM0_XEXEC(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01228">AMDGPUDisassembler.cpp:1228</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_aa6c88cec094b2133f09c31336cd14d92"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#aa6c88cec094b2133f09c31336cd14d92">llvm::DecoderUInt128::DecoderUInt128</a></div><div class="ttdeci">DecoderUInt128()=default</div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00105">IRTranslator.cpp:105</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolizer_html_ae7ae949c9f9c53c3e6e8c29799753c01"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html#ae7ae949c9f9c53c3e6e8c29799753c01">llvm::MCSymbolizer::Ctx</a></div><div class="ttdeci">MCContext &amp; Ctx</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00041">MCSymbolizer.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a3fb44ceb40a222dbbf19b4e40ae67d3b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">llvm::AMDGPUDisassembler::decodeOperand_SReg_256</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_256(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01259">AMDGPUDisassembler.cpp:1259</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa770ba43af1dceac87430862513f9b16"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa770ba43af1dceac87430862513f9b16">llvm::AMDGPUDisassembler::convertVINTERPInst</a></div><div class="ttdeci">DecodeStatus convertVINTERPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00720">AMDGPUDisassembler.cpp:720</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a366bce3cc6bb17db7ee841e6095dcbe9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a366bce3cc6bb17db7ee841e6095dcbe9">llvm::AMDGPUDisassembler::decodeKernelDescriptorDirective</a></div><div class="ttdeci">DecodeStatus decodeKernelDescriptorDirective(DataExtractor::Cursor &amp;Cursor, ArrayRef&lt; uint8_t &gt; Bytes, raw_string_ostream &amp;KdStream) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01920">AMDGPUDisassembler.cpp:1920</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a90e38d94c0c1b7587c8f2abf8d3817ed"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">llvm::AMDGPUDisassembler::decodeDstOp</a></div><div class="ttdeci">MCOperand decodeDstOp(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01546">AMDGPUDisassembler.cpp:1546</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">llvm::AMDGPUDisassembler::OpWidthTy</a></div><div class="ttdeci">OpWidthTy</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00208">AMDGPUDisassembler.h:208</a></div></div>
<div class="ttc" id="aMCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00076">MCContext.h:76</a></div></div>
<div class="ttc" id="astructllvm_1_1SymbolInfoTy_html"><div class="ttname"><a href="structllvm_1_1SymbolInfoTy.html">llvm::SymbolInfoTy</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00033">MCDisassembler.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a9ae5e8963a65d13f5c87f38725b286fe"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">llvm::AMDGPUDisassembler::decodeFPImmed</a></div><div class="ttdeci">static MCOperand decodeFPImmed(OpWidthTy Width, unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01382">AMDGPUDisassembler.cpp:1382</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a7297f920e9ff94394d81719b75080ecb"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">llvm::AMDGPUDisassembler::isVI</a></div><div class="ttdeci">bool isVI() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01726">AMDGPUDisassembler.cpp:1726</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an std::string.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00632">raw_ostream.h:632</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_adae4bf9c24a1f20e4ad36d42620f6e7a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">llvm::AMDGPUDisassembler::getTtmpClassId</a></div><div class="ttdeci">unsigned getTtmpClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01468">AMDGPUDisassembler.cpp:1468</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae2163e267c5265155b8e5ac1f9306fdc"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae2163e267c5265155b8e5ac1f9306fdc">llvm::AMDGPUDisassembler::isGFX90A</a></div><div class="ttdeci">bool isGFX90A() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01732">AMDGPUDisassembler.cpp:1732</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5f1475a1beaab778e3c0b31f3f8bfba9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5f1475a1beaab778e3c0b31f3f8bfba9">llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC1</a></div><div class="ttdeci">DecodeStatus decodeCOMPUTE_PGM_RSRC1(uint32_t FourByteBuffer, raw_string_ostream &amp;KdStream) const</div><div class="ttdoc">Decode as directives that handle COMPUTE_PGM_RSRC1.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01767">AMDGPUDisassembler.cpp:1767</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab9c9f9be5e439d07443ad92852b18f06"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">llvm::AMDGPUDisassembler::isGFX9</a></div><div class="ttdeci">bool isGFX9() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01730">AMDGPUDisassembler.cpp:1730</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a02141c9f27620dbc6cccfcae8abe4d56"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">llvm::AMDGPUDisassembler::decodeOperand_VS_128</a></div><div class="ttdeci">MCOperand decodeOperand_VS_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01120">AMDGPUDisassembler.cpp:1120</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html">llvm::AMDGPUSymbolizer</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00268">AMDGPUDisassembler.h:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa416e0bf10b88fff8616df9053ef17c2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">llvm::AMDGPUDisassembler::convertMIMGInst</a></div><div class="ttdeci">DecodeStatus convertMIMGInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00834">AMDGPUDisassembler.cpp:834</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_aa45590c83fc19251c46d68d73535e3b3"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#aa45590c83fc19251c46d68d73535e3b3">llvm::DecoderUInt128::DecoderUInt128</a></div><div class="ttdeci">DecoderUInt128(uint64_t Lo, uint64_t Hi=0)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00041">AMDGPUDisassembler.h:41</a></div></div>
<div class="ttc" id="aAPInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a7ab10b2d0f25581b3fc631599e5adad2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">llvm::AMDGPUDisassembler::decodeOperand_AReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01157">AMDGPUDisassembler.cpp:1157</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a0239f97af5732826b37f77001e28d4cf"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32_XEXEC_HI(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01234">AMDGPUDisassembler.cpp:1234</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html_a768aa0c6497b97983622dfda59705b95"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95">llvm::AMDGPUSymbolizer::tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">void tryAddingPcLoadReferenceComment(raw_ostream &amp;cStream, int64_t Value, uint64_t Address) override</div><div class="ttdoc">Try to add a comment on the PC-relative load.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02150">AMDGPUDisassembler.cpp:2150</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ad1bbaf8f762d31654b6a7580783122f5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad1bbaf8f762d31654b6a7580783122f5">llvm::AMDGPUDisassembler::hasArchitectedFlatScratch</a></div><div class="ttdeci">bool hasArchitectedFlatScratch() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01753">AMDGPUDisassembler.cpp:1753</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_afb2e457a4970382fcb9333b39f8086d2"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#afb2e457a4970382fcb9333b39f8086d2">llvm::DecoderUInt128::insertBits</a></div><div class="ttdeci">void insertBits(uint64_t SubBits, unsigned BitPosition, unsigned NumBits)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00043">AMDGPUDisassembler.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_a0b52cb19f999e4433aecf6a2673cc401"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#a0b52cb19f999e4433aecf6a2673cc401">llvm::DecoderUInt128::operator==</a></div><div class="ttdeci">bool operator==(const DecoderUInt128 &amp;RHS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00072">AMDGPUDisassembler.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a87b8bfbbe9d8f7146d7f20a5fb42efd0"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a></div><div class="ttdeci">Value * RHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00076">X86PartialReduction.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a9481f68151f53dba0f1e3416819e6e26"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">llvm::AMDGPUDisassembler::decodeSDWAVopcDst</a></div><div class="ttdeci">MCOperand decodeSDWAVopcDst(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01694">AMDGPUDisassembler.cpp:1694</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a2bb924b5364e9f86892385e4db200dd7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2bb924b5364e9f86892385e4db200dd7">llvm::AMDGPUDisassembler::decodeOperand_AVDst_512</a></div><div class="ttdeci">MCOperand decodeOperand_AVDst_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01191">AMDGPUDisassembler.cpp:1191</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a4cfa93abf00f463c320ff9b5fb940583"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">llvm::AMDGPUDisassembler::decodeBoolReg</a></div><div class="ttdeci">MCOperand decodeBoolReg(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01721">AMDGPUDisassembler.cpp:1721</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html">llvm::AMDGPUDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00090">AMDGPUDisassembler.h:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a168a8034e9e01207fb71a39bde063d7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">llvm::AMDGPUDisassembler::decodeSpecialReg64</a></div><div class="ttdeci">MCOperand decodeSpecialReg64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01614">AMDGPUDisassembler.cpp:1614</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolizer_html"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html">llvm::MCSymbolizer</a></div><div class="ttdoc">Symbolize and annotate disassembled instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00039">MCSymbolizer.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">llvm::AMDGPUDisassembler::OPW512</a></div><div class="ttdeci">@ OPW512</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00215">AMDGPUDisassembler.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5644b951ba03ca15f33f39d1edccb465"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">llvm::AMDGPUDisassembler::decodeOperand_AV_32</a></div><div class="ttdeci">MCOperand decodeOperand_AV_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01173">AMDGPUDisassembler.cpp:1173</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab69538816d5c5b8eb940db413328db1c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">llvm::AMDGPUDisassembler::decodeOperand_VReg_96</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_96(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01201">AMDGPUDisassembler.cpp:1201</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a38e63b820366b6b6c6e88cfc08f37669"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a38e63b820366b6b6c6e88cfc08f37669">llvm::AMDGPUDisassembler::getMCII</a></div><div class="ttdeci">const MCInstrInfo * getMCII() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00250">AMDGPUDisassembler.h:250</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a40c6ec88b07c8f5dcfecacabe3007ecf"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a40c6ec88b07c8f5dcfecacabe3007ecf">llvm::AMDGPUDisassembler::isGFX9Plus</a></div><div class="ttdeci">bool isGFX9Plus() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01736">AMDGPUDisassembler.cpp:1736</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">llvm::AMDGPUDisassembler::OPW_LAST_</a></div><div class="ttdeci">@ OPW_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00220">AMDGPUDisassembler.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a16d28a91d7aca8ef06fa3e2533047f0b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">llvm::AMDGPUDisassembler::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(unsigned RegClassID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01042">AMDGPUDisassembler.cpp:1042</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">llvm::AMDGPUDisassembler::OPWV232</a></div><div class="ttdeci">@ OPWV232</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00219">AMDGPUDisassembler.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af564aa8a41fb212e8dfc8856ef35c871"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">llvm::AMDGPUDisassembler::createSRegOperand</a></div><div class="ttdeci">MCOperand createSRegOperand(unsigned SRegClassID, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01073">AMDGPUDisassembler.cpp:1073</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af0ba7fd705011b4b930159c49f15b644"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af0ba7fd705011b4b930159c49f15b644">llvm::AMDGPUDisassembler::convertVOPCDPPInst</a></div><div class="ttdeci">DecodeStatus convertVOPCDPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01002">AMDGPUDisassembler.cpp:1002</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a4ae2e98f9553b452f8c2b5107a8cb16a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4ae2e98f9553b452f8c2b5107a8cb16a">llvm::AMDGPUDisassembler::decodeVOPDDstYOp</a></div><div class="ttdeci">MCOperand decodeVOPDDstYOp(MCInst &amp;Inst, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01568">AMDGPUDisassembler.cpp:1568</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">llvm::AMDGPUDisassembler::OPWV216</a></div><div class="ttdeci">@ OPWV216</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00218">AMDGPUDisassembler.h:218</a></div></div>
<div class="ttc" id="aMCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a580013516c561c9f3534c5fd3f67f60c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">llvm::AMDGPUDisassembler::decodeOperand_VReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01205">AMDGPUDisassembler.cpp:1205</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdeci">@ Success</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00112">MCDisassembler.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a559f9eb650add15b0119773f3edf6ce9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">llvm::AMDGPUDisassembler::decodeOperand_AV_64</a></div><div class="ttdeci">MCOperand decodeOperand_AV_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01177">AMDGPUDisassembler.cpp:1177</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_a6a24d18e126fbefc9aea6656bd55d2ad"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#a6a24d18e126fbefc9aea6656bd55d2ad">llvm::DecoderUInt128::operator&amp;</a></div><div class="ttdeci">DecoderUInt128 operator&amp;(const DecoderUInt128 &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00065">AMDGPUDisassembler.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">llvm::AMDGPUDisassembler::OPW_FIRST_</a></div><div class="ttdeci">@ OPW_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00221">AMDGPUDisassembler.h:221</a></div></div>
<div class="ttc" id="aMCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">llvm::AMDGPUDisassembler::OPW16</a></div><div class="ttdeci">@ OPW16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00217">AMDGPUDisassembler.h:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a742aaaf12f13754d773e83ba3ac1db32"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a742aaaf12f13754d773e83ba3ac1db32">llvm::AMDGPUDisassembler::decodeOperand_AReg_256</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_256(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01161">AMDGPUDisassembler.cpp:1161</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00054">raw_ostream.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a347423b9fcc60e76ff31a10a90bd5840"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a347423b9fcc60e76ff31a10a90bd5840">llvm::AMDGPUDisassembler::isGFX11</a></div><div class="ttdeci">bool isGFX11() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01744">AMDGPUDisassembler.cpp:1744</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a226d55cd988434115205ab910342c580"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">llvm::AMDGPUDisassembler::decodeSDWASrc</a></div><div class="ttdeci">MCOperand decodeSDWASrc(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01645">AMDGPUDisassembler.cpp:1645</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ad9305ad45a7db970a0a198791bea136a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">llvm::AMDGPUDisassembler::getInstruction</a></div><div class="ttdeci">DecodeStatus getInstruction(MCInst &amp;MI, uint64_t &amp;Size, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, raw_ostream &amp;CS) const override</div><div class="ttdoc">Returns the disassembly of a single instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00424">AMDGPUDisassembler.cpp:424</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a9ae241a608d5ba5d11d2ef405637b4f6"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">llvm::AMDGPUDisassembler::decodeOperand_AReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01165">AMDGPUDisassembler.cpp:1165</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5df4d58148ace6dd67b07c7c85dae6f9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">llvm::AMDGPUDisassembler::decodeOperand_VSrcV216</a></div><div class="ttdeci">MCOperand decodeOperand_VSrcV216(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01128">AMDGPUDisassembler.cpp:1128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00109">MCDisassembler.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a67d53a6acc509ff577f17d00ddeac34d"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">llvm::MCDisassembler::STI</a></div><div class="ttdeci">const MCSubtargetInfo &amp; STI</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00202">MCDisassembler.h:202</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a44085beec99e0f0a985509c9b251160a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a44085beec99e0f0a985509c9b251160a">llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC2</a></div><div class="ttdeci">DecodeStatus decodeCOMPUTE_PGM_RSRC2(uint32_t FourByteBuffer, raw_string_ostream &amp;KdStream) const</div><div class="ttdoc">Decode as directives that handle COMPUTE_PGM_RSRC2.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01864">AMDGPUDisassembler.cpp:1864</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a2e7182517852f5d22ee8af6253d2a2c2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2e7182517852f5d22ee8af6253d2a2c2">llvm::AMDGPUDisassembler::onSymbolStart</a></div><div class="ttdeci">Optional&lt; DecodeStatus &gt; onSymbolStart(SymbolInfoTy &amp;Symbol, uint64_t &amp;Size, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, raw_ostream &amp;CStream) const override</div><div class="ttdoc">Used to perform separate target specific disassembly for a particular symbol.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02093">AMDGPUDisassembler.cpp:2093</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a92d113a3fef07213741a837973905fa3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">llvm::AMDGPUDisassembler::decodeOperand_VSrc16</a></div><div class="ttdeci">MCOperand decodeOperand_VSrc16(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01124">AMDGPUDisassembler.cpp:1124</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_adf0ebb25ee79b3e36aa5fbdd078fece3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">llvm::AMDGPUDisassembler::decodeOperand_VS_32</a></div><div class="ttdeci">MCOperand decodeOperand_VS_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01112">AMDGPUDisassembler.cpp:1112</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ac52c3d4b34cad217d5b9c8759a818732"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac52c3d4b34cad217d5b9c8759a818732">llvm::AMDGPUDisassembler::decodeOperand_VReg_1024</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_1024(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01217">AMDGPUDisassembler.cpp:1217</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab1c21284d55eedc91c4a3969626b6f1a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">llvm::AMDGPUDisassembler::getSgprClassId</a></div><div class="ttdeci">unsigned getSgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01448">AMDGPUDisassembler.cpp:1448</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">llvm::AMDGPUDisassembler::OPW256</a></div><div class="ttdeci">@ OPW256</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00214">AMDGPUDisassembler.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a2bc52c96e46c682e3e109f4a3ddef37b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">llvm::AMDGPUDisassembler::getAgprClassId</a></div><div class="ttdeci">unsigned getAgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01426">AMDGPUDisassembler.cpp:1426</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a515f1867e36cdffa566f9faa967bf2ad"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a515f1867e36cdffa566f9faa967bf2ad">llvm::AMDGPUDisassembler::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01740">AMDGPUDisassembler.cpp:1740</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a537baa0007d044f9d66279617586180d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">llvm::AMDGPUDisassembler::decodeOperand_SReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01255">AMDGPUDisassembler.cpp:1255</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aeee62e9882c0b90536eaa08027bbfef7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">llvm::AMDGPUDisassembler::isGFX10</a></div><div class="ttdeci">bool isGFX10() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01738">AMDGPUDisassembler.cpp:1738</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a8470c61157761717c8d5d9bc64649932"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">llvm::AMDGPUDisassembler::decodeOperand_VRegOrLds_32</a></div><div class="ttdeci">MCOperand decodeOperand_VRegOrLds_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01145">AMDGPUDisassembler.cpp:1145</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_aafdc121ba6905d2b6d91b2b443662b33"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#aafdc121ba6905d2b6d91b2b443662b33">llvm::DecoderUInt128::extractBitsAsZExtValue</a></div><div class="ttdeci">uint64_t extractBitsAsZExtValue(unsigned NumBits, unsigned BitPosition) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00054">AMDGPUDisassembler.h:54</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_a37a2b332e1ed7e3ad7922e733fce7c5d"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#a37a2b332e1ed7e3ad7922e733fce7c5d">llvm::DecoderUInt128::operator~</a></div><div class="ttdeci">DecoderUInt128 operator~() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00071">AMDGPUDisassembler.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a291c11ef1439ea1bb728571bc93c656d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a291c11ef1439ea1bb728571bc93c656d">llvm::AMDGPUDisassembler::convertFMAanyK</a></div><div class="ttdeci">DecodeStatus convertFMAanyK(MCInst &amp;MI, int ImmLitIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01022">AMDGPUDisassembler.cpp:1022</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">llvm::AMDGPUDisassembler::OPW64</a></div><div class="ttdeci">@ OPW64</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00210">AMDGPUDisassembler.h:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5b147cf1557182f62cf46de5ea9b5061"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">llvm::AMDGPUDisassembler::errOperand</a></div><div class="ttdeci">MCOperand errOperand(unsigned V, const Twine &amp;ErrMsg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01048">AMDGPUDisassembler.cpp:1048</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00085">MCDisassembler.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_afc20a768dca7cf34b4d4909e8be3289e"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">llvm::AMDGPUDisassembler::decodeOperand_SRegOrLds_32</a></div><div class="ttdeci">MCOperand decodeOperand_SRegOrLds_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01240">AMDGPUDisassembler.cpp:1240</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ac9828adcef3becbe0e62b47e7b935c46"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">llvm::AMDGPUDisassembler::decodeOperand_VReg_64</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01197">AMDGPUDisassembler.cpp:1197</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_a65852f2fad7481343d098b40e3997d32"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#a65852f2fad7481343d098b40e3997d32">llvm::DecoderUInt128::operator&amp;</a></div><div class="ttdeci">DecoderUInt128 operator&amp;(const uint64_t &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00068">AMDGPUDisassembler.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a769ad852a979f2f694e813d4aaaedcea"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">llvm::AMDGPUDisassembler::decodeOperand_VReg_256</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_256(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01209">AMDGPUDisassembler.cpp:1209</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a1806692ebe2608af74a206c056533d01"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">llvm::AMDGPUDisassembler::decodeLiteralConstant</a></div><div class="ttdeci">MCOperand decodeLiteralConstant() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01282">AMDGPUDisassembler.cpp:1282</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8a4d4471e0bb36e9f50152ebcab9782"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8a4d4471e0bb36e9f50152ebcab9782">llvm::AMDGPUDisassembler::convertEXPInst</a></div><div class="ttdeci">DecodeStatus convertEXPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00710">AMDGPUDisassembler.cpp:710</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="anamespacellvm_html_abfc9c7ecf70f66901e439f7c04ef3dbb"><div class="ttname"><a href="namespacellvm.html#abfc9c7ecf70f66901e439f7c04ef3dbb">llvm::move</a></div><div class="ttdeci">OutputIt move(R &amp;&amp;Range, OutputIt Out)</div><div class="ttdoc">Provide wrappers to std::move which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01675">STLExtras.h:1675</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a8408c7ebb2b85ec86fed5c04ef999f06"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">llvm::AMDGPUDisassembler::decodeOperand_AReg_1024</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_1024(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01169">AMDGPUDisassembler.cpp:1169</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af2890af7614b2575d6f106c1d009573a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af2890af7614b2575d6f106c1d009573a">llvm::AMDGPUDisassembler::decodeSrcOp</a></div><div class="ttdeci">MCOperand decodeSrcOp(const OpWidthTy Width, unsigned Val, bool MandatoryLiteral=false) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01495">AMDGPUDisassembler.cpp:1495</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">llvm::AMDGPUDisassembler::OPW128</a></div><div class="ttdeci">@ OPW128</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00212">AMDGPUDisassembler.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa0a746193e9fc6a8f7cf09ec5677b2e0"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">llvm::AMDGPUDisassembler::decodeOperand_VS_64</a></div><div class="ttdeci">MCOperand decodeOperand_VS_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01116">AMDGPUDisassembler.cpp:1116</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataExtractor_1_1Cursor_html"><div class="ttname"><a href="classllvm_1_1DataExtractor_1_1Cursor.html">llvm::DataExtractor::Cursor</a></div><div class="ttdoc">A class representing a position in a DataExtractor, as well as any error encountered during extractio...</div><div class="ttdef"><b>Definition:</b> <a href="DataExtractor_8h_source.html#l00054">DataExtractor.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae899a30aaf685fa03c047af3726e44f1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae899a30aaf685fa03c047af3726e44f1">llvm::AMDGPUDisassembler::convertVOP3PDPPInst</a></div><div class="ttdeci">DecodeStatus convertVOP3PDPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00972">AMDGPUDisassembler.cpp:972</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_abc4978bef919ef98f07c52259474b8bb"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">llvm::AMDGPUDisassembler::decodeOperand_VReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01213">AMDGPUDisassembler.cpp:1213</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html_a9203e8c32b6d03029303504a402a3df4"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a9203e8c32b6d03029303504a402a3df4">llvm::AMDGPUSymbolizer::getReferencedAddresses</a></div><div class="ttdeci">ArrayRef&lt; uint64_t &gt; getReferencedAddresses() const override</div><div class="ttdoc">Get the MCSymbolizer's list of addresses that were referenced by symbolizable operands but not resolv...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00287">AMDGPUDisassembler.h:287</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab55ea9f3ceb384181fdfd06df56cdd31"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">llvm::AMDGPUDisassembler::decodeIntImmed</a></div><div class="ttdeci">static MCOperand decodeIntImmed(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01297">AMDGPUDisassembler.cpp:1297</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html">llvm::DecoderUInt128</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00034">AMDGPUDisassembler.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af9738925d86bcc9b954e0d4d2da184db"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af9738925d86bcc9b954e0d4d2da184db">llvm::AMDGPUDisassembler::decodeKernelDescriptor</a></div><div class="ttdeci">DecodeStatus decodeKernelDescriptor(StringRef KdName, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t KdAddress) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l02067">AMDGPUDisassembler.cpp:2067</a></div></div>
<div class="ttc" id="aAArch64Disassembler_8cpp_html_ab422e450405f43d1acfe4fa8a2de18c1"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></div><div class="ttdeci">MCDisassembler::DecodeStatus DecodeStatus</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00037">AArch64Disassembler.cpp:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a2a49c0ccc7c9aa0fe2692b60975f8ba3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">llvm::AMDGPUDisassembler::getVgprClassId</a></div><div class="ttdeci">unsigned getVgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01405">AMDGPUDisassembler.cpp:1405</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af5cd2cf12e0610bc99b7c894f677b2f8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af5cd2cf12e0610bc99b7c894f677b2f8">llvm::AMDGPUDisassembler::isGFX11Plus</a></div><div class="ttdeci">bool isGFX11Plus() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01748">AMDGPUDisassembler.cpp:1748</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5b8893002c991e8673147605532bcf89"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5b8893002c991e8673147605532bcf89">llvm::AMDGPUDisassembler::decodeOperand_AVDst_128</a></div><div class="ttdeci">MCOperand decodeOperand_AVDst_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01185">AMDGPUDisassembler.cpp:1185</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00058">StringRef.h:58</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolizer_html_a65399cf3fad4593f48477a0962ddd074"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html#a65399cf3fad4593f48477a0962ddd074">llvm::MCSymbolizer::RelInfo</a></div><div class="ttdeci">std::unique_ptr&lt; MCRelocationInfo &gt; RelInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00042">MCSymbolizer.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5ecd1db725784618a2233d1a8fdcab0f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5ecd1db725784618a2233d1a8fdcab0f">llvm::AMDGPUDisassembler::convertVOP3DPPInst</a></div><div class="ttdeci">DecodeStatus convertVOP3DPPInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00819">AMDGPUDisassembler.cpp:819</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdeci">@ Fail</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00110">MCDisassembler.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_afdccfd26f12d23c635188ff714e99c8d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">llvm::AMDGPUDisassembler::decodeSDWASrc16</a></div><div class="ttdeci">MCOperand decodeSDWASrc16(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01686">AMDGPUDisassembler.cpp:1686</a></div></div>
<div class="ttc" id="aclassllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00083">Twine.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_a9449e408076c983c2bad412892706397"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#a9449e408076c983c2bad412892706397">llvm::DecoderUInt128::operator&lt;&lt;</a></div><div class="ttdeci">friend raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const DecoderUInt128 &amp;RHS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00081">AMDGPUDisassembler.h:81</a></div></div>
<div class="ttc" id="anamespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00851">BitVector.h:851</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a82d95b4634b7f95fb19f2c55e451a5ac"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">llvm::AMDGPUDisassembler::decodeOperand_SReg_64</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01247">AMDGPUDisassembler.cpp:1247</a></div></div>
<div class="ttc" id="aDataExtractor_8h_html"><div class="ttname"><a href="DataExtractor_8h.html">DataExtractor.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ac5f4b36143c3cee701c22d83bbc9d78a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">llvm::AMDGPUDisassembler::decodeOperand_AGPR_32</a></div><div class="ttdeci">MCOperand decodeOperand_AGPR_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01149">AMDGPUDisassembler.cpp:1149</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a7bc1d16f7c74d8204bf3ab1f4d5c0998"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7bc1d16f7c74d8204bf3ab1f4d5c0998">llvm::AMDGPUDisassembler::decodeMandatoryLiteralConstant</a></div><div class="ttdeci">MCOperand decodeMandatoryLiteralConstant(unsigned Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01269">AMDGPUDisassembler.cpp:1269</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a37e6bd8d789a98b051dd72fe4cfc1151"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">llvm::AMDGPUDisassembler::convertSDWAInst</a></div><div class="ttdeci">DecodeStatus convertSDWAInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00732">AMDGPUDisassembler.cpp:732</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00439">SIDefines.h:439</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMBuildAttrs_html_aea10ca6bf098a425d51ac7fe65d30ed6aa10cda45fcbf7c8c9804e4e4d2e1bcdf"><div class="ttname"><a href="namespacellvm_1_1ARMBuildAttrs.html#aea10ca6bf098a425d51ac7fe65d30ed6aa10cda45fcbf7c8c9804e4e4d2e1bcdf">llvm::ARMBuildAttrs::Symbol</a></div><div class="ttdeci">@ Symbol</div><div class="ttdef"><b>Definition:</b> <a href="ARMBuildAttributes_8h_source.html#l00083">ARMBuildAttributes.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">llvm::AMDGPUDisassembler::OPW96</a></div><div class="ttdeci">@ OPW96</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00211">AMDGPUDisassembler.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html_a70de8ee85411894e7911e34e0d8020d0"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a70de8ee85411894e7911e34e0d8020d0">llvm::AMDGPUSymbolizer::AMDGPUSymbolizer</a></div><div class="ttdeci">AMDGPUSymbolizer(MCContext &amp;Ctx, std::unique_ptr&lt; MCRelocationInfo &gt; &amp;&amp;RelInfo, void *disInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00274">AMDGPUDisassembler.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a9255d7d7d9bd59d3c326be6291de3103"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9255d7d7d9bd59d3c326be6291de3103">llvm::AMDGPUDisassembler::decodeOperand_VSrcV232</a></div><div class="ttdeci">MCOperand decodeOperand_VSrcV232(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01132">AMDGPUDisassembler.cpp:1132</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a13ac39db7a12e1ee120630d7aa17bae8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">llvm::AMDGPUDisassembler::createRegOperand</a></div><div class="ttdeci">MCOperand createRegOperand(unsigned int RegId) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01058">AMDGPUDisassembler.cpp:1058</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a852783bf1f53ae8e8e22a3042759f90b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">llvm::AMDGPUDisassembler::AMDGPUDisassembler</a></div><div class="ttdeci">AMDGPUDisassembler(const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx, MCInstrInfo const *MCII)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00047">AMDGPUDisassembler.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_a5112fe17f3c1174ea9fe7253808e8355"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#a5112fe17f3c1174ea9fe7253808e8355">llvm::DecoderUInt128::operator!=</a></div><div class="ttdeci">bool operator!=(const DecoderUInt128 &amp;RHS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00075">AMDGPUDisassembler.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ac4a9e77202c0556db7040527010dcc38"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">llvm::AMDGPUDisassembler::decodeOperand_SReg_32</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01221">AMDGPUDisassembler.cpp:1221</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae852f28eb2685d5dc30c78308011af7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">llvm::AMDGPUDisassembler::getTTmpIdx</a></div><div class="ttdeci">int getTTmpIdx(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01486">AMDGPUDisassembler.cpp:1486</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">llvm::AMDGPUDisassembler::OPW160</a></div><div class="ttdeci">@ OPW160</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00213">AMDGPUDisassembler.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ad986a49dfc2bbb7f0ad252fbdff99951"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">llvm::AMDGPUDisassembler::decodeOperand_SReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01263">AMDGPUDisassembler.cpp:1263</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00036">MCInst.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00063">MCInstrInfo.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa9e59759855caf94a9a88457565b20c3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">llvm::AMDGPUDisassembler::decodeOperand_VGPR_32</a></div><div class="ttdeci">MCOperand decodeOperand_VGPR_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01136">AMDGPUDisassembler.cpp:1136</a></div></div>
<div class="ttc" id="aclassllvm_1_1DecoderUInt128_html_ac758fa11dee11348f19f3f33898b4bd0"><div class="ttname"><a href="classllvm_1_1DecoderUInt128.html#ac758fa11dee11348f19f3f33898b4bd0">llvm::DecoderUInt128::operator!=</a></div><div class="ttdeci">bool operator!=(const int &amp;RHS)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00078">AMDGPUDisassembler.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab9741d2a25af4449cde6ba00eace97ed"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab9741d2a25af4449cde6ba00eace97ed">llvm::AMDGPUDisassembler::tryDecodeInst</a></div><div class="ttdeci">DecodeStatus tryDecodeInst(const uint8_t *Table, MCInst &amp;MI, InsnType Inst, uint64_t Address) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00117">AMDGPUDisassembler.h:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ac9ca9966c776d15f746001df0b35eae8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac9ca9966c776d15f746001df0b35eae8">llvm::AMDGPUDisassembler::decodeOperand_AReg_64</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01153">AMDGPUDisassembler.cpp:1153</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">llvm::AMDGPUDisassembler::OPW32</a></div><div class="ttdeci">@ OPW32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00209">AMDGPUDisassembler.h:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">llvm::AMDGPUDisassembler::OPW1024</a></div><div class="ttdeci">@ OPW1024</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00216">AMDGPUDisassembler.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ac8b5ad6a75171d7910168e63f6aeb67c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac8b5ad6a75171d7910168e63f6aeb67c">llvm::AMDGPUDisassembler::decodeOperand_AV_128</a></div><div class="ttdeci">MCOperand decodeOperand_AV_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01181">AMDGPUDisassembler.cpp:1181</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a865ae0d33ec9cd2b21d7b55470ac58d0"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">llvm::AMDGPUDisassembler::decodeSpecialReg32</a></div><div class="ttdeci">MCOperand decodeSpecialReg32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01580">AMDGPUDisassembler.cpp:1580</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 20 2022 07:37:40 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
