Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 10:52:21 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_PUF_timing_summary_routed.rpt -pb RO_PUF_timing_summary_routed.pb -rpx RO_PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : RO_PUF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  21          
TIMING-23  Warning           Combinational loop found       9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (18)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (18)
----------------------
 There are 18 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.085        0.000                      0                  484        0.190        0.000                      0                  484        4.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.085        0.000                      0                  484        0.190        0.000                      0                  484        4.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 2.757ns (39.651%)  route 4.196ns (60.349%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.553     6.095    ro6/slice0/EN
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.219 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.049     7.267    ro6/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150     7.417 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.730     8.147    ro6/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.354     8.501 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.366     8.868    ro_out[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.355     9.223 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807    10.030    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.154 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.844    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.968 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.968    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.481 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.715 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.715    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.038 r  ro_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.038    ro_counter__0[13]
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435    14.776    clk_50MHz_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[13]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    15.124    ro_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -12.038    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.749ns (39.581%)  route 4.196ns (60.419%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.553     6.095    ro6/slice0/EN
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.219 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.049     7.267    ro6/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150     7.417 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.730     8.147    ro6/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.354     8.501 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.366     8.868    ro_out[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.355     9.223 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807    10.030    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.154 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.844    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.968 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.968    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.481 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.715 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.715    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.030 r  ro_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.030    ro_counter__0[15]
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435    14.776    clk_50MHz_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[15]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    15.124    ro_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 2.673ns (38.913%)  route 4.196ns (61.087%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.553     6.095    ro6/slice0/EN
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.219 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.049     7.267    ro6/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150     7.417 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.730     8.147    ro6/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.354     8.501 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.366     8.868    ro_out[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.355     9.223 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807    10.030    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.154 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.844    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.968 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.968    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.481 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.715 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.715    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.954 r  ro_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.954    ro_counter__0[14]
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435    14.776    clk_50MHz_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[14]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    15.124    ro_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.653ns (38.734%)  route 4.196ns (61.266%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.553     6.095    ro6/slice0/EN
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.219 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.049     7.267    ro6/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150     7.417 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.730     8.147    ro6/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.354     8.501 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.366     8.868    ro_out[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.355     9.223 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807    10.030    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.154 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.844    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.968 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.968    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.481 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.715 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.715    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.934 r  ro_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.934    ro_counter__0[12]
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435    14.776    clk_50MHz_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[12]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    15.124    ro_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 2.640ns (38.618%)  route 4.196ns (61.382%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.553     6.095    ro6/slice0/EN
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.219 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.049     7.267    ro6/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150     7.417 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.730     8.147    ro6/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.354     8.501 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.366     8.868    ro_out[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.355     9.223 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807    10.030    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.154 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.844    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.968 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.968    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.481 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.921 r  ro_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.921    ro_counter__0[9]
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436    14.777    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[9]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.109    15.125    ro_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 2.632ns (38.546%)  route 4.196ns (61.454%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.553     6.095    ro6/slice0/EN
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.219 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.049     7.267    ro6/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150     7.417 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.730     8.147    ro6/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.354     8.501 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.366     8.868    ro_out[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.355     9.223 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807    10.030    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.154 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.844    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.968 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.968    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.481 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.913 r  ro_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.913    ro_counter__0[11]
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436    14.777    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[11]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.109    15.125    ro_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 2.556ns (37.854%)  route 4.196ns (62.146%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.553     6.095    ro6/slice0/EN
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.219 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.049     7.267    ro6/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150     7.417 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.730     8.147    ro6/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.354     8.501 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.366     8.868    ro_out[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.355     9.223 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807    10.030    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.154 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.844    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.968 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.968    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.481 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.837 r  ro_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.837    ro_counter__0[10]
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436    14.777    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[10]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.109    15.125    ro_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 2.536ns (37.670%)  route 4.196ns (62.330%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.553     6.095    ro6/slice0/EN
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.219 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.049     7.267    ro6/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150     7.417 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.730     8.147    ro6/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.354     8.501 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.366     8.868    ro_out[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.355     9.223 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807    10.030    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.154 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.844    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.968 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.968    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.481 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.598 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.817 r  ro_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.817    ro_counter__0[8]
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436    14.777    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[8]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)        0.109    15.125    ro_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.523ns (37.549%)  route 4.196ns (62.451%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.553     6.095    ro6/slice0/EN
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.219 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.049     7.267    ro6/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150     7.417 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.730     8.147    ro6/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.354     8.501 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.366     8.868    ro_out[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.355     9.223 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807    10.030    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.154 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.844    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.968 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.968    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.481 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.804 r  ro_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.804    ro_counter__0[5]
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438    14.779    clk_50MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[5]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)        0.109    15.127    ro_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.804    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.515ns (37.475%)  route 4.196ns (62.525%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.553     6.095    ro6/slice0/EN
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.124     6.219 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.049     7.267    ro6/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.150     7.417 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.730     8.147    ro6/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.354     8.501 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.366     8.868    ro_out[6]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.355     9.223 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807    10.030    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124    10.154 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.844    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.968 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.968    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.481 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.481    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.796 r  ro_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.796    ro_counter__0[7]
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438    14.779    clk_50MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[7]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)        0.109    15.127    ro_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                  3.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ro_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.657%)  route 0.136ns (39.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.557     1.440    clk_50MHz_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  ro_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  ro_counter_reg[2]/Q
                         net (fo=10, routed)          0.136     1.740    ro_counter[2]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.785 r  ro_counts[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    ro_counts[0][2]_i_1_n_0
    SLICE_X10Y19         FDRE                                         r  ro_counts_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.826     1.953    clk_50MHz_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  ro_counts_reg[0][2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.120     1.595    ro_counts_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 counting_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  counting_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  counting_active_reg/Q
                         net (fo=201, routed)         0.094     1.730    counting_active
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.045     1.775 r  ro_enable[8]_i_1/O
                         net (fo=1, routed)           0.000     1.775    ro_enable[8]_i_1_n_0
    SLICE_X7Y15          FDRE                                         r  ro_enable_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.858     1.985    clk_50MHz_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  ro_enable_reg[8]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.091     1.576    ro_enable_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ro_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.196%)  route 0.097ns (31.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ro_counter_reg[10]/Q
                         net (fo=10, routed)          0.097     1.701    ro_counter[10]
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.045     1.746 r  ro_counts[2][10]_i_1/O
                         net (fo=1, routed)           0.000     1.746    ro_counts[2][10]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  ro_counts_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.823     1.950    clk_50MHz_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  ro_counts_reg[2][10]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.092     1.544    ro_counts_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ro_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.557     1.440    clk_50MHz_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  ro_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  ro_counter_reg[3]/Q
                         net (fo=10, routed)          0.117     1.722    ro_counter[3]
    SLICE_X9Y20          LUT3 (Prop_lut3_I2_O)        0.045     1.767 r  ro_counts[2][3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    ro_counts[2][3]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  ro_counts_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.825     1.952    clk_50MHz_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  ro_counts_reg[2][3]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.092     1.545    ro_counts_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ro_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.815%)  route 0.119ns (36.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ro_counter_reg[11]/Q
                         net (fo=10, routed)          0.119     1.722    ro_counter[11]
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.045     1.767 r  ro_counts[2][11]_i_1/O
                         net (fo=1, routed)           0.000     1.767    ro_counts[2][11]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  ro_counts_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.823     1.950    clk_50MHz_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  ro_counts_reg[2][11]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.092     1.544    ro_counts_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ro_counts_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.542%)  route 0.132ns (41.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.583     1.466    clk_50MHz_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  ro_counts_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ro_counts_reg[4][1]/Q
                         net (fo=5, routed)           0.132     1.739    ro_counts[4][1]
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.045     1.784 r  ro_counts[4][1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    ro_counts[4][1]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  ro_counts_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.851     1.978    clk_50MHz_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  ro_counts_reg[4][1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.092     1.558    ro_counts_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ro_counts_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  ro_counts_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  ro_counts_reg[5][3]/Q
                         net (fo=5, routed)           0.139     1.773    ro_counts[5][3]
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.045     1.818 r  ro_counts[5][3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    ro_counts[5][3]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  ro_counts_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.856     1.983    clk_50MHz_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  ro_counts_reg[5][3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.121     1.591    ro_counts_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ro_counts_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    clk_50MHz_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  ro_counts_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ro_counts_reg[6][9]/Q
                         net (fo=5, routed)           0.133     1.742    ro_counts[6][9]
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.045     1.787 r  ro_counts[6][9]_i_1/O
                         net (fo=1, routed)           0.000     1.787    ro_counts[6][9]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  ro_counts_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.854     1.981    clk_50MHz_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  ro_counts_reg[6][9]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.092     1.560    ro_counts_reg[6][9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            response_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.723%)  route 0.136ns (42.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  response_reg_reg[6]/Q
                         net (fo=3, routed)           0.136     1.747    response_reg[6]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045     1.792 r  response_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    response_reg[6]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  response_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.856     1.983    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  response_reg_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.092     1.562    response_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ro_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.831%)  route 0.146ns (41.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.554     1.437    clk_50MHz_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  ro_counter_reg[13]/Q
                         net (fo=10, routed)          0.146     1.747    ro_counter[13]
    SLICE_X11Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  ro_counts[1][13]_i_1/O
                         net (fo=1, routed)           0.000     1.792    ro_counts[1][13]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  ro_counts_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.821     1.948    clk_50MHz_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  ro_counts_reg[1][13]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.092     1.562    ro_counts_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y15    counting_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    response_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    response_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    response_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    response_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    response_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    response_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    response_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    response_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    counting_active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    counting_active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    response_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    response_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    counting_active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    counting_active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    response_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    response_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    response_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.374ns  (logic 4.465ns (43.045%)  route 5.908ns (56.955%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.993     1.449    display_driver/cnt_dig[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.573 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.248     2.821    display_driver/sel0[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.152     2.973 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.668     6.640    SEGMENTS_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    10.374 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.374    SEGMENTS[6]
    U7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.230ns  (logic 4.443ns (43.428%)  route 5.787ns (56.572%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.993     1.449    display_driver/cnt_dig[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.573 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.987     2.560    display_driver/sel0[1]
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.150     2.710 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.807     6.517    SEGMENTS_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.230 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.230    SEGMENTS[0]
    W7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.134ns  (logic 4.233ns (41.772%)  route 5.901ns (58.228%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.993     1.449    display_driver/cnt_dig[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.573 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.248     2.821    display_driver/sel0[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.945 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.660     6.605    SEGMENTS_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.134 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.134    SEGMENTS[1]
    W6                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.128ns  (logic 4.240ns (41.862%)  route 5.888ns (58.138%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.993     1.449    display_driver/cnt_dig[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.573 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.250     2.823    display_driver/sel0[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.124     2.947 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.644     6.592    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.128 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.128    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.016ns  (logic 4.239ns (42.326%)  route 5.776ns (57.674%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.993     1.449    display_driver/cnt_dig[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.573 f  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           0.987     2.560    display_driver/sel0[1]
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     2.684 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.796     6.480    SEGMENTS_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.016 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.016    SEGMENTS[2]
    U8                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 4.460ns (45.646%)  route 5.311ns (54.354%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.993     1.449    display_driver/cnt_dig[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.124     1.573 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.250     2.823    display_driver/sel0[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.152     2.975 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.067     6.043    SEGMENTS_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     9.771 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.771    SEGMENTS[4]
    U5                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.739ns  (logic 4.208ns (43.211%)  route 5.531ns (56.789%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.043     1.499    display_driver/cnt_dig[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.124     1.623 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           1.033     2.656    display_driver/sel0[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.124     2.780 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.455     6.235    SEGMENTS_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.739 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.739    SEGMENTS[5]
    V5                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 4.333ns (46.664%)  route 4.952ns (53.336%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.274     1.730    display_driver/cnt_dig[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.152     1.882 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           3.678     5.560    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     9.285 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.285    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.121ns  (logic 4.311ns (47.263%)  route 4.810ns (52.737%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.882     1.338    display_driver/cnt_dig[1]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.150     1.488 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           3.928     5.416    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     9.121 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.121    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.896ns  (logic 4.079ns (45.851%)  route 4.817ns (54.149%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.274     1.730    display_driver/cnt_dig[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     1.854 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           3.543     5.397    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.896 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.896    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.186ns (34.129%)  route 0.359ns (65.871%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.244     0.385    display_driver/cnt_dig[0]
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.045     0.430 r  display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.115     0.545    display_driver/plusOp[1]
    SLICE_X0Y19          FDRE                                         r  display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.186ns (25.895%)  route 0.532ns (74.105%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.298     0.439    display_driver/cnt_dig[0]
    SLICE_X5Y22          LUT1 (Prop_lut1_I0_O)        0.045     0.484 r  display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.234     0.718    display_driver/plusOp[0]
    SLICE_X3Y19          FDRE                                         r  display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.462ns (53.159%)  route 1.289ns (46.841%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.298     0.439    display_driver/cnt_dig[0]
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.043     0.482 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           0.991     1.473    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     2.751 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.751    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.386ns (46.154%)  route 1.617ns (53.846%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.296     0.437    display_driver/cnt_dig[0]
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.045     0.482 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           1.321     1.803    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.004 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.004    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.088ns  (logic 1.519ns (49.184%)  route 1.569ns (50.816%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.299     0.440    display_driver/cnt_dig[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.485 f  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.226     0.711    display_driver/sel0[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.756 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           1.044     1.800    SEGMENTS_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     3.088 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.088    SEGMENTS[4]
    U5                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.128ns  (logic 1.437ns (45.923%)  route 1.692ns (54.077%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.242     0.383    display_driver/cnt_dig[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.428 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.187     0.615    display_driver/sel0[3]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.660 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           1.262     1.923    SEGMENTS_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.128 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.128    SEGMENTS[5]
    V5                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.469ns (46.778%)  route 1.671ns (53.222%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.296     0.437    display_driver/cnt_dig[0]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.042     0.479 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           1.375     1.854    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.140 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.140    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.183ns  (logic 1.455ns (45.707%)  route 1.728ns (54.293%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.244     0.385    display_driver/cnt_dig[0]
    SLICE_X0Y20          LUT2 (Prop_lut2_I1_O)        0.048     0.433 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           1.484     1.917    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.183 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.183    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.323ns  (logic 1.467ns (44.147%)  route 1.856ns (55.853%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.299     0.440    display_driver/cnt_dig[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.485 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.158     0.643    display_driver/sel0[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.045     0.688 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           1.399     2.087    SEGMENTS_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.323 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.323    SEGMENTS[2]
    U8                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.328ns  (logic 1.467ns (44.094%)  route 1.861ns (55.906%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.299     0.440    display_driver/cnt_dig[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.485 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.226     0.711    display_driver/sel0[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.045     0.756 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           1.335     2.092    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.328 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.328    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.546ns  (logic 4.445ns (42.145%)  route 6.101ns (57.855%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.436     7.038    display_driver/COUNT[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.858     8.020    display_driver/sel0[2]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.152     8.172 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.807    11.979    SEGMENTS_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.691 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.691    SEGMENTS[0]
    W7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.436ns  (logic 4.463ns (42.770%)  route 5.973ns (57.230%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.436     7.038    display_driver/COUNT[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.869     8.030    display_driver/sel0[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.150     8.180 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.668    11.848    SEGMENTS_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    15.581 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.581    SEGMENTS[6]
    U7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.330ns  (logic 4.239ns (41.039%)  route 6.090ns (58.961%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.436     7.038    display_driver/COUNT[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.858     8.020    display_driver/sel0[2]
    SLICE_X0Y19          LUT5 (Prop_lut5_I1_O)        0.124     8.144 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.796    11.940    SEGMENTS_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.475 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.475    SEGMENTS[2]
    U8                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 4.233ns (41.509%)  route 5.965ns (58.491%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.436     7.038    display_driver/COUNT[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.869     8.030    display_driver/sel0[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     8.154 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.660    11.814    SEGMENTS_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.343 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.343    SEGMENTS[1]
    W6                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.181ns  (logic 4.240ns (41.642%)  route 5.942ns (58.358%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.436     7.038    display_driver/COUNT[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.861     8.022    display_driver/sel0[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     8.146 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.644    11.791    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.326 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.326    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.824ns  (logic 4.460ns (45.397%)  route 5.364ns (54.603%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.436     7.038    display_driver/COUNT[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.861     8.022    display_driver/sel0[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.152     8.174 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.067    11.242    SEGMENTS_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    14.969 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.969    SEGMENTS[4]
    U5                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.699ns  (logic 4.208ns (43.389%)  route 5.491ns (56.611%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           1.436     7.038    display_driver/COUNT[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.599     7.761    display_driver/sel0[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.885 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.455    11.340    SEGMENTS_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.844 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.844    SEGMENTS[5]
    V5                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.986ns (62.873%)  route 2.354ns (37.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           2.354     7.955    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.485 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.485    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 3.962ns (63.133%)  route 2.314ns (36.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.626     5.147    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  response_reg_reg[6]/Q
                         net (fo=3, routed)           2.314     7.917    response_reg[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.423 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.423    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.269ns  (logic 3.961ns (63.182%)  route 2.308ns (36.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.624     5.145    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  response_reg_reg[0]/Q
                         net (fo=3, routed)           2.308     7.909    response_reg[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.414 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.414    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.343ns (78.595%)  route 0.366ns (21.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           0.366     1.975    response_reg[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.177 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.177    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.351ns (74.888%)  route 0.453ns (25.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.586     1.469    clk_50MHz_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  response_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  response_reg_reg[4]/Q
                         net (fo=3, routed)           0.453     2.063    response_reg[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.273 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.273    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.351ns (74.576%)  route 0.461ns (25.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.586     1.469    clk_50MHz_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  response_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  response_reg_reg[3]/Q
                         net (fo=3, routed)           0.461     2.071    response_reg[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.281 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.281    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.357ns (71.240%)  route 0.548ns (28.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           0.548     2.159    response_reg[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.374 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.374    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.343ns (68.585%)  route 0.615ns (31.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           0.615     2.226    response_reg[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.428 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.428    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.348ns (68.824%)  route 0.611ns (31.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  response_reg_reg[6]/Q
                         net (fo=3, routed)           0.611     2.222    response_reg[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.429 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.429    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.347ns (68.512%)  route 0.619ns (31.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  response_reg_reg[0]/Q
                         net (fo=3, routed)           0.619     2.228    response_reg[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.434 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.434    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.372ns (67.627%)  route 0.657ns (32.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    clk_50MHz_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           0.657     2.266    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.496 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.496    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.519ns (50.057%)  route 1.515ns (49.943%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           0.163     1.774    display_driver/COUNT[7]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.309     2.127    display_driver/sel0[3]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.045     2.172 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           1.044     3.217    SEGMENTS_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.504 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.504    SEGMENTS[4]
    U5                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.049ns  (logic 1.437ns (47.121%)  route 1.612ns (52.879%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    clk_50MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           0.163     1.774    display_driver/COUNT[7]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.187     2.006    display_driver/sel0[3]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.045     2.051 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           1.262     3.313    SEGMENTS_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.519 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.519    SEGMENTS[5]
    V5                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.450ns  (logic 3.758ns (32.821%)  route 7.692ns (67.179%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.055     5.511    ro7/slice0/SEL0
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  ro7/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.823     6.458    ro7/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.152     6.610 f  ro7/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.799     7.410    ro7/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.377     7.787 r  ro7/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.517     8.304    ro_out[7]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.331     8.635 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807     9.442    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.566 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.256    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.380 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.380    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.893 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.010 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.010    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.127 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.127    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.450 r  ro_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.450    ro_counter__0[13]
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435     4.776    clk_50MHz_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[13]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.442ns  (logic 3.750ns (32.774%)  route 7.692ns (67.226%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.055     5.511    ro7/slice0/SEL0
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  ro7/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.823     6.458    ro7/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.152     6.610 f  ro7/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.799     7.410    ro7/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.377     7.787 r  ro7/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.517     8.304    ro_out[7]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.331     8.635 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807     9.442    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.566 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.256    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.380 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.380    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.893 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.010 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.010    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.127 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.127    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.442 r  ro_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.442    ro_counter__0[15]
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435     4.776    clk_50MHz_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[15]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.366ns  (logic 3.674ns (32.325%)  route 7.692ns (67.675%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.055     5.511    ro7/slice0/SEL0
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  ro7/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.823     6.458    ro7/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.152     6.610 f  ro7/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.799     7.410    ro7/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.377     7.787 r  ro7/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.517     8.304    ro_out[7]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.331     8.635 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807     9.442    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.566 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.256    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.380 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.380    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.893 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.010 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.010    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.127 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.127    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.366 r  ro_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.366    ro_counter__0[14]
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435     4.776    clk_50MHz_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[14]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.346ns  (logic 3.654ns (32.206%)  route 7.692ns (67.794%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.055     5.511    ro7/slice0/SEL0
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  ro7/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.823     6.458    ro7/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.152     6.610 f  ro7/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.799     7.410    ro7/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.377     7.787 r  ro7/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.517     8.304    ro_out[7]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.331     8.635 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807     9.442    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.566 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.256    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.380 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.380    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.893 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.010 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.010    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.127 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.127    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.346 r  ro_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.346    ro_counter__0[12]
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.435     4.776    clk_50MHz_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  ro_counter_reg[12]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.333ns  (logic 3.641ns (32.128%)  route 7.692ns (67.872%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.055     5.511    ro7/slice0/SEL0
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  ro7/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.823     6.458    ro7/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.152     6.610 f  ro7/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.799     7.410    ro7/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.377     7.787 r  ro7/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.517     8.304    ro_out[7]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.331     8.635 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807     9.442    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.566 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.256    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.380 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.380    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.893 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.010 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.010    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.333 r  ro_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.333    ro_counter__0[9]
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436     4.777    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[9]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.325ns  (logic 3.633ns (32.080%)  route 7.692ns (67.920%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.055     5.511    ro7/slice0/SEL0
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  ro7/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.823     6.458    ro7/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.152     6.610 f  ro7/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.799     7.410    ro7/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.377     7.787 r  ro7/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.517     8.304    ro_out[7]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.331     8.635 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807     9.442    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.566 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.256    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.380 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.380    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.893 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.010 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.010    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.325 r  ro_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.325    ro_counter__0[11]
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436     4.777    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[11]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.249ns  (logic 3.557ns (31.621%)  route 7.692ns (68.379%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.055     5.511    ro7/slice0/SEL0
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  ro7/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.823     6.458    ro7/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.152     6.610 f  ro7/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.799     7.410    ro7/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.377     7.787 r  ro7/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.517     8.304    ro_out[7]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.331     8.635 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807     9.442    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.566 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.256    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.380 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.380    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.893 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.010 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.010    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.249 r  ro_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.249    ro_counter__0[10]
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436     4.777    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[10]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.229ns  (logic 3.537ns (31.499%)  route 7.692ns (68.501%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.055     5.511    ro7/slice0/SEL0
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  ro7/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.823     6.458    ro7/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.152     6.610 f  ro7/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.799     7.410    ro7/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.377     7.787 r  ro7/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.517     8.304    ro_out[7]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.331     8.635 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807     9.442    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.566 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.256    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.380 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.380    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.893 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.010 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.010    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.229 r  ro_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.229    ro_counter__0[8]
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436     4.777    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[8]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.216ns  (logic 3.524ns (31.420%)  route 7.692ns (68.580%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.055     5.511    ro7/slice0/SEL0
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  ro7/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.823     6.458    ro7/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.152     6.610 f  ro7/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.799     7.410    ro7/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.377     7.787 r  ro7/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.517     8.304    ro_out[7]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.331     8.635 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807     9.442    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.566 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.256    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.380 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.380    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.893 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.216 r  ro_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.216    ro_counter__0[5]
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438     4.779    clk_50MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[5]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.208ns  (logic 3.516ns (31.371%)  route 7.692ns (68.629%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=9, routed)           4.055     5.511    ro7/slice0/SEL0
    SLICE_X8Y12          LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  ro7/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.823     6.458    ro7/slice1/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.152     6.610 f  ro7/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.799     7.410    ro7/slice2/A
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.377     7.787 r  ro7/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.517     8.304    ro_out[7]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.331     8.635 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.807     9.442    selected_ro_out_inferred_i_3_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.566 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.691    10.256    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.124    10.380 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    10.380    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.893 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.208 r  ro_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.208    ro_counter__0[7]
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438     4.779    clk_50MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            selected_ro_out_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.485ns  (logic 0.356ns (14.326%)  route 2.129ns (85.674%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.578     1.799    ro0/slice2/SEL1
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  ro0/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.137     1.981    ro_out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.148     2.174    selected_ro_out_inferred_i_2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.266     2.485    selected_ro_out
    SLICE_X9Y20          FDRE                                         r  selected_ro_out_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.825     1.952    clk_50MHz_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  selected_ro_out_prev_reg/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.607ns  (logic 0.471ns (18.068%)  route 2.136ns (81.932%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.578     1.799    ro0/slice2/SEL1
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  ro0/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.137     1.981    ro_out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.148     2.174    selected_ro_out_inferred_i_2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.273     2.492    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.045     2.537 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.537    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.607 r  ro_counter_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.607    ro_counter__0[0]
    SLICE_X8Y20          FDRE                                         r  ro_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.825     1.952    clk_50MHz_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  ro_counter_reg[0]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.642ns  (logic 0.506ns (19.153%)  route 2.136ns (80.847%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.578     1.799    ro0/slice2/SEL1
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  ro0/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.137     1.981    ro_out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.148     2.174    selected_ro_out_inferred_i_2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.273     2.492    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.045     2.537 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.537    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.642 r  ro_counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.642    ro_counter__0[1]
    SLICE_X8Y20          FDRE                                         r  ro_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.825     1.952    clk_50MHz_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  ro_counter_reg[1]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.682ns  (logic 0.546ns (20.359%)  route 2.136ns (79.641%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.578     1.799    ro0/slice2/SEL1
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  ro0/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.137     1.981    ro_out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.148     2.174    selected_ro_out_inferred_i_2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.273     2.492    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.045     2.537 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.537    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.682 r  ro_counter_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.682    ro_counter__0[2]
    SLICE_X8Y20          FDRE                                         r  ro_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.825     1.952    clk_50MHz_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  ro_counter_reg[2]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.702ns  (logic 0.566ns (20.949%)  route 2.136ns (79.051%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.578     1.799    ro0/slice2/SEL1
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  ro0/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.137     1.981    ro_out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.148     2.174    selected_ro_out_inferred_i_2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.273     2.492    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.045     2.537 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.537    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     2.702 r  ro_counter_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.702    ro_counter__0[3]
    SLICE_X8Y20          FDRE                                         r  ro_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.825     1.952    clk_50MHz_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  ro_counter_reg[3]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.735ns  (logic 0.599ns (21.902%)  route 2.136ns (78.098%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.578     1.799    ro0/slice2/SEL1
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  ro0/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.137     1.981    ro_out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.148     2.174    selected_ro_out_inferred_i_2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.273     2.492    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.045     2.537 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.537    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.682 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.682    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.735 r  ro_counter_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.735    ro_counter__0[4]
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.824     1.951    clk_50MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[4]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.748ns  (logic 0.612ns (22.272%)  route 2.136ns (77.728%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.578     1.799    ro0/slice2/SEL1
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  ro0/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.137     1.981    ro_out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.148     2.174    selected_ro_out_inferred_i_2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.273     2.492    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.045     2.537 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.537    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.682 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.682    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.748 r  ro_counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.748    ro_counter__0[6]
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.824     1.951    clk_50MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[6]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.771ns  (logic 0.635ns (22.917%)  route 2.136ns (77.083%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.578     1.799    ro0/slice2/SEL1
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  ro0/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.137     1.981    ro_out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.148     2.174    selected_ro_out_inferred_i_2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.273     2.492    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.045     2.537 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.537    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.682 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.682    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.771 r  ro_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.771    ro_counter__0[5]
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.824     1.951    clk_50MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[5]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.773ns  (logic 0.637ns (22.973%)  route 2.136ns (77.027%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.578     1.799    ro0/slice2/SEL1
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  ro0/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.137     1.981    ro_out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.148     2.174    selected_ro_out_inferred_i_2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.273     2.492    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.045     2.537 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.537    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.682 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.682    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.773 r  ro_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.773    ro_counter__0[7]
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.824     1.951    clk_50MHz_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  ro_counter_reg[7]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            ro_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.775ns  (logic 0.639ns (23.028%)  route 2.136ns (76.972%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=9, routed)           1.578     1.799    ro0/slice2/SEL1
    SLICE_X11Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  ro0/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.137     1.981    ro_out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  selected_ro_out_inferred_i_2/O
                         net (fo=1, routed)           0.148     2.174    selected_ro_out_inferred_i_2_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.045     2.219 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.273     2.492    selected_ro_out
    SLICE_X8Y20          LUT3 (Prop_lut3_I2_O)        0.045     2.537 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.537    ro_counter[3]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.682 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.682    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.722 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.722    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.775 r  ro_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.775    ro_counter__0[8]
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.823     1.950    clk_50MHz_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ro_counter_reg[8]/C





