Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:11:47 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 87 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.574        0.000                      0                 1396        0.159        0.000                      0                 1396        3.000        0.000                       0                   580  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.574        0.000                      0                 1396        0.159        0.000                      0                 1396        3.000        0.000                       0                   580  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 2.568ns (40.103%)  route 3.836ns (59.897%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X42Y58         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.773     2.264    fsm3/fsm3_out[24]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     2.388 r  fsm3/x_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.722     3.110    fsm3/x_addr0[3]_INST_0_i_19_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.124     3.234 f  fsm3/x_addr0[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.670     3.904    fsm3/x_addr0[3]_INST_0_i_8_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.028 f  fsm3/out[31]_i_9__1/O
                         net (fo=4, routed)           0.428     4.456    fsm6/out_reg[3]
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.580 r  fsm6/out_tmp_reg_i_35/O
                         net (fo=130, routed)         0.637     5.217    fsm2/out_tmp0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.341 r  fsm2/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.606     5.947    add1/add1_left[4]
    SLICE_X37Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.473 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.473    add1/out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.587 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.587    add1/out_carry__1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.701 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.701    add1/out_carry__2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.815    add1/out_carry__3_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.929    add1/out_carry__4_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.043    add1/out_carry__5_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.377 r  add1/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.377    tmpWrite10/add1_out[29]
    SLICE_X37Y61         FDRE                                         r  tmpWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X37Y61         FDRE                                         r  tmpWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.547ns (39.906%)  route 3.836ns (60.094%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X42Y58         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.773     2.264    fsm3/fsm3_out[24]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     2.388 r  fsm3/x_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.722     3.110    fsm3/x_addr0[3]_INST_0_i_19_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.124     3.234 f  fsm3/x_addr0[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.670     3.904    fsm3/x_addr0[3]_INST_0_i_8_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.028 f  fsm3/out[31]_i_9__1/O
                         net (fo=4, routed)           0.428     4.456    fsm6/out_reg[3]
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.580 r  fsm6/out_tmp_reg_i_35/O
                         net (fo=130, routed)         0.637     5.217    fsm2/out_tmp0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.341 r  fsm2/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.606     5.947    add1/add1_left[4]
    SLICE_X37Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.473 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.473    add1/out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.587 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.587    add1/out_carry__1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.701 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.701    add1/out_carry__2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.815    add1/out_carry__3_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.929    add1/out_carry__4_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.043    add1/out_carry__5_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.356 r  add1/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.356    tmpWrite10/add1_out[31]
    SLICE_X37Y61         FDRE                                         r  tmpWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X37Y61         FDRE                                         r  tmpWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 2.473ns (39.201%)  route 3.836ns (60.799%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X42Y58         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.773     2.264    fsm3/fsm3_out[24]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     2.388 r  fsm3/x_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.722     3.110    fsm3/x_addr0[3]_INST_0_i_19_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.124     3.234 f  fsm3/x_addr0[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.670     3.904    fsm3/x_addr0[3]_INST_0_i_8_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.028 f  fsm3/out[31]_i_9__1/O
                         net (fo=4, routed)           0.428     4.456    fsm6/out_reg[3]
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.580 r  fsm6/out_tmp_reg_i_35/O
                         net (fo=130, routed)         0.637     5.217    fsm2/out_tmp0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.341 r  fsm2/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.606     5.947    add1/add1_left[4]
    SLICE_X37Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.473 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.473    add1/out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.587 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.587    add1/out_carry__1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.701 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.701    add1/out_carry__2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.815    add1/out_carry__3_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.929    add1/out_carry__4_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.043    add1/out_carry__5_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.282 r  add1/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     7.282    tmpWrite10/add1_out[30]
    SLICE_X37Y61         FDRE                                         r  tmpWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X37Y61         FDRE                                         r  tmpWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.457ns (39.046%)  route 3.836ns (60.954%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X42Y58         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.773     2.264    fsm3/fsm3_out[24]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     2.388 r  fsm3/x_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.722     3.110    fsm3/x_addr0[3]_INST_0_i_19_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.124     3.234 f  fsm3/x_addr0[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.670     3.904    fsm3/x_addr0[3]_INST_0_i_8_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.028 f  fsm3/out[31]_i_9__1/O
                         net (fo=4, routed)           0.428     4.456    fsm6/out_reg[3]
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.580 r  fsm6/out_tmp_reg_i_35/O
                         net (fo=130, routed)         0.637     5.217    fsm2/out_tmp0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.341 r  fsm2/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.606     5.947    add1/add1_left[4]
    SLICE_X37Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.473 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.473    add1/out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.587 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.587    add1/out_carry__1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.701 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.701    add1/out_carry__2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.815    add1/out_carry__3_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.929    add1/out_carry__4_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.043    add1/out_carry__5_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.266 r  add1/out_carry__6/O[0]
                         net (fo=1, routed)           0.000     7.266    tmpWrite10/add1_out[28]
    SLICE_X37Y61         FDRE                                         r  tmpWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X37Y61         FDRE                                         r  tmpWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 2.454ns (39.017%)  route 3.836ns (60.983%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X42Y58         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.773     2.264    fsm3/fsm3_out[24]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     2.388 r  fsm3/x_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.722     3.110    fsm3/x_addr0[3]_INST_0_i_19_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.124     3.234 f  fsm3/x_addr0[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.670     3.904    fsm3/x_addr0[3]_INST_0_i_8_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.028 f  fsm3/out[31]_i_9__1/O
                         net (fo=4, routed)           0.428     4.456    fsm6/out_reg[3]
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.580 r  fsm6/out_tmp_reg_i_35/O
                         net (fo=130, routed)         0.637     5.217    fsm2/out_tmp0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.341 r  fsm2/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.606     5.947    add1/add1_left[4]
    SLICE_X37Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.473 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.473    add1/out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.587 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.587    add1/out_carry__1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.701 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.701    add1/out_carry__2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.815    add1/out_carry__3_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.929    add1/out_carry__4_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.263 r  add1/out_carry__5/O[1]
                         net (fo=1, routed)           0.000     7.263    tmpWrite10/add1_out[25]
    SLICE_X37Y60         FDRE                                         r  tmpWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X37Y60         FDRE                                         r  tmpWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 2.433ns (38.813%)  route 3.836ns (61.187%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X42Y58         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.773     2.264    fsm3/fsm3_out[24]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     2.388 r  fsm3/x_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.722     3.110    fsm3/x_addr0[3]_INST_0_i_19_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.124     3.234 f  fsm3/x_addr0[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.670     3.904    fsm3/x_addr0[3]_INST_0_i_8_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.028 f  fsm3/out[31]_i_9__1/O
                         net (fo=4, routed)           0.428     4.456    fsm6/out_reg[3]
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.580 r  fsm6/out_tmp_reg_i_35/O
                         net (fo=130, routed)         0.637     5.217    fsm2/out_tmp0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.341 r  fsm2/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.606     5.947    add1/add1_left[4]
    SLICE_X37Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.473 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.473    add1/out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.587 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.587    add1/out_carry__1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.701 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.701    add1/out_carry__2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.815    add1/out_carry__3_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.929    add1/out_carry__4_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.242 r  add1/out_carry__5/O[3]
                         net (fo=1, routed)           0.000     7.242    tmpWrite10/add1_out[27]
    SLICE_X37Y60         FDRE                                         r  tmpWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X37Y60         FDRE                                         r  tmpWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmpWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 2.359ns (38.082%)  route 3.836ns (61.918%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X42Y58         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.773     2.264    fsm3/fsm3_out[24]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     2.388 r  fsm3/x_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.722     3.110    fsm3/x_addr0[3]_INST_0_i_19_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.124     3.234 f  fsm3/x_addr0[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.670     3.904    fsm3/x_addr0[3]_INST_0_i_8_n_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I0_O)        0.124     4.028 f  fsm3/out[31]_i_9__1/O
                         net (fo=4, routed)           0.428     4.456    fsm6/out_reg[3]
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.580 r  fsm6/out_tmp_reg_i_35/O
                         net (fo=130, routed)         0.637     5.217    fsm2/out_tmp0
    SLICE_X38Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.341 r  fsm2/out_carry__0_i_4__0/O
                         net (fo=1, routed)           0.606     5.947    add1/add1_left[4]
    SLICE_X37Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.473 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.473    add1/out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.587 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.587    add1/out_carry__1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.701 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.701    add1/out_carry__2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.815 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.815    add1/out_carry__3_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.929    add1/out_carry__4_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.168 r  add1/out_carry__5/O[2]
                         net (fo=1, routed)           0.000     7.168    tmpWrite10/add1_out[26]
    SLICE_X37Y60         FDRE                                         r  tmpWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    tmpWrite10/clk
    SLICE_X37Y60         FDRE                                         r  tmpWrite10/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.062     7.951    tmpWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 fsm5/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 1.071ns (19.581%)  route 4.399ns (80.419%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm5/clk
    SLICE_X41Y66         FDRE                                         r  fsm5/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[8]/Q
                         net (fo=3, routed)           0.840     2.269    fsm5/fsm5_out[8]
    SLICE_X40Y66         LUT4 (Prop_lut4_I1_O)        0.124     2.393 r  fsm5/y_addr0[3]_INST_0_i_24/O
                         net (fo=2, routed)           1.111     3.504    fsm5/y_addr0[3]_INST_0_i_24_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.628 f  fsm5/y_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     4.061    fsm5/y_addr0[3]_INST_0_i_12_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I2_O)        0.124     4.185 r  fsm5/y_addr0[3]_INST_0_i_3/O
                         net (fo=79, routed)          0.455     4.641    fsm4/out_reg[31]_2
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.124     4.765 r  fsm4/out[31]_i_1/O
                         net (fo=160, routed)         1.036     5.800    tmpRead00/yWrite10_write_en
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.119     5.919 r  tmpRead00/out_tmp_reg_i_15/O
                         net (fo=1, routed)           0.523     6.443    mult1/I2[18]
    DSP48_X2Y28          DSP48E1                                      r  mult1/out_tmp_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y28          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.658     7.231    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.366ns (24.391%)  route 4.234ns (75.609%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X42Y58         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.773     2.264    fsm3/fsm3_out[24]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     2.388 f  fsm3/x_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.722     3.110    fsm3/x_addr0[3]_INST_0_i_19_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.124     3.234 r  fsm3/x_addr0[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.670     3.904    fsm3/x_addr0[3]_INST_0_i_8_n_0
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.150     4.054 f  fsm3/out[31]_i_8__1/O
                         net (fo=3, routed)           0.612     4.666    fsm3/out[31]_i_8__1_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I4_O)        0.326     4.992 r  fsm3/out[31]_i_4__1/O
                         net (fo=3, routed)           0.644     5.636    fsm3/out[31]_i_4__1_n_0
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.760 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.813     6.573    fsm3/out[31]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  fsm3/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    fsm3/clk
    SLICE_X42Y59         FDRE                                         r  fsm3/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y59         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm3/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 fsm3/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.366ns (24.391%)  route 4.234ns (75.609%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X42Y58         FDRE                                         r  fsm3/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[24]/Q
                         net (fo=3, routed)           0.773     2.264    fsm3/fsm3_out[24]
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     2.388 f  fsm3/x_addr0[3]_INST_0_i_19/O
                         net (fo=1, routed)           0.722     3.110    fsm3/x_addr0[3]_INST_0_i_19_n_0
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.124     3.234 r  fsm3/x_addr0[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.670     3.904    fsm3/x_addr0[3]_INST_0_i_8_n_0
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.150     4.054 f  fsm3/out[31]_i_8__1/O
                         net (fo=3, routed)           0.612     4.666    fsm3/out[31]_i_8__1_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I4_O)        0.326     4.992 r  fsm3/out[31]_i_4__1/O
                         net (fo=3, routed)           0.644     5.636    fsm3/out[31]_i_4__1_n_0
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.760 r  fsm3/out[31]_i_1/O
                         net (fo=30, routed)          0.813     6.573    fsm3/out[31]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  fsm3/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    fsm3/clk
    SLICE_X42Y59         FDRE                                         r  fsm3/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y59         FDRE (Setup_fdre_C_R)       -0.524     7.365    fsm3/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  0.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X36Y56         FDRE                                         r  mult0/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.055     0.614    mult0/p_1_in[5]
    SLICE_X36Y56         FDRE                                         r  mult0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult0/clk
    SLICE_X36Y56         FDRE                                         r  mult0/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X38Y56         FDRE                                         r  mult0/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.055     0.614    mult0/p_1_in[8]
    SLICE_X38Y56         FDRE                                         r  mult0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult0/clk
    SLICE_X38Y56         FDRE                                         r  mult0/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y65         FDRE                                         r  mult1/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.055     0.614    mult1/p_1_in[3]
    SLICE_X36Y65         FDRE                                         r  mult1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult1/clk
    SLICE_X36Y65         FDRE                                         r  mult1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult1/clk
    SLICE_X38Y68         FDRE                                         r  mult1/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.057     0.616    mult1/p_1_in[15]
    SLICE_X38Y68         FDRE                                         r  mult1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult1/clk
    SLICE_X38Y68         FDRE                                         r  mult1/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X38Y56         FDRE                                         r  mult0/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.059     0.617    mult0/p_1_in[11]
    SLICE_X38Y56         FDRE                                         r  mult0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult0/clk
    SLICE_X38Y56         FDRE                                         r  mult0/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.022     0.454    mult0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult1/clk
    SLICE_X36Y65         FDRE                                         r  mult1/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.059     0.617    mult1/p_1_in[0]
    SLICE_X36Y65         FDRE                                         r  mult1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult1/clk
    SLICE_X36Y65         FDRE                                         r  mult1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.022     0.454    mult1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X36Y55         FDRE                                         r  mult0/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult0/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.110     0.684    mult0/p_1_in[1]
    SLICE_X36Y56         FDRE                                         r  mult0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult0/clk
    SLICE_X36Y56         FDRE                                         r  mult0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.076     0.508    mult0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult1/clk
    SLICE_X40Y67         FDRE                                         r  mult1/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.065     0.603    mult1/p_1_in[8]
    SLICE_X40Y67         FDRE                                         r  mult1/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult1/clk
    SLICE_X40Y67         FDRE                                         r  mult1/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult1/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X36Y57         FDRE                                         r  mult0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.112     0.686    mult0/p_1_in[10]
    SLICE_X36Y57         FDRE                                         r  mult0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult0/clk
    SLICE_X36Y57         FDRE                                         r  mult0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.059     0.491    mult0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X36Y55         FDRE                                         r  mult0/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult0/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.112     0.686    mult0/p_1_in[2]
    SLICE_X36Y55         FDRE                                         r  mult0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult0/clk
    SLICE_X36Y55         FDRE                                         r  mult0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.059     0.491    mult0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y28   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y24   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y27   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y55  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y60  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y58  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y59  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y60  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y59  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y55  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y58  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y59  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y59  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y59  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y59  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y56  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y55  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y55  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y58  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y59  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y60  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y59  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y59  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y59  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y56  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y55  ARead00/out_reg[18]/C



