-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 16.1 (Build Build 196 10/24/2016)
-- Created on Mon Jun 11 12:22:31 2018

COMPONENT EXAMPLE2
	PORT
	(
		CLK		:	 IN STD_LOGIC;
		INIT		:	 IN STD_LOGIC;
		RD		:	 IN STD_LOGIC;
		WR		:	 IN STD_LOGIC;
		ADDR		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		DIN		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		DOUT		:	 OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
		NRBYTES		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		MESSAGE		:	 OUT STD_LOGIC_VECTOR(63 DOWNTO 0);
		KEY_0		:	 OUT STD_LOGIC_VECTOR(63 DOWNTO 0);
		KEY_1		:	 OUT STD_LOGIC_VECTOR(63 DOWNTO 0);
		HASH		:	 IN STD_LOGIC_VECTOR(63 DOWNTO 0);
		HASH_READY		:	 IN STD_LOGIC
	);
END COMPONENT;