#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Oct 29 20:32:27 2018
# Process ID: 3120
# Current directory: E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.runs/synth_1
# Command line: vivado.exe -log Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl
# Log file: E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.runs/synth_1/Wrapper.vds
# Journal file: E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 359.020 ; gain = 102.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Wrapper' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Wrapper.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA_Interface' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/VGA_Interface.v:21]
	Parameter VertTimeToPulseWidthEnd bound to: 10'b0000000010 
	Parameter VertTimeToBackPorchEnd bound to: 10'b0000011111 
	Parameter VertTimeToDisplayTimeEnd bound to: 10'b0111111111 
	Parameter VertTimeToFrontPorchEnd bound to: 10'b1000001001 
	Parameter HorzeTimeToPulseWidthEnd bound to: 10'b0001100000 
	Parameter HorzeTimeToBackPorchEnd bound to: 10'b0010010000 
	Parameter HorzeTimeToDisplayTimeEnd bound to: 10'b1100010000 
	Parameter HorzeTimeToFrontPorchEnd bound to: 10'b1100100000 
INFO: [Synth 8-638] synthesizing module 'Generic_counter' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter COUNTER_MAX bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter' (1#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'CounterPixal' of module 'Generic_counter' requires 5 connections, but only 4 given [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/VGA_Interface.v:49]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized0' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 799 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized0' (1#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized1' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter COUNTER_MAX bound to: 520 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized1' (1#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'CounterV' of module 'Generic_counter' requires 5 connections, but only 4 given [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/VGA_Interface.v:69]
INFO: [Synth 8-256] done synthesizing module 'VGA_Interface' (2#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/VGA_Interface.v:21]
INFO: [Synth 8-638] synthesizing module 'SomeLogic' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/SomeLogic.v:23]
INFO: [Synth 8-638] synthesizing module 'COUNTERS' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/COUNTERS.v:23]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized2' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 20 - type: integer 
	Parameter COUNTER_MAX bound to: 999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized2' (2#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'CounterSLOW' of module 'Generic_counter' requires 5 connections, but only 4 given [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/COUNTERS.v:43]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized3' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter COUNTER_MAX bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized3' (2#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:23]
WARNING: [Synth 8-350] instance 'CounterColour' of module 'Generic_counter' requires 5 connections, but only 4 given [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/COUNTERS.v:53]
INFO: [Synth 8-638] synthesizing module 'Location_counter' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 629 - type: integer 
	Parameter DIRECTION bound to: 1 - type: integer 
	Parameter POSITION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Location_counter' (3#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Location_counter__parameterized0' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter COUNTER_MAX bound to: 469 - type: integer 
	Parameter DIRECTION bound to: 1 - type: integer 
	Parameter POSITION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Location_counter__parameterized0' (3#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Location_counter__parameterized1' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 629 - type: integer 
	Parameter DIRECTION bound to: 0 - type: integer 
	Parameter POSITION bound to: 629 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Location_counter__parameterized1' (3#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Location_counter__parameterized2' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:23]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter COUNTER_MAX bound to: 469 - type: integer 
	Parameter DIRECTION bound to: 0 - type: integer 
	Parameter POSITION bound to: 469 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Location_counter__parameterized2' (3#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'COUNTERS' (4#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/COUNTERS.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.runs/synth_1/.Xil/Vivado-3120-SUN-PC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (5#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.runs/synth_1/.Xil/Vivado-3120-SUN-PC/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (17) of module 'blk_mem_gen_0' [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/SomeLogic.v:64]
WARNING: [Synth 8-350] instance 'pic' of module 'blk_mem_gen_0' requires 5 connections, but only 3 given [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/SomeLogic.v:62]
INFO: [Synth 8-256] done synthesizing module 'SomeLogic' (6#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/SomeLogic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (7#1) [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 735.883 ; gain = 479.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 735.883 ; gain = 479.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.runs/synth_1/.Xil/Vivado-3120-SUN-PC/dcp1/blk_mem_gen_0_in_context.xdc] for cell 'SL/pic'
Finished Parsing XDC File [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.runs/synth_1/.Xil/Vivado-3120-SUN-PC/dcp1/blk_mem_gen_0_in_context.xdc] for cell 'SL/pic'
Parsing XDC File [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/constrs_1/new/VGAConstraint.xdc]
Finished Parsing XDC File [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/constrs_1/new/VGAConstraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/constrs_1/new/VGAConstraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1163.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1176.355 ; gain = 919.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1176.355 ; gain = 919.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for SL/pic. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1176.355 ; gain = 919.477
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:45]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:44]
INFO: [Synth 8-5546] ROM "Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_value" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:44]
INFO: [Synth 8-5546] ROM "Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_value" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:44]
INFO: [Synth 8-5546] ROM "Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_value" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:44]
INFO: [Synth 8-5546] ROM "Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_value" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:10:18 ; elapsed = 00:10:27 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Generic_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Generic_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VGA_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Generic_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module Generic_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Location_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module Location_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module Location_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module Location_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module SomeLogic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CounterColour/Trigger_out_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:58]
INFO: [Synth 8-5546] ROM "CounterX0/count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterX0/Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterY0/count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterY0/Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterX1/count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterX1/Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterY1/count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterY1/Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterX2/count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterX2/Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterY2/count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterY2/Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterX3/count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterX3/Direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterY3/count_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CounterY3/Direction" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CounterX0/count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
WARNING: [Synth 8-6014] Unused sequential element CounterY0/count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
WARNING: [Synth 8-6014] Unused sequential element CounterX1/count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
WARNING: [Synth 8-6014] Unused sequential element CounterY1/count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
WARNING: [Synth 8-6014] Unused sequential element CounterX2/count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
WARNING: [Synth 8-6014] Unused sequential element CounterY2/count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
WARNING: [Synth 8-6014] Unused sequential element CounterX3/count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
WARNING: [Synth 8-6014] Unused sequential element CounterY3/count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'ADDRESS_reg' and it is trimmed from '18' to '17' bits. [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/SomeLogic.v:64]
WARNING: [Synth 8-6014] Unused sequential element VI/CounterV/Trigger_out_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:58]
WARNING: [Synth 8-6014] Unused sequential element VI/CounterV/count_value_reg was removed.  [E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v:45]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:57 ; elapsed = 00:11:07 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:11:10 ; elapsed = 00:11:20 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:10 ; elapsed = 00:11:20 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:11 ; elapsed = 00:11:21 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \SL/pic  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:12 ; elapsed = 00:11:22 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:12 ; elapsed = 00:11:22 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:12 ; elapsed = 00:11:22 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:12 ; elapsed = 00:11:22 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:13 ; elapsed = 00:11:22 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:13 ; elapsed = 00:11:22 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     2|
|3     |CARRY4        |    66|
|4     |LUT1          |    23|
|5     |LUT2          |   108|
|6     |LUT3          |    25|
|7     |LUT4          |   170|
|8     |LUT5          |   151|
|9     |LUT6          |   689|
|10    |MUXF7         |    64|
|11    |MUXF8         |     2|
|12    |FDRE          |   216|
|13    |IBUF          |    17|
|14    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------+-----------------------------------+------+
|      |Instance            |Module                             |Cells |
+------+--------------------+-----------------------------------+------+
|1     |top                 |                                   |  1559|
|2     |  SL                |SomeLogic                          |   546|
|3     |    counters        |COUNTERS                           |   493|
|4     |      CounterColour |Generic_counter__parameterized3    |    43|
|5     |      CounterSLOW   |Generic_counter__parameterized2    |    32|
|6     |      CounterX0     |Location_counter                   |    53|
|7     |      CounterX1     |Location_counter__parameterized1   |    53|
|8     |      CounterX2     |Location_counter_0                 |    53|
|9     |      CounterX3     |Location_counter__parameterized1_1 |    65|
|10    |      CounterY0     |Location_counter__parameterized0   |    50|
|11    |      CounterY1     |Location_counter__parameterized0_2 |    48|
|12    |      CounterY2     |Location_counter__parameterized2   |    48|
|13    |      CounterY3     |Location_counter__parameterized2_3 |    48|
|14    |  VI                |VGA_Interface                      |   980|
|15    |    CounterH        |Generic_counter__parameterized0    |    33|
|16    |    CounterPixal    |Generic_counter                    |     6|
|17    |    CounterV        |Generic_counter__parameterized1    |    29|
+------+--------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:13 ; elapsed = 00:11:22 . Memory (MB): peak = 1240.297 ; gain = 983.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 13 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:30 ; elapsed = 00:11:03 . Memory (MB): peak = 1240.297 ; gain = 542.945
Synthesis Optimization Complete : Time (s): cpu = 00:11:13 ; elapsed = 00:11:25 . Memory (MB): peak = 1240.297 ; gain = 983.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 23 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:15 ; elapsed = 00:11:29 . Memory (MB): peak = 1240.297 ; gain = 994.887
INFO: [Common 17-1381] The checkpoint 'E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.runs/synth_1/Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1240.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 29 20:44:04 2018...
