{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679408155854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679408155854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 21 17:15:55 2023 " "Processing started: Tue Mar 21 17:15:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679408155854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679408155854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw_circuit -c hw_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw_circuit -c hw_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679408155854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1679408156279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_20l274.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_20l274.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_20L274 " "Found entity 1: decoder_20L274" {  } { { "decoder_20L274.bdf" "" { Schematic "D:/hw_circuit/decoder_20L274.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNT " "Found entity 1: CNT" {  } { { "CNT.bdf" "" { Schematic "D:/hw_circuit/CNT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "D:/hw_circuit/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.bdf" "" { Schematic "D:/hw_circuit/A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "B.bdf" "" { Schematic "D:/hw_circuit/B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "C.bdf" "" { Schematic "D:/hw_circuit/C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D " "Found entity 1: D" {  } { { "D.bdf" "" { Schematic "D:/hw_circuit/D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 E " "Found entity 1: E" {  } { { "E.bdf" "" { Schematic "D:/hw_circuit/E.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F " "Found entity 1: F" {  } { { "F.bdf" "" { Schematic "D:/hw_circuit/F.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 G " "Found entity 1: G" {  } { { "G.bdf" "" { Schematic "D:/hw_circuit/G.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.bdf" "" { Schematic "D:/hw_circuit/BCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_dff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_dff " "Found entity 1: my_dff" {  } { { "my_dff.bdf" "" { Schematic "D:/hw_circuit/my_dff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vd2_20.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vd2_20.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VD2_20 " "Found entity 1: VD2_20" {  } { { "VD2_20.bdf" "" { Schematic "D:/hw_circuit/VD2_20.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679408156344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679408156344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679408156380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst2 " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst2\"" {  } { { "counter.bdf" "inst2" { Schematic "D:/hw_circuit/counter.bdf" { { 232 472 568 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A BCD:inst2\|A:inst " "Elaborating entity \"A\" for hierarchy \"BCD:inst2\|A:inst\"" {  } { { "BCD.bdf" "inst" { Schematic "D:/hw_circuit/BCD.bdf" { { 400 464 560 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B BCD:inst2\|B:inst1 " "Elaborating entity \"B\" for hierarchy \"BCD:inst2\|B:inst1\"" {  } { { "BCD.bdf" "inst1" { Schematic "D:/hw_circuit/BCD.bdf" { { 544 464 560 672 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C BCD:inst2\|C:inst2 " "Elaborating entity \"C\" for hierarchy \"BCD:inst2\|C:inst2\"" {  } { { "BCD.bdf" "inst2" { Schematic "D:/hw_circuit/BCD.bdf" { { 688 464 560 816 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D BCD:inst2\|D:inst3 " "Elaborating entity \"D\" for hierarchy \"BCD:inst2\|D:inst3\"" {  } { { "BCD.bdf" "inst3" { Schematic "D:/hw_circuit/BCD.bdf" { { 832 464 560 960 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E BCD:inst2\|E:inst4 " "Elaborating entity \"E\" for hierarchy \"BCD:inst2\|E:inst4\"" {  } { { "BCD.bdf" "inst4" { Schematic "D:/hw_circuit/BCD.bdf" { { 976 464 560 1104 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156395 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst30 " "Block or symbol \"NAND2\" of instance \"inst30\" overlaps another block or symbol" {  } { { "E.bdf" "" { Schematic "D:/hw_circuit/E.bdf" { { 624 360 424 672 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1679408156396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F BCD:inst2\|F:inst5 " "Elaborating entity \"F\" for hierarchy \"BCD:inst2\|F:inst5\"" {  } { { "BCD.bdf" "inst5" { Schematic "D:/hw_circuit/BCD.bdf" { { 1120 464 560 1248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G BCD:inst2\|G:inst6 " "Elaborating entity \"G\" for hierarchy \"BCD:inst2\|G:inst6\"" {  } { { "BCD.bdf" "inst6" { Schematic "D:/hw_circuit/BCD.bdf" { { 1264 464 560 1392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_20L274 decoder_20L274:inst1 " "Elaborating entity \"decoder_20L274\" for hierarchy \"decoder_20L274:inst1\"" {  } { { "counter.bdf" "inst1" { Schematic "D:/hw_circuit/counter.bdf" { { 232 352 448 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156401 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst4 " "Block or symbol \"NAND2\" of instance \"inst4\" overlaps another block or symbol" {  } { { "decoder_20L274.bdf" "" { Schematic "D:/hw_circuit/decoder_20L274.bdf" { { 264 408 472 312 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1679408156401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT CNT:inst " "Elaborating entity \"CNT\" for hierarchy \"CNT:inst\"" {  } { { "counter.bdf" "inst" { Schematic "D:/hw_circuit/counter.bdf" { { 232 232 328 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VD2_20 VD2_20:inst3 " "Elaborating entity \"VD2_20\" for hierarchy \"VD2_20:inst3\"" {  } { { "counter.bdf" "inst3" { Schematic "D:/hw_circuit/counter.bdf" { { 232 40 208 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff VD2_20:inst3\|my_dff:inst " "Elaborating entity \"my_dff\" for hierarchy \"VD2_20:inst3\|my_dff:inst\"" {  } { { "VD2_20.bdf" "inst" { Schematic "D:/hw_circuit/VD2_20.bdf" { { 96 200 296 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679408156411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B VCC " "Pin \"B\" is stuck at VCC" {  } { { "counter.bdf" "" { Schematic "D:/hw_circuit/counter.bdf" { { 272 592 768 288 "B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679408156776 "|counter|B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1679408156776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679408156881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679408157126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679408157126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679408157149 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679408157149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679408157149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679408157149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679408157167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 21 17:15:57 2023 " "Processing ended: Tue Mar 21 17:15:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679408157167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679408157167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679408157167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679408157167 ""}
