{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661460406672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661460406672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 25 14:46:46 2022 " "Processing started: Thu Aug 25 14:46:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661460406672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460406672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_1 -c Laboratorio_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_1 -c Laboratorio_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460406672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661460407029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661460407029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_2/full_adder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file problema_2/full_adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_tb-testbench " "Found design unit 1: full_adder_tb-testbench" {  } { { "problema_2/full_adder_tb.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/full_adder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418265 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "problema_2/full_adder_tb.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/full_adder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460418265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_2/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file problema_2/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structural " "Found design unit 1: full_adder-structural" {  } { { "problema_2/full_adder.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418267 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "problema_2/full_adder.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460418267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_2/adder_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file problema_2/adder_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4bits-structural " "Found design unit 1: adder_4bits-structural" {  } { { "problema_2/adder_4bits.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418268 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4bits " "Found entity 1: adder_4bits" {  } { { "problema_2/adder_4bits.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460418268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_2/adder_4bits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file problema_2/adder_4bits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4bits_tb-testbench " "Found design unit 1: adder_4bits_tb-testbench" {  } { { "problema_2/adder_4bits_tb.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418268 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4bits_tb " "Found entity 1: adder_4bits_tb" {  } { { "problema_2/adder_4bits_tb.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460418268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_2/adder_4bits_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file problema_2/adder_4bits_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4bits_to_7seg-structural " "Found design unit 1: adder_4bits_to_7seg-structural" {  } { { "problema_2/adder_4bits_to_7seg.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_to_7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418269 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4bits_to_7seg " "Found entity 1: adder_4bits_to_7seg" {  } { { "problema_2/adder_4bits_to_7seg.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460418269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_1/bcd_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema_1/bcd_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_deco " "Found entity 1: bcd_deco" {  } { { "problema_1/bcd_deco.sv" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_1/bcd_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460418271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_1/bcd_deco_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema_1/bcd_deco_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_deco_tb " "Found entity 1: bcd_deco_tb" {  } { { "problema_1/bcd_deco_tb.sv" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_1/bcd_deco_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460418271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_2/adder_4bits_to_7seg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file problema_2/adder_4bits_to_7seg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4bits_to_7seg_tb-testbench " "Found design unit 1: adder_4bits_to_7seg_tb-testbench" {  } { { "problema_2/adder_4bits_to_7seg_tb.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_to_7seg_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418272 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4bits_to_7seg_tb " "Found entity 1: adder_4bits_to_7seg_tb" {  } { { "problema_2/adder_4bits_to_7seg_tb.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_to_7seg_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661460418272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460418272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_4bits_to_7seg " "Elaborating entity \"adder_4bits_to_7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661460418348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bits adder_4bits:adder " "Elaborating entity \"adder_4bits\" for hierarchy \"adder_4bits:adder\"" {  } { { "problema_2/adder_4bits_to_7seg.vhd" "adder" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_to_7seg.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661460418360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_4bits:adder\|full_adder:full_adder_0 " "Elaborating entity \"full_adder\" for hierarchy \"adder_4bits:adder\|full_adder:full_adder_0\"" {  } { { "problema_2/adder_4bits.vhd" "full_adder_0" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661460418366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_deco bcd_deco:deco_0 " "Elaborating entity \"bcd_deco\" for hierarchy \"bcd_deco:deco_0\"" {  } { { "problema_2/adder_4bits_to_7seg.vhd" "deco_0" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_to_7seg.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661460418373 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_1\[0\] VCC " "Pin \"BCD_1\[0\]\" is stuck at VCC" {  } { { "problema_2/adder_4bits_to_7seg.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_to_7seg.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661460419242 "|adder_4bits_to_7seg|BCD_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_1\[4\] GND " "Pin \"BCD_1\[4\]\" is stuck at GND" {  } { { "problema_2/adder_4bits_to_7seg.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_to_7seg.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661460419242 "|adder_4bits_to_7seg|BCD_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD_1\[5\] GND " "Pin \"BCD_1\[5\]\" is stuck at GND" {  } { { "problema_2/adder_4bits_to_7seg.vhd" "" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/problema_2/adder_4bits_to_7seg.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661460419242 "|adder_4bits_to_7seg|BCD_1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1661460419242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661460419372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661460419836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661460419836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661460420022 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661460420022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661460420022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661460420022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661460420034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 25 14:47:00 2022 " "Processing ended: Thu Aug 25 14:47:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661460420034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661460420034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661460420034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661460420034 ""}
