Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Oct  5 17:10:38 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 uut/divisor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uut/quotient_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.966ns (22.202%)  route 3.385ns (77.798%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=207, estimated)      1.606     5.114    uut/clk_100mhz_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  uut/divisor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.419     5.533 f  uut/divisor_reg[5]/Q
                         net (fo=5, estimated)        0.880     6.413    uut/divisor_reg_n_0_[5]
    SLICE_X65Y72         LUT4 (Prop_lut4_I0_O)        0.299     6.712 f  uut/dividend[31]_i_18/O
                         net (fo=1, estimated)        0.939     7.651    uut/dividend[31]_i_18_n_0
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.775 f  uut/dividend[31]_i_5/O
                         net (fo=4, estimated)        0.853     8.628    uut/dividend[31]_i_5_n_0
    SLICE_X65Y75         LUT5 (Prop_lut5_I1_O)        0.124     8.752 r  uut/quotient_out[31]_i_1/O
                         net (fo=32, estimated)       0.713     9.465    uut/quotient_out[31]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  uut/quotient_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=207, estimated)      1.487    14.822    uut/clk_100mhz_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  uut/quotient_out_reg[13]/C
                         clock pessimism              0.254    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X60Y75         FDRE (Setup_fdre_C_R)       -0.524    14.516    uut/quotient_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.051    




