INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/rotator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotator_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/decoder_3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/excess3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd2excess3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/fa1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/fa4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/fa_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/incoder_8to3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_8to3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/nor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sources_1/new/pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_excess3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_excess3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_decoder3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_fa16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fa16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_nor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_nor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_1/project_1.srcs/sim_1/new/tb_rotator8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rotator_8bit
