============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:37 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:37 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:37 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:37 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:37 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-838 ps) Setup Check with Pin soc/can_rx_inst/statev_reg/clk->sena
          Group: C2C
     Startpoint: (R) soc/can_rx_inst/bit_count_reg[1]/clk
          Clock: (R) clock
       Endpoint: (R) soc/can_rx_inst/statev_reg/sena
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     204                  
     Required Time:=    1796                  
      Launch Clock:-       0                  
         Data Path:-    2634                  
             Slack:=    -838                  

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  soc/can_rx_inst/bit_count_reg[1]/clk      -       -        R     (arrival)          385    -     0     0       0    (-,-) 
  soc/can_rx_inst/bit_count_reg[1]/q        (u)     clk->q   R     unmapped_d_flop     14 56.0     0   413     413    (-,-) 
  soc/can_rx_inst/gte_80_51/g12/z           (u)     in_0->z  F     unmapped_nor2        1  4.0     0   122     535    (-,-) 
  soc/can_rx_inst/gte_80_51/g24/z           (u)     in_0->z  R     unmapped_not         1  4.0     0    77     612    (-,-) 
  soc/can_rx_inst/gte_80_51/g25/z           (u)     in_1->z  F     unmapped_nand2       1  4.0     0   122     734    (-,-) 
  soc/can_rx_inst/gte_80_51/g26/z           (u)     in_1->z  R     unmapped_nand2       1  4.0     0   122     856    (-,-) 
  soc/can_rx_inst/gte_80_51/g38/z           (u)     in_1->z  F     unmapped_nand2       1  4.0     0   122     979    (-,-) 
  soc/can_rx_inst/gte_80_51/g39/z           (u)     in_1->z  R     unmapped_nand2       1  4.0     0   122    1101    (-,-) 
  soc/can_rx_inst/gte_80_51/g51/z           (u)     in_0->z  F     unmapped_nand2       1  4.0     0   122    1223    (-,-) 
  soc/can_rx_inst/gte_80_51/g52/z           (u)     in_1->z  R     unmapped_nand2       1  4.0     0   122    1345    (-,-) 
  soc/can_rx_inst/g155/z                    (u)     in_1->z  R     unmapped_and2        3 12.0     0   189    1535    (-,-) 
  soc/can_rx_inst/mux_next_state_80_38/g1/z (u)     sel0->z  R     unmapped_bmux3       1  4.0     0   190    1724    (-,-) 
  soc/can_rx_inst/mux_next_state_69_15/g1/z (u)     data5->z R     unmapped_bmux11      2 12.0     0   514    2238    (-,-) 
  soc/can_rx_inst/g163/z                    (u)     in_1->z  F     unmapped_xnor2       1  4.0     0   190    2428    (-,-) 
  soc/can_rx_inst/g164/z                    (u)     in_2->z  R     unmapped_nand3       1  8.0     0   207    2634    (-,-) 
  soc/can_rx_inst/statev_reg/sena           -       -        R     unmapped_d_flop      1    -     -     0    2634    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 04 2024  09:39:37 pm
  Module:                 bridge_soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No paths found

