--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: ClockManager_unit/DCM_SP_INST/CLK2X
  Logical resource: ClockManager_unit/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: ClockManager_unit/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Logical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: ClockManager_unit/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Logical resource: ClockManager_unit/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: ClockManager_unit/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ClockManager_unit_CLK2X_BUF = PERIOD TIMEGRP 
"ClockManager_unit_CLK2X_BUF"         TS_clock / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145065 paths analyzed, 551 endpoints analyzed, 27 failing endpoints
 27 timing errors detected. (27 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.748ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X18Y28.G4), 14333 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.740ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.036 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.YQ       Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X11Y3.G1       net (fanout=13)       1.337   vga_sync_unit/v_count_reg_0_1
    SLICE_X11Y3.Y        Tilo                  0.612   graph_unit/Msub_Glove_PlR_rom_addr_xor<2>11
                                                       graph_unit/Msub_Glove_PlR_rom_addr_cy<1>11
    SLICE_X4Y0.F4        net (fanout=18)       0.912   graph_unit/Msub_Glove_PlR_rom_addr_cy<1>
    SLICE_X4Y0.X         Tilo                  0.660   N331
                                                       graph_unit/Glove_P1L_rom_col<0>_SW1
    SLICE_X6Y1.G4        net (fanout=2)        0.407   N331
    SLICE_X6Y1.X         Tif5x                 1.000   graph_unit/Glove_P1L_rom_col<0>_mmx_out
                                                       graph_unit/Glove_P1L_rom_col<0>_F
                                                       graph_unit/Glove_P1L_rom_col<0>
    SLICE_X6Y3.F4        net (fanout=2)        0.247   graph_unit/Glove_P1L_rom_col<0>_mmx_out
    SLICE_X6Y3.X         Tilo                  0.660   graph_unit/Glove_P1L_rom_col<1>1
                                                       graph_unit/Glove_P1L_rom_col<1>
    SLICE_X13Y5.F3       net (fanout=3)        0.608   graph_unit/Glove_P1L_rom_col<1>1
    SLICE_X13Y5.X        Tilo                  0.612   N441
                                                       graph_unit/Glove_P1L_rom_col<3>2_SW0
    SLICE_X15Y11.G3      net (fanout=1)        0.734   N441
    SLICE_X15Y11.Y       Tilo                  0.612   graph_unit/rgb_and0003
                                                       graph_unit/Glove_P1L_rom_col<3>2
    SLICE_X15Y11.F4      net (fanout=3)        0.045   graph_unit/Glove_P1L_rom_bit<2>
    SLICE_X15Y11.X       Tilo                  0.612   graph_unit/rgb_and0003
                                                       graph_unit/rgb_and00031
    SLICE_X18Y22.F3      net (fanout=3)        0.901   graph_unit/rgb_and0003
    SLICE_X18Y22.X       Tilo                  0.660   rgb_next<2>51
                                                       rgb_next<2>51
    SLICE_X19Y29.G4      net (fanout=1)        0.459   rgb_next<2>51
    SLICE_X19Y29.Y       Tilo                  0.612   rgb_next<2>142
                                                       rgb_next<2>93
    SLICE_X19Y29.F4      net (fanout=1)        0.020   rgb_next<2>93/O
    SLICE_X19Y29.X       Tilo                  0.612   rgb_next<2>142
                                                       rgb_next<2>142
    SLICE_X18Y28.G4      net (fanout=1)        0.075   rgb_next<2>142
    SLICE_X18Y28.CLK     Tgck                  0.776   rgb_reg<2>
                                                       rgb_next<2>242
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.740ns (7.995ns logic, 5.745ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.723ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.036 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.YQ       Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X11Y3.G1       net (fanout=13)       1.337   vga_sync_unit/v_count_reg_0_1
    SLICE_X11Y3.Y        Tilo                  0.612   graph_unit/Msub_Glove_PlR_rom_addr_xor<2>11
                                                       graph_unit/Msub_Glove_PlR_rom_addr_cy<1>11
    SLICE_X4Y0.F4        net (fanout=18)       0.912   graph_unit/Msub_Glove_PlR_rom_addr_cy<1>
    SLICE_X4Y0.X         Tilo                  0.660   N331
                                                       graph_unit/Glove_P1L_rom_col<0>_SW1
    SLICE_X6Y1.G4        net (fanout=2)        0.407   N331
    SLICE_X6Y1.X         Tif5x                 1.000   graph_unit/Glove_P1L_rom_col<0>_mmx_out
                                                       graph_unit/Glove_P1L_rom_col<0>_F
                                                       graph_unit/Glove_P1L_rom_col<0>
    SLICE_X8Y1.F4        net (fanout=2)        0.311   graph_unit/Glove_P1L_rom_col<0>_mmx_out
    SLICE_X8Y1.X         Tilo                  0.660   N527
                                                       graph_unit/Glove_P1L_rom_col<3>136_F_SW0
    SLICE_X2Y7.G3        net (fanout=1)        0.738   N527
    SLICE_X2Y7.X         Tif5x                 1.000   graph_unit/Glove_P1L_rom_bit<1>
                                                       graph_unit/Glove_P1L_rom_col<3>136_F
                                                       graph_unit/Glove_P1L_rom_col<3>136
    SLICE_X15Y11.F3      net (fanout=3)        0.792   graph_unit/Glove_P1L_rom_bit<1>
    SLICE_X15Y11.X       Tilo                  0.612   graph_unit/rgb_and0003
                                                       graph_unit/rgb_and00031
    SLICE_X18Y22.F3      net (fanout=3)        0.901   graph_unit/rgb_and0003
    SLICE_X18Y22.X       Tilo                  0.660   rgb_next<2>51
                                                       rgb_next<2>51
    SLICE_X19Y29.G4      net (fanout=1)        0.459   rgb_next<2>51
    SLICE_X19Y29.Y       Tilo                  0.612   rgb_next<2>142
                                                       rgb_next<2>93
    SLICE_X19Y29.F4      net (fanout=1)        0.020   rgb_next<2>93/O
    SLICE_X19Y29.X       Tilo                  0.612   rgb_next<2>142
                                                       rgb_next<2>142
    SLICE_X18Y28.G4      net (fanout=1)        0.075   rgb_next<2>142
    SLICE_X18Y28.CLK     Tgck                  0.776   rgb_reg<2>
                                                       rgb_next<2>242
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.723ns (7.771ns logic, 5.952ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.684ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.036 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.YQ       Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X11Y3.G1       net (fanout=13)       1.337   vga_sync_unit/v_count_reg_0_1
    SLICE_X11Y3.Y        Tilo                  0.612   graph_unit/Msub_Glove_PlR_rom_addr_xor<2>11
                                                       graph_unit/Msub_Glove_PlR_rom_addr_cy<1>11
    SLICE_X4Y0.F4        net (fanout=18)       0.912   graph_unit/Msub_Glove_PlR_rom_addr_cy<1>
    SLICE_X4Y0.X         Tilo                  0.660   N331
                                                       graph_unit/Glove_P1L_rom_col<0>_SW1
    SLICE_X6Y1.F4        net (fanout=2)        0.351   N331
    SLICE_X6Y1.X         Tif5x                 1.000   graph_unit/Glove_P1L_rom_col<0>_mmx_out
                                                       graph_unit/Glove_P1L_rom_col<0>_G
                                                       graph_unit/Glove_P1L_rom_col<0>
    SLICE_X6Y3.F4        net (fanout=2)        0.247   graph_unit/Glove_P1L_rom_col<0>_mmx_out
    SLICE_X6Y3.X         Tilo                  0.660   graph_unit/Glove_P1L_rom_col<1>1
                                                       graph_unit/Glove_P1L_rom_col<1>
    SLICE_X13Y5.F3       net (fanout=3)        0.608   graph_unit/Glove_P1L_rom_col<1>1
    SLICE_X13Y5.X        Tilo                  0.612   N441
                                                       graph_unit/Glove_P1L_rom_col<3>2_SW0
    SLICE_X15Y11.G3      net (fanout=1)        0.734   N441
    SLICE_X15Y11.Y       Tilo                  0.612   graph_unit/rgb_and0003
                                                       graph_unit/Glove_P1L_rom_col<3>2
    SLICE_X15Y11.F4      net (fanout=3)        0.045   graph_unit/Glove_P1L_rom_bit<2>
    SLICE_X15Y11.X       Tilo                  0.612   graph_unit/rgb_and0003
                                                       graph_unit/rgb_and00031
    SLICE_X18Y22.F3      net (fanout=3)        0.901   graph_unit/rgb_and0003
    SLICE_X18Y22.X       Tilo                  0.660   rgb_next<2>51
                                                       rgb_next<2>51
    SLICE_X19Y29.G4      net (fanout=1)        0.459   rgb_next<2>51
    SLICE_X19Y29.Y       Tilo                  0.612   rgb_next<2>142
                                                       rgb_next<2>93
    SLICE_X19Y29.F4      net (fanout=1)        0.020   rgb_next<2>93/O
    SLICE_X19Y29.X       Tilo                  0.612   rgb_next<2>142
                                                       rgb_next<2>142
    SLICE_X18Y28.G4      net (fanout=1)        0.075   rgb_next<2>142
    SLICE_X18Y28.CLK     Tgck                  0.776   rgb_reg<2>
                                                       rgb_next<2>242
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.684ns (7.995ns logic, 5.689ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X17Y23.F4), 14589 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.057ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.041 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.YQ       Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X11Y3.G1       net (fanout=13)       1.337   vga_sync_unit/v_count_reg_0_1
    SLICE_X11Y3.Y        Tilo                  0.612   graph_unit/Msub_Glove_PlR_rom_addr_xor<2>11
                                                       graph_unit/Msub_Glove_PlR_rom_addr_cy<1>11
    SLICE_X9Y3.G2        net (fanout=18)       0.474   graph_unit/Msub_Glove_PlR_rom_addr_cy<1>
    SLICE_X9Y3.Y         Tilo                  0.612   N132
                                                       graph_unit/Msub_Glove_PlR_rom_addr_xor<3>11
    SLICE_X4Y0.G1        net (fanout=33)       0.893   graph_unit/Glove_PlR_rom_addr<3>
    SLICE_X4Y0.Y         Tilo                  0.660   N331
                                                       graph_unit/Mrom_Glove_PlR_rom_addr_rom0000311
    SLICE_X1Y4.G3        net (fanout=3)        0.539   graph_unit/Glove_P1L_rom_col<3>_1011
    SLICE_X1Y4.F5        Tif5                  0.759   graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_7_f51
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_7_f5
    SLICE_X1Y4.FXINA     net (fanout=1)        0.000   graph_unit/Mmux_Glove_PlR_rom_bit_7_f5
    SLICE_X1Y4.Y         Tif6y                 0.451   graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
    SLICE_X12Y11.F3      net (fanout=2)        0.743   graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
    SLICE_X12Y11.X       Tif5x                 1.000   graph_unit/Glove_PlR_rom_bit<0>
                                                       graph_unit/Glove_P1L_rom_col<3>3_G
                                                       graph_unit/Glove_P1L_rom_col<3>3
    SLICE_X14Y10.F3      net (fanout=2)        0.322   graph_unit/Glove_PlR_rom_bit<0>
    SLICE_X14Y10.X       Tilo                  0.660   graph_unit/rgb_and0004
                                                       graph_unit/rgb_and00041
    SLICE_X16Y22.G1      net (fanout=3)        0.707   graph_unit/rgb_and0004
    SLICE_X16Y22.Y       Tilo                  0.660   N306
                                                       rgb_next<0>59
    SLICE_X16Y22.F4      net (fanout=1)        0.020   rgb_next<0>59/O
    SLICE_X16Y22.X       Tilo                  0.660   N306
                                                       rgb_next<0>148_SW0
    SLICE_X17Y23.G4      net (fanout=1)        0.021   N306
    SLICE_X17Y23.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>148
    SLICE_X17Y23.F4      net (fanout=1)        0.020   rgb_next<0>148/O
    SLICE_X17Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>243
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.057ns (7.981ns logic, 5.076ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.057ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.041 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.YQ       Tcko                  0.567   vga_sync_unit/v_count_reg_0_1
                                                       vga_sync_unit/v_count_reg_0_1
    SLICE_X11Y3.G1       net (fanout=13)       1.337   vga_sync_unit/v_count_reg_0_1
    SLICE_X11Y3.Y        Tilo                  0.612   graph_unit/Msub_Glove_PlR_rom_addr_xor<2>11
                                                       graph_unit/Msub_Glove_PlR_rom_addr_cy<1>11
    SLICE_X9Y3.G2        net (fanout=18)       0.474   graph_unit/Msub_Glove_PlR_rom_addr_cy<1>
    SLICE_X9Y3.Y         Tilo                  0.612   N132
                                                       graph_unit/Msub_Glove_PlR_rom_addr_xor<3>11
    SLICE_X4Y0.G1        net (fanout=33)       0.893   graph_unit/Glove_PlR_rom_addr<3>
    SLICE_X4Y0.Y         Tilo                  0.660   N331
                                                       graph_unit/Mrom_Glove_PlR_rom_addr_rom0000311
    SLICE_X1Y4.G3        net (fanout=3)        0.539   graph_unit/Glove_P1L_rom_col<3>_1011
    SLICE_X1Y4.F5        Tif5                  0.759   graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_7_f51
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_7_f5
    SLICE_X1Y4.FXINA     net (fanout=1)        0.000   graph_unit/Mmux_Glove_PlR_rom_bit_7_f5
    SLICE_X1Y4.Y         Tif6y                 0.451   graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
    SLICE_X12Y11.G3      net (fanout=2)        0.743   graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
    SLICE_X12Y11.X       Tif5x                 1.000   graph_unit/Glove_PlR_rom_bit<0>
                                                       graph_unit/Glove_P1L_rom_col<3>3_F
                                                       graph_unit/Glove_P1L_rom_col<3>3
    SLICE_X14Y10.F3      net (fanout=2)        0.322   graph_unit/Glove_PlR_rom_bit<0>
    SLICE_X14Y10.X       Tilo                  0.660   graph_unit/rgb_and0004
                                                       graph_unit/rgb_and00041
    SLICE_X16Y22.G1      net (fanout=3)        0.707   graph_unit/rgb_and0004
    SLICE_X16Y22.Y       Tilo                  0.660   N306
                                                       rgb_next<0>59
    SLICE_X16Y22.F4      net (fanout=1)        0.020   rgb_next<0>59/O
    SLICE_X16Y22.X       Tilo                  0.660   N306
                                                       rgb_next<0>148_SW0
    SLICE_X17Y23.G4      net (fanout=1)        0.021   N306
    SLICE_X17Y23.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>148
    SLICE_X17Y23.F4      net (fanout=1)        0.020   rgb_next<0>148/O
    SLICE_X17Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>243
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.057ns (7.981ns logic, 5.076ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      13.035ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.041 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.YQ       Tcko                  0.567   vga_sync_unit/v_count_reg_1_1
                                                       vga_sync_unit/v_count_reg_1_1
    SLICE_X10Y2.G1       net (fanout=14)       1.281   vga_sync_unit/v_count_reg_1_1
    SLICE_X10Y2.Y        Tilo                  0.660   graph_unit/Mrom_not0003_rom000011
                                                       graph_unit/Msub_Glove_PlR_rom_addr_xor<1>11
    SLICE_X8Y3.G2        net (fanout=35)       0.568   graph_unit/Glove_PlR_rom_addr<1>
    SLICE_X8Y3.Y         Tilo                  0.660   graph_unit/Glove_P1L_rom_bit_mux0011<0>
                                                       graph_unit/Mrom_Glove_PlR_rom_addr_rom00001111
    SLICE_X3Y0.G4        net (fanout=6)        0.818   graph_unit/Mrom_Glove_PlR_rom_addr_rom000011
    SLICE_X3Y0.Y         Tilo                  0.612   graph_unit/Mrom_Glove_PlR_rom_addr_rom000010
                                                       graph_unit/Mrom_Glove_PlR_rom_addr_rom000061
    SLICE_X1Y4.F3        net (fanout=2)        0.506   graph_unit/Mrom_Glove_PlR_rom_addr_rom00006
    SLICE_X1Y4.F5        Tif5                  0.759   graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_7_f52
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_7_f5
    SLICE_X1Y4.FXINA     net (fanout=1)        0.000   graph_unit/Mmux_Glove_PlR_rom_bit_7_f5
    SLICE_X1Y4.Y         Tif6y                 0.451   graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
                                                       graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
    SLICE_X12Y11.G3      net (fanout=2)        0.743   graph_unit/Mmux_Glove_PlR_rom_bit_6_f6
    SLICE_X12Y11.X       Tif5x                 1.000   graph_unit/Glove_PlR_rom_bit<0>
                                                       graph_unit/Glove_P1L_rom_col<3>3_F
                                                       graph_unit/Glove_P1L_rom_col<3>3
    SLICE_X14Y10.F3      net (fanout=2)        0.322   graph_unit/Glove_PlR_rom_bit<0>
    SLICE_X14Y10.X       Tilo                  0.660   graph_unit/rgb_and0004
                                                       graph_unit/rgb_and00041
    SLICE_X16Y22.G1      net (fanout=3)        0.707   graph_unit/rgb_and0004
    SLICE_X16Y22.Y       Tilo                  0.660   N306
                                                       rgb_next<0>59
    SLICE_X16Y22.F4      net (fanout=1)        0.020   rgb_next<0>59/O
    SLICE_X16Y22.X       Tilo                  0.660   N306
                                                       rgb_next<0>148_SW0
    SLICE_X17Y23.G4      net (fanout=1)        0.021   N306
    SLICE_X17Y23.Y       Tilo                  0.612   rgb_reg<0>
                                                       rgb_next<0>148
    SLICE_X17Y23.F4      net (fanout=1)        0.020   rgb_next<0>148/O
    SLICE_X17Y23.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>243
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.035ns (8.029ns logic, 5.006ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X18Y28.G3), 4303 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/player1_x_reg_8 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.839ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/player1_x_reg_8 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y15.YQ      Tcko                  0.567   graph_unit/player1_x_reg<9>
                                                       graph_unit/player1_x_reg_8
    SLICE_X22Y10.G1      net (fanout=9)        0.910   graph_unit/player1_x_reg<8>
    SLICE_X22Y10.Y       Tilo                  0.660   graph_unit/Madd_glove_PlR_x_l_add0000_cy<7>
                                                       graph_unit/Madd_glove_PlR_x_l_add0000_xor<8>11
    SLICE_X29Y4.F4       net (fanout=3)        0.769   graph_unit/Madd_glove_PlR_x_r_addsub0000_lut<8>
    SLICE_X29Y4.Y        Topy                  1.427   graph_unit/glove_PlR_x_r<8>
                                                       graph_unit/Msub_glove_PlR_x_r_lut<8>
                                                       graph_unit/Msub_glove_PlR_x_r_cy<8>
                                                       graph_unit/Msub_glove_PlR_x_r_xor<9>
    SLICE_X30Y4.G1       net (fanout=1)        0.381   graph_unit/glove_PlR_x_r<9>
    SLICE_X30Y4.COUT     Topcyg                0.984   graph_unit/glove_L_PlR_on_cmp_le0001
                                                       graph_unit/Mcompar_glove_L_PlR_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_glove_L_PlR_on_cmp_le0001_cy<9>
    SLICE_X18Y16.G4      net (fanout=1)        1.474   graph_unit/glove_L_PlR_on_cmp_le0001
    SLICE_X18Y16.Y       Tilo                  0.660   rgb_next<0>16
                                                       graph_unit/glove_L_PlR_on_and00001
    SLICE_X18Y18.F3      net (fanout=3)        0.304   graph_unit/glove_L_PlR_on
    SLICE_X18Y18.X       Tilo                  0.660   N386
                                                       graph_unit/graph_on7_SW1_SW0
    SLICE_X16Y20.G4      net (fanout=1)        0.356   N386
    SLICE_X16Y20.Y       Tilo                  0.660   rgb_next<1>9
                                                       graph_unit/graph_on20
    SLICE_X13Y25.BX      net (fanout=9)        0.878   graph_on
    SLICE_X13Y25.X       Tbxx                  0.641   N197
                                                       rgb_next<2>195_SW1_f5
    SLICE_X18Y28.G3      net (fanout=1)        0.732   N197
    SLICE_X18Y28.CLK     Tgck                  0.776   rgb_reg<2>
                                                       rgb_next<2>242
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.839ns (7.035ns logic, 5.804ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/player1_x_reg_6 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.645ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/player1_x_reg_6 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y11.YQ      Tcko                  0.567   graph_unit/player1_x_reg<7>
                                                       graph_unit/player1_x_reg_6
    SLICE_X22Y10.G4      net (fanout=15)       0.716   graph_unit/player1_x_reg<6>
    SLICE_X22Y10.Y       Tilo                  0.660   graph_unit/Madd_glove_PlR_x_l_add0000_cy<7>
                                                       graph_unit/Madd_glove_PlR_x_l_add0000_xor<8>11
    SLICE_X29Y4.F4       net (fanout=3)        0.769   graph_unit/Madd_glove_PlR_x_r_addsub0000_lut<8>
    SLICE_X29Y4.Y        Topy                  1.427   graph_unit/glove_PlR_x_r<8>
                                                       graph_unit/Msub_glove_PlR_x_r_lut<8>
                                                       graph_unit/Msub_glove_PlR_x_r_cy<8>
                                                       graph_unit/Msub_glove_PlR_x_r_xor<9>
    SLICE_X30Y4.G1       net (fanout=1)        0.381   graph_unit/glove_PlR_x_r<9>
    SLICE_X30Y4.COUT     Topcyg                0.984   graph_unit/glove_L_PlR_on_cmp_le0001
                                                       graph_unit/Mcompar_glove_L_PlR_on_cmp_le0001_lut<9>
                                                       graph_unit/Mcompar_glove_L_PlR_on_cmp_le0001_cy<9>
    SLICE_X18Y16.G4      net (fanout=1)        1.474   graph_unit/glove_L_PlR_on_cmp_le0001
    SLICE_X18Y16.Y       Tilo                  0.660   rgb_next<0>16
                                                       graph_unit/glove_L_PlR_on_and00001
    SLICE_X18Y18.F3      net (fanout=3)        0.304   graph_unit/glove_L_PlR_on
    SLICE_X18Y18.X       Tilo                  0.660   N386
                                                       graph_unit/graph_on7_SW1_SW0
    SLICE_X16Y20.G4      net (fanout=1)        0.356   N386
    SLICE_X16Y20.Y       Tilo                  0.660   rgb_next<1>9
                                                       graph_unit/graph_on20
    SLICE_X13Y25.BX      net (fanout=9)        0.878   graph_on
    SLICE_X13Y25.X       Tbxx                  0.641   N197
                                                       rgb_next<2>195_SW1_f5
    SLICE_X18Y28.G3      net (fanout=1)        0.732   N197
    SLICE_X18Y28.CLK     Tgck                  0.776   rgb_reg<2>
                                                       rgb_next<2>242
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.645ns (7.035ns logic, 5.610ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/player1_x_reg_8 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.628ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/player1_x_reg_8 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y15.YQ      Tcko                  0.567   graph_unit/player1_x_reg<9>
                                                       graph_unit/player1_x_reg_8
    SLICE_X22Y10.G1      net (fanout=9)        0.910   graph_unit/player1_x_reg<8>
    SLICE_X22Y10.Y       Tilo                  0.660   graph_unit/Madd_glove_PlR_x_l_add0000_cy<7>
                                                       graph_unit/Madd_glove_PlR_x_l_add0000_xor<8>11
    SLICE_X29Y4.F4       net (fanout=3)        0.769   graph_unit/Madd_glove_PlR_x_r_addsub0000_lut<8>
    SLICE_X29Y4.Y        Topy                  1.427   graph_unit/glove_PlR_x_r<8>
                                                       graph_unit/Msub_glove_PlR_x_r_lut<8>
                                                       graph_unit/Msub_glove_PlR_x_r_cy<8>
                                                       graph_unit/Msub_glove_PlR_x_r_xor<9>
    SLICE_X30Y4.G1       net (fanout=1)        0.381   graph_unit/glove_PlR_x_r<9>
    SLICE_X30Y4.COUT     Topcyg                0.773   graph_unit/glove_L_PlR_on_cmp_le0001
                                                       graph_unit/Mcompar_glove_L_PlR_on_cmp_le0001_cy<9>
    SLICE_X18Y16.G4      net (fanout=1)        1.474   graph_unit/glove_L_PlR_on_cmp_le0001
    SLICE_X18Y16.Y       Tilo                  0.660   rgb_next<0>16
                                                       graph_unit/glove_L_PlR_on_and00001
    SLICE_X18Y18.F3      net (fanout=3)        0.304   graph_unit/glove_L_PlR_on
    SLICE_X18Y18.X       Tilo                  0.660   N386
                                                       graph_unit/graph_on7_SW1_SW0
    SLICE_X16Y20.G4      net (fanout=1)        0.356   N386
    SLICE_X16Y20.Y       Tilo                  0.660   rgb_next<1>9
                                                       graph_unit/graph_on20
    SLICE_X13Y25.BX      net (fanout=9)        0.878   graph_on
    SLICE_X13Y25.X       Tbxx                  0.641   N197
                                                       rgb_next<2>195_SW1_f5
    SLICE_X18Y28.G3      net (fanout=1)        0.732   N197
    SLICE_X18Y28.CLK     Tgck                  0.776   rgb_reg<2>
                                                       rgb_next<2>242
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.628ns (6.824ns logic, 5.804ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClockManager_unit_CLK2X_BUF = PERIOD TIMEGRP "ClockManager_unit_CLK2X_BUF"
        TS_clock / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point kb_code_unit/ps2_rx_unit/filter_reg_6 (SLICE_X1Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb_code_unit/ps2_rx_unit/filter_reg_7 (FF)
  Destination:          kb_code_unit/ps2_rx_unit/filter_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kb_code_unit/ps2_rx_unit/filter_reg_7 to kb_code_unit/ps2_rx_unit/filter_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.XQ       Tcko                  0.411   kb_code_unit/ps2_rx_unit/filter_reg<7>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_7
    SLICE_X1Y42.BY       net (fanout=4)        0.373   kb_code_unit/ps2_rx_unit/filter_reg<7>
    SLICE_X1Y42.CLK      Tckdi       (-Th)    -0.117   kb_code_unit/ps2_rx_unit/filter_reg<7>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.528ns logic, 0.373ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point kb_code_unit/ps2_rx_unit/filter_reg_0 (SLICE_X3Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.919ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb_code_unit/ps2_rx_unit/filter_reg_1 (FF)
  Destination:          kb_code_unit/ps2_rx_unit/filter_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kb_code_unit/ps2_rx_unit/filter_reg_1 to kb_code_unit/ps2_rx_unit/filter_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.XQ       Tcko                  0.411   kb_code_unit/ps2_rx_unit/filter_reg<1>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_1
    SLICE_X3Y40.BY       net (fanout=4)        0.391   kb_code_unit/ps2_rx_unit/filter_reg<1>
    SLICE_X3Y40.CLK      Tckdi       (-Th)    -0.117   kb_code_unit/ps2_rx_unit/filter_reg<1>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.528ns logic, 0.391ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point kb_code_unit/ps2_rx_unit/filter_reg_4 (SLICE_X1Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb_code_unit/ps2_rx_unit/filter_reg_5 (FF)
  Destination:          kb_code_unit/ps2_rx_unit/filter_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kb_code_unit/ps2_rx_unit/filter_reg_5 to kb_code_unit/ps2_rx_unit/filter_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.XQ       Tcko                  0.411   kb_code_unit/ps2_rx_unit/filter_reg<5>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_5
    SLICE_X1Y40.BY       net (fanout=4)        0.401   kb_code_unit/ps2_rx_unit/filter_reg<5>
    SLICE_X1Y40.CLK      Tckdi       (-Th)    -0.117   kb_code_unit/ps2_rx_unit/filter_reg<5>
                                                       kb_code_unit/ps2_rx_unit/filter_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.528ns logic, 0.401ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClockManager_unit_CLK2X_BUF = PERIOD TIMEGRP "ClockManager_unit_CLK2X_BUF"
        TS_clock / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/bar_y_reg<0>/SR
  Logical resource: graph_unit/bar_y_reg_0/SR
  Location pin: SLICE_X25Y24.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 7.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/bar_y_reg<0>/SR
  Logical resource: graph_unit/bar_y_reg_0/SR
  Location pin: SLICE_X25Y24.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 7.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/bar_y_reg<0>/SR
  Logical resource: graph_unit/bar_y_reg_1/SR
  Location pin: SLICE_X25Y24.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clock                       |     20.000ns|      6.000ns|     27.496ns|            0|           27|            0|       145065|
| TS_ClockManager_unit_CLK2X_BUF|     10.000ns|     13.748ns|          N/A|           27|            0|       145065|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   13.748|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 27  Score: 45395  (Setup/Max: 45395, Hold: 0)

Constraints cover 145065 paths, 0 nets, and 4478 connections

Design statistics:
   Minimum period:  13.748ns{1}   (Maximum frequency:  72.738MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 17 18:23:35 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4506 MB



