<!doctype html><html lang="zh-hans"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"><title>模拟问题的增加</title><link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.3.1/css/bootstrap.min.css" integrity="sha384-ggOyR0iXCbMQv3Xipma34MD+dH/1fQ784/j6cY/iJTQUOhcWr7x9JvoRxT2MZw1T" crossorigin="anonymous"><link rel="stylesheet" href="/img/css.css?random="><link data-rh="true" rel="icon" href="/img/favicon.ico"/><script>var _hmt = _hmt || [];(function() {var hm = document.createElement("script");hm.src = "https://hm.baidu.com/hm.js?03c1a0f31299b4a2fbb83c34d6beaac9";var s = document.getElementsByTagName("script")[0]; s.parentNode.insertBefore(hm, s);})();</script><script data-ad-client="ca-pub-6067137220025946" async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script><script type="text/javascript" src="https://platform-api.sharethis.com/js/sharethis.js#property=5effb96910009800120b8d4d&product=inline-share-buttons" async="async"></script></head><body><div id="my_header"><div class="container"><nav class="navbar navbar-expand-lg"><a class="navbar-brand" href="/"><img alt="diglog" src="/img/logo.v1.gif" class="rounded-sm"></a><button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarNavAltMarkup" aria-controls="navbarNavAltMarkup" aria-expanded="false" aria-label="Toggle navigation"><span class="navbar-toggler-icon"></span></button><div class="collapse navbar-collapse" id="navbarNavAltMarkup"><div class="navbar-nav"></div></div></nav></div></div><div class="container"><div id="my_content"><h1 class="page_narrow">模拟问题的增加</h1><div class="row"><div class="col-lg-12 col-12"><div class="my_story_list_item shadow p-3 mb-5 bg-white rounded"><div class="story_page_pub_time page_narrow">2020-10-20 12:35:00</div><div class="story_img_container"><a href="http://img2.diglog.com/img/2020/10/29462690e0c5aab8f1750c80206ff0d1.png"><img src="http://img2.diglog.com/img/2020/10/29462690e0c5aab8f1750c80206ff0d1.png" class="img-fluid my_story_img" onerror="this.style.display='none'"></a></div><div class="page_narrow text-break page_content"><p>Analog and mixed signal design has always been tough, but a resent survey suggests that the industry has seen significantly increased failures in the past year because the analog circuitry within an ASIC was out of tolerance.</p><p>模拟和混合信号设计一直很困难，但最近的一项调查表明，由于ASIC内的模拟电路超出了容忍度，该行业在过去一年中出现了显著的故障增加。</p><p> What is causing this spike in failures? Is it just a glitch in the data, or are these problems real? The answer is complicated, and to a large extent it depends heavily on analog tuning.</p><p>故障数量激增的原因是什么？这只是数据上的小故障，还是这些问题是真的？答案很复杂，而且在很大程度上依赖于模拟调谐。</p><p> Fig. 1: Flaws contributing to ASIC re-spins. Source: Wilson Research and Mentor, a Siemens Business</p><p>图1：导致ASIC重新旋转的缺陷。资料来源：西门子旗下的Wilson Research and Mentor。</p><p> “Analog tuning means you need to be very clear about the performance of the analog circuit, given the context of the entire system, that you need to achieve in silicon,” says Sathish Balasubramian, senior product manager for AMS Verification at Mentor, a Siemens Business. “And that needs to be pretty close to what you get from silicon.”</p><p>西门子公司Mentor的AMS验证高级产品经理萨蒂什·巴拉苏布拉米安(Sathish Balasubramian)表示：“模拟调谐意味着，考虑到整个系统的背景，您需要非常清楚地了解模拟电路的性能，这是您需要在硅中实现的。”“而这需要与你从硅中获得的相当接近。”</p><p> Harry Foster, chief scientist at Mentor, analyzed the results of the Wilson Research/Mentor survey to see whether the spike was restricted to designs at the latest technology nodes, or if it was more widespread. It turns out that while 7nm or below was the most popular answer for those experiencing the problem, it only accounted for about 16% of the cases. Almost all nodes, including 150nm and larger, were seeing these types of failures.</p><p>Mentor的首席科学家哈里·福斯特(Harry Foster)分析了威尔逊研究/Mentor调查的结果，看看这种激增是仅限于最新技术节点的设计，还是更广泛。事实证明，虽然7 nm或更低的波长是那些遇到这个问题的人最流行的答案，但它只占到了大约16%的情况。几乎所有的节点，包括150 nm和更大的节点，都出现了这种类型的故障。</p><p> A second area of exploration was whether these issues cropped up on large designs or small ones. The results can be seen in figure 2 below, but it clearly shows that while all design sizes are experiencing a rise in problems associated with analog tuning, the biggest percentage involves the largest designs.</p><p>第二个探索领域是这些问题是突然出现在大设计还是小设计上。结果可以在下面的图2中看到，但它清楚地表明，虽然所有设计规模都经历了与模拟调谐相关的问题的增加，但涉及最大设计的百分比最大。</p><p> Fig. 2: Tuning analog circuit flaws by design size. Source: Wilson Research and Mentor, a Siemens Business</p><p>图2：按设计大小调整模拟电路缺陷。资料来源：西门子旗下的Wilson Research and Mentor。</p><p> Is the number believable? “One way to track the progress of analog design methodology is the percent of field failures due to analog elements of a design compared to other elements,” says Art Schaldenbrand, senior product manager at Cadence. “At a recent VLSI Test Symposium, it was reported that 95% of field failures are due to the analog elements of the design. Analog is difficult. The challenge of analog design is getting harder, and the impact of analog elements on the design are becoming more intractable. Plus, there are increasing pressures on analog designers. It takes more time to scale down analog power than it does to scale down digital power. This is because we have to re-architect what we’re doing in analog to achieve that.”</p><p>这个数字可信吗？Cadence高级产品经理Art Schaldenbrand表示：“跟踪模拟设计方法论进展的一种方式是，与其他元素相比，由于模拟设计的模拟元素而导致的现场故障百分比。”“在最近的一次VLSI测试研讨会上，有报道称95%的现场故障都是由于芯片设计的模拟元件造成的。模拟很难。模拟设计的挑战越来越难，模拟元素对设计的影响也越来越棘手。此外，模拟设计师面临的压力也越来越大。缩小模拟功率比缩小数字功率需要更多时间。这是因为我们必须重新设计我们在模拟领域所做的工作，以实现这一目标。“</p><p> Designs of all sizes and technology nodes are experiencing increasing problems with analog. “ASICs are getting more complex, driven by two main areas,” says Mentor’s Balasubramian. “One is going to be the migration to advanced nodes. But the biggest driver is that the number of complex mixed signal designs is increasing. This is mainly due to companies trying to optimize the area footprint to include analog within the same technology node. Everyone is trying to migrate to a single substrate, or a single technology node. That by itself poses a lot of challenges. When teams need to get exposure to analog design, or get exposed to some of the effects of advanced nodes — such as lower threshold, such as being really finicky in terms of parasitics — they can’t do a schematic simulation and say everything is working.”</p><p>各种规模和技术节点的设计都遇到了越来越多的模拟问题。“在两个主要领域的推动下，ASIC正变得越来越复杂，”Mentor的Balasubramian说。其中之一将是向高级节点的迁移。但最大的驱动因素是复杂混合信号设计的数量正在增加。这主要是由于公司试图优化区域占用面积，以便在同一技术节点中包括模拟。每个人都在试图迁移到单一的基底，或单一的技术节点。这本身就带来了很多挑战。当团队需要接触到模拟设计，或者需要接触到高级节点的一些效果时--比如更低的门槛，比如在寄生方面非常挑剔--他们不能做一个示意性仿真，然后说一切都正常。</p><p> A significant area of growth for the industry is coming from IoT devices. “When you look at mobile or IoT or handheld devices, you will find lots more analog components,” says Farzin Rasteh, analog and mixed-signal applications engineering manager at Synopsys. “You will get PLLs, RF, and high frequency modulation circuits. You will find charge pumps and op amps. And all of these devices have sensors, which are analog in nature.”</p><p>该行业的一个重要增长领域来自物联网设备。Synopsys的模拟和混合信号应用工程经理Farzin Rasteh说：“当你关注移动、物联网或手持设备时，你会发现更多的模拟元件。”您将获得PLL、RF和高频调制电路。你会发现充电泵和运算放大器。而且所有这些设备都有传感器，本质上是模拟的。“。</p><p> New nodes mean more issues. “At the latest technology nodes, there are new things to learn and it takes time to fully understand them and incorporate these new effects into tools and models,” says Benjamin Prautsch, group manager of advanced mixed-signal automation at Fraunhofer IIS’ Engineering of Adaptive Systems Division. “For example, at the latest nodes, variability is very difficult to model. Parasitic extraction becomes a lot more difficult when many root effects come into the picture, and it can take time to isolate layout-dependent effects, which can exacerbate the parasitic issues.”</p><p>新节点意味着更多问题。Fraunhofer IIS自适应系统工程部高级混合信号自动化组经理Benjamin Prautsch表示：“在最新的技术节点，有新的东西需要学习，完全理解它们并将这些新效应融入工具和模型需要时间。”“例如，在最新的节点，变异性很难建模。当许多根效果进入画面时，寄生提取变得困难得多，隔离依赖于布局的效果可能需要时间，这可能会加剧寄生问题。“。</p><p> One such new issue is noise. “TSMC has published papers saying that porting an analog design into a higher technology node or advanced technology node comes with its own challenges,” says Balasubramian. “The best-case scenario is going to be that everything works and you’re probably lucky. To make that happen you probably have high margins. In most cases that will result in a performance hit. But the worst-case scenario is that it does not function.”</p><p>其中一个新问题就是噪音。“台积电已经发表论文说，将模拟设计移植到更高的技术节点或先进的技术节点会带来它自己的挑战，”Balasubramian说。“最好的情况是一切正常，你可能很幸运。要做到这一点，你可能有很高的利润率。在大多数情况下，这将导致性能下降。但最坏的情况是它无法发挥作用。“。</p><p> When you combine noise and variability, things get worse. “Consider the voltage regulator, or the charge pump, which is providing power to a datapath,” says Synopsys’ Rasteh. “What if there is variation in that and what if there’s a noise on that? How does that noise manifests itself in the timing of the signals and clocks, which in turn could lead to failure? What type of cause effect relationships exist, at these small geometries, at these high frequencies, where every fraction of picoseconds matters? These are the kinds of things that usually lead to failures.”</p><p>当你把噪音和变化无常结合在一起时，情况会变得更糟。Synopsys的Rasteh说：“考虑一下电压调节器或电荷泵，它为数据路径提供电力。”“如果这里面有变化，如果上面有噪音怎么办？噪声如何在信号和时钟的计时中表现出来，进而可能导致故障？什么类型的因果关系存在，在这些小几何体上，在这些高频下，皮秒的每一小部分都很重要？这些都是通常会导致失败的事情。“。</p><p> Some problems cause chips to fail, but there are other reasons why re-spins may be necessary. “The biggest challenge, when it comes to variation, is yield,” says Haran Thanikasalam, senior staff applications engineer in the Design Group at Synopsys. “We depend on simulation to provide an accurate sigma-based analysis, so that they can relate that to a yield fall-out. Tools have a difficult time applying different sigma values to different parts of the circuit. As a result, companies send out a test chip, and these provide a vehicle for all kinds of analysis. They can push the limits on the silicon, and then make the correlation between the simulations and the actual part.”</p><p>有些问题会导致芯片失效，但可能需要重新旋转还有其他原因。Synopsys设计组的高级员工应用工程师Haran Thanikasalam说：“当涉及到变化时，最大的挑战是产量。”“我们依靠模拟来提供准确的基于西格玛的分析，这样他们就可以将其与产量下降联系起来。工具很难将不同的sigma值应用到电路的不同部分。因此，公司发出了测试芯片，这些芯片为各种分析提供了工具。他们可以推动硅的极限，然后在模拟和实际部件之间建立关联。“。</p><p> Expecting more from analog There is continued pressure to improve analog performance even when the process technology is fighting in the opposite direction. “With in-chip integration, there is no longer a simple analog/digital boundary,” says Balasubramian. “We see designs architected such that there is no one way traffic where analog is driving digital. Instead, there are feedback loops. Consider the digital calibration of a PLL. A PLL used to be purely analog, but today they are adding digital calibration to make it faster and easier to converge. Now, your basic analog block has a digital component, and it’s not a uni-directional flow anymore. This requires more advanced methodologies.”</p><p>对模拟技术的期望更高，即使工艺技术正朝着相反的方向发展，改善模拟性能的压力依然存在。“有了芯片内集成，就不再有简单的模拟/数字边界，”Balasubramian说。他说：“我们看到这样的设计架构，模拟驱动数字的地方没有单向通信。取而代之的是反馈循环。考虑PLL的数字校准。锁相环过去是纯模拟的，但今天他们增加了数字校准，以使其更快、更容易收敛。现在，您的基本模拟模块有一个数字组件，它不再是单向流。这需要更先进的方法论。“。</p><p> Rasteh agrees. “To check and adjust, we need more intelligence built into the design. This may include self control with a feedback loop to monitor the conditions for these events — whether it’s temperature, signal power that it is receiving, whether it’s an error-checking mechanism, whether it’s measuring the jitter or variation — and self-correct and compensate for it.”</p><p>拉斯特对此表示同意。“为了检查和调整，我们需要在设计中内置更多的智能。这可能包括带有反馈回路的自我控制，以监控这些事件的条件--无论是温度、接收到的信号功率、是否是错误检查机制、是否测量抖动或变化--以及自我校正和补偿。“</p><p> This creates additional potential for failure. “Configurable analog has become very trendy,” adds Rasteh. “This is where you use digital or software to instruct analog to go to high power mode or high frequency mode, change the output of a current source, or change the output of a charge pump. Designs have to be resilience to extreme conditions, weather variation, or external factors, and when you pack so much in such a small area, you get crosstalk noise from high frequency circuits, digital circuits to analog, or vice versa. That’s not easy to simulate and model.”</p><p>这增加了失败的可能性。Rasteh补充说：“可配置模拟已经变得非常流行。”“这是您使用数字或软件指示模拟转到高功率模式或高频模式、更改电流源的输出或更改电荷泵的输出的地方。设计必须对极端条件、天气变化或外部因素具有弹性，当您在如此小的区域中封装如此多的内容时，会受到高频电路、数字电路到模拟电路的串扰噪声，反之亦然。这并不容易模拟和建模。“。</p><p> Pushing performance All communications rely on analog. At a minimum there will be a SerDes driving the signal across a harsh environment, and new versions of standards normally come with greater demands on the SerDes. “With more speed you need to have more accuracy,” says Balasubramian. “The margins are getting smaller and the speeds necessary to satisfy some of the interface requirements mean you have to take into account many more physical effects. That’s not easy to achieve in some designs, and it requires a lot more tuning. They used to sign off analog circuits without even taking into account the device noise that happens on a technology. But device noise can increase to the point where it really affects the performance of the PLL.”</p><p>推送性能所有的通信都依赖于模拟。至少会有串行设备驱动信号穿过恶劣的环境，而新版本的标准通常会对串行设备有更高的要求。“速度越快，精度就越高，”巴拉苏布拉米安说。“利润率越来越小，满足某些接口要求所需的速度意味着你必须考虑更多的物理影响。这在某些设计中并不容易实现，并且需要更多的调优。他们过去在签署模拟电路时甚至不考虑技术上发生的设备噪声。但是，设备噪音可能会增加到真正影响PLL性能的程度。“。</p><p> Very small errors in interfaces can lead to catastrophic failures. “Process variation could produce errors or delays in the read/write of a memory,” says Rasteh. “If you miss that clock edge by a fraction of a picosecond, it’s enough to make read and write unreliable. If one out of every 30 or 40 writes is erroneous, that’s enough to make the chip or memory controller useless. The primary factor we attribute these problems to is variation and higher frequencies. So the tolerance for jitter or any mistakes is much less. Process variations create bigger variations in those frequencies or clock phases, or jitters. And because there is little margin in terms of absolute time, these designs react in a more pronounced way under variation.”</p><p>接口中非常小的错误可能会导致灾难性故障。Rasteh说：“工艺变化可能会在存储器的读/写过程中产生错误或延迟。”“如果与时钟边缘相差零点几皮秒，就足以使读写变得不可靠。如果每30或40个写入中就有一个是错误的，这就足以使芯片或内存控制器变得毫无用处。我们将这些问题归因于变异和更高的频率。因此，对抖动或任何错误的容忍度要小得多。工艺变化会在这些频率或时钟相位或抖动中产生更大的变化。而且因为在绝对时间上几乎没有余地，这些设计在变化下的反应更加明显。“。</p><p> Higher quality Not only are speeds going up and environments getting more extreme and noisier, some markets are demanding higher quality. “Any chip that goes into automotive requires extreme precision,” says Balasubramian. “For automotive, that means at least 5-sigma and possibly 6-sigma. There is no way in a reasonable time, that they can verify analog circuitry using Monte Carlo simulation. We are bringing machine learning technologies into variation analysis. With this we can make device verification possible in a limited number of simulations, rather than running billions of simulations.”</p><p>更高的质量不仅速度加快，环境变得更加极端和嘈杂，一些市场也对质量提出了更高的要求。“任何用于汽车的芯片都需要极高的精度，”巴拉苏布拉米安说。“对于汽车行业来说，这意味着至少有5-sigma，可能还有6-sigma。在合理的时间内，他们不可能使用蒙特卡罗模拟来验证模拟电路。我们正在将机器学习技术引入变异分析。有了这一点，我们可以在有限数量的模拟中实现设备验证，而不是运行数十亿次模拟。“。</p><p> This requires a change in the development process. “Running multiple corner (PVT) simulations is never going to catch variation problems,” says Synopsys’ Thanikasalam. “They have to make use of statistical models that come from the foundry, and they need to sweep the entire range in order to catch these problems.”</p><p>这需要在开发过程中做出改变。Synopsys的Thanikasalam说：“运行多个角(PVT)模拟永远不会发现变异问题。”“他们必须利用来自铸造厂的统计模型，他们需要扫除整个范围，才能捕捉到这些问题.”</p><p> Companies on the leading-edge nodes are aware of this. “When the process and the models are still evolving, test chips become highly important and can be an important step in validating extraction,” says Fraunhofer’s Prautsch. “Many of these new process steps start off being very manual in nature, and it takes time before repetitive and/or error-prone tasks can be incorporated into tools.”</p><p>前沿节点上的公司意识到了这一点。Fraunhofer的Prautsch说：“当过程和模型还在发展时，测试芯片就变得非常重要，可以成为验证提取的重要一步。”这些新的流程步骤很多都是从本质上非常手动开始的，在将重复性和/或容易出错的任务整合到工具中之前需要时间。</p><p> Tools are merging that can deal with many of these issues. “How could a tool identify parts of your design that have the most effect on the output,” asks Rasteh. “Which part of the design is potentially contributing most to an error? If you have a PLL, and the jitter on that PLL is extremely important to you, controlling the jitter is important to you. So which parts of the design are the most likely to impact that? Is it a VCO, is it a feedback loop, a charge pump?”</p><p>可以处理其中许多问题的工具正在合并。Rasteh问道：“一个工具怎么能识别出设计中对输出影响最大的部分。”“设计的哪个部分对错误的潜在影响最大？如果您有PLL，并且PLL上的抖动对您非常重要，那么控制抖动对您来说也很重要。那么，设计的哪些部分最有可能影响到这一点呢？它是压控振荡器，还是反馈回路，还是电荷泵？“。</p><p> Conclusion While the survey number represents an extreme jump in ASICs that require analog tuning, the results correctly identify that analog design in going through many changes. Those at the extreme edge are experiencing a continuation of new challenges that come with each node, and they successively get more complex. Test chips, where the analog can be tuned, may just be part of the plan.</p><p>结论虽然调查数字代表了需要模拟调谐的ASIC的极端跃升，但结果正确地识别了模拟设计在经历许多变化的过程中。那些处于极端边缘的人正经历着来自每个节点的持续的新挑战，并且他们相继变得更加复杂。可以对模拟进行调谐的测试芯片可能只是计划的一部分。</p><p> For designs on legacy nodes, those teams potentially are being disrupted as they have to deal with integration issues for the first time. Many of the legacy methodologies, where analog and digital were designed and verified separately, are having to be rethought and that impacts team dynamics.</p><p>对于遗留节点上的设计，这些团队可能会被打乱，因为他们必须第一次处理集成问题。许多传统的方法，其中模拟和数字是分开设计和验证的，现在必须重新考虑，这会影响团队活力。</p><p> All designs at all nodes are being pushed to be faster, use less power, and achieve higher yields, and each of those incrementally adds to the complexity.</p><p>所有节点上的所有设计都被推向速度更快、功耗更低、产量更高的方向，而每一种设计都会逐渐增加复杂性。</p><p> Related  Analog Knowledge Center Top stories, special reports, videos, blogs and white papers about Analog.  Problems And Solutions In Analog Design At 7nm and beyond, and in many advanced packages, all devices are subject to noise and proximity effects.  Why Analog Designs Fail Analog circuitry stopped following Moore’s Law a long time ago, but that hasn’t always helped.  Integrity Problems For Edge Devices Noise becomes a significant issue at older nodes when voltage is significantly reduced, which is a serious issue for battery-powered devices.  Low-Power Analog The amount of power consumed by analog circuits is causing increasing concern as digital power drops, but analog designers have few tools to help them.</p><p>相关Analog知识中心关于Analog的热门故事、特别报道、视频、博客和白皮书。7 nm及以上模拟设计中的问题和解决方案，以及在许多高级封装中，所有器件都会受到噪声和邻近效应的影响。为什么模拟设计会失败模拟电路很久以前就不再遵循摩尔定律了，但这并不总是有帮助的。当电压显著降低时，边缘设备的完整性问题在较老的节点上会成为一个严重的问题，这对于电池供电的设备来说是一个严重的问题。低功耗模拟随着数字电源的下降，模拟电路的耗电量越来越引起人们的关注，但模拟设计者几乎没有工具来帮助他们。</p><p>          Very interesting article, thank you Brian! We faced the same challenge a few years ago when architecting the next generation MCU platform with complex analog / mixed signal, RF functionality. It was clear we needed a formal verification at all hierarchy levels, including analog and we came up with a new methodology that brought us from having 5-10 architecture bugs at 1p0 to 0 architecture bugs. The trick was to formally verify each IP within the digital flow, and it seemed it worked quite well 🙂</p><p>非常有趣的文章，谢谢布莱恩！几年前，我们在设计具有复杂模拟/混合信号、射频功能的下一代MCU平台时也面临着同样的挑战。很明显，我们需要在所有层次级别(包括模拟)进行正式的验证，并且我们提出了一种新的方法，使我们从5-10个体系结构错误(1p0到0个体系结构错误)中脱颖而出。诀窍是正式验证数字流中的每个IP，看起来它工作得很好，🙂</p></div><div id="story_share_this"><div class="sharethis-inline-share-buttons"></div></div><div class="text-break sotry_link page_narrow"><a target="_blank" href="https://semiengineering.com/increase-in-analog-problems/">https://semiengineering.com/increase-in-analog-problems/</a></div><div class="story_tags page_narrow"><button type="button" class="btn btn-light my_tag"><a href="/tag/analog/">#analog</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/模拟/">#模拟</a></button></div></div><div class="my_movie_list_item shadow p-3 mb-5 bg-white rounded"><button type="button" class="btn btn-link my_tag"><a href="/tag/web2.0/">#web2.0</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/google/">#google</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/设计/">#设计</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/游戏/">#游戏</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/创意/">#创意</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/apple/">#apple</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/苹果/">#苹果</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/摄影/">#摄影</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/软件/">#软件</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/美国/">#美国</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/iphone/">#iphone</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/图片/">#图片</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/手机/">#手机</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/视频/">#视频</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/广告/">#广告</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/免费/">#免费</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/谷歌/">#谷歌</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/网站/">#网站</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/windows/">#windows</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/微软/">#微软</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/下载/">#下载</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/firefox/">#firefox</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/音乐/">#音乐</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/linux/">#linux</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/blog/">#blog</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/博客/">#博客</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/程序/">#程序</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/艺术/">#艺术</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/web/">#web</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/wordpress/">#wordpress</a></button></div></div></div><div id="my_footer"><div class=""><a href="/tags/">tags</a> <a href="/users/">users</a></div>&copy; 2020 diglog.com </div></div></body></html>