<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Yuchen Mei - Resume</title>
    <style>
        body { font-family: Arial, sans-serif; margin: 0; padding: 0; background-color: #f4f4f4; color: #333; }
        .container { width: 90%; max-width: 800px; margin: 0 auto; padding: 20px; background-color: #fff; }
        h1, h2, h3 { color: #444; }
        h1 { font-size: 2em; }
        h2 { font-size: 1.5em; margin-top: 20px; }
        h3 { font-size: 1.2em; margin-top: 10px; }
        p, ul { line-height: 1.6; }
        .section { margin-bottom: 20px; }
        .contact-info { margin-bottom: 20px; font-size: 0.9em; color: #666; }
    </style>
</head>
<body>
    <div class="container">
        <h1>Yuchen Mei (He/Him)</h1>
        <div class="contact-info">
            <p>Email: yuchenm@stanford.edu</p>
            <p>Stanford University, Paul G. Allen Building, 112A</p>
        </div>
        
        <div class="section">
            <h2>Education</h2>
            <p><strong>Stanford University</strong>, CA, US - <em>Ph.D. in Electrical Engineering</em> (Sept. 2023 – Present)</p>
            <p><strong>Stanford University</strong>, CA, US - <em>M.S. in Electrical Engineering</em> (Sept. 2021 – Jun. 2023) - GPA: 4.023/4.3</p>
            <p><strong>Nanjing University</strong>, China - <em>B.S. in Electronic Information Science and Technology</em> (Sept. 2017 – Jun. 2021) - GPA: 4.62/5</p>
            <p><strong>The University of British Columbia (UBC)</strong>, Canada - <em>Exchange Student</em> (Jul. 2019 – Aug. 2019)</p>
        </div>

        <div class="section">
            <h2>Research Experience</h2>
            <h3>Stanford University - Research Assistant</h3>
            <p>Aug. 2022 – Dec. 2022 | Advisor: Priyanka Raina</p>
            <ul>
                <li>Optimized the place-and-route tool for CGRA applications, doubling frequency of image processing applications.</li>
                <li>Advanced systolic array placements for ResNet-18, boosting frequency from ~200MHz to ~500MHz.</li>
            </ul>
            <h3>Apple, Sunnyvale - CAD Engineer Intern</h3>
            <p>Jun. 2024 – Sep. 2024</p>
            <ul>
                <li>Built machine learning framework to predict ECO transformations, achieving <2% error across multiple partitions.</li>
            </ul>
        </div>

        <div class="section">
            <h2>Publications</h2>
            <ul>
                <li>“Onyx: A 12nm 756 GOPS/W Coarse-Grained Reconfigurable Array for Accelerating Dense and Sparse Applications,” IEEE VLSI Symposium, 2024.</li>
                <li>“Cascade: An Application Pipelining Toolkit for CGRAs,” IEEE TCAD, 2024.</li>
            </ul>
        </div>

        <div class="section">
            <h2>Professional Skills</h2>
            <ul>
                <li>Languages & Environments: Verilog/SystemVerilog, Python, C/C++, MATLAB, LINUX, Docker</li>
                <li>Design Tools: Synopsys Design Compiler, Cadence Innovus, Xilinx Vivado, Intel Quartus, ModelSim</li>
            </ul>
        </div>

        <div class="section">
            <h2>Honors & Awards</h2>
            <ul>
                <li>Special Prize for Excellent Undergraduate Thesis, Nanjing University, 2021</li>
                <li>Baosteel Outstanding Student Scholarship, China, 2020</li>
                <li>Outstanding Winner, Interdisciplinary Contest in Modeling, USA, 2019</li>
            </ul>
        </div>
    </div>
</body>
</html>

