git clone --depth 1 --no-tags https://github.com/daveisyofav/UART-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519284679
git clone --depth 1 --no-tags https://github.com/adi-anirudh/Single-Cycle-MIPS-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520380986
git clone --depth 1 --no-tags https://github.com/JeffreyWong20/ARM_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519420822
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/caravel_testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519281701
git clone --depth 1 --no-tags https://github.com/talhaiqbal-10xe/CFA_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520851164
git clone --depth 1 --no-tags https://github.com/stevengigi/digital_design__prac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520424127
git clone --depth 1 --no-tags https://github.com/vinisha2410/password_based_lock_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519811862
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-TanuSree2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519821252
git clone --depth 1 --no-tags https://github.com/NihalMullaparambil/HDL-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519572549
git clone --depth 1 --no-tags https://github.com/FVeiza/nRISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521079331
git clone --depth 1 --no-tags https://github.com/JTN22/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522698673
git clone --depth 1 --no-tags https://github.com/Jo3Zhou/axis_i2s_receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522914044
git clone --depth 1 --no-tags https://github.com/omarzalah/Alu-by-verliog-and-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523657870
git clone --depth 1 --no-tags https://github.com/wainejr/VerilogGPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521781879
git clone --depth 1 --no-tags https://github.com/skariuki98/Computer-System-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524509242
git clone --depth 1 --no-tags https://github.com/AaronVigal/CP8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520554694
git clone --depth 1 --no-tags https://github.com/kevinbijuthomas/16-Bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520071598
git clone --depth 1 --no-tags https://github.com/imtiaz-usc/Crossy-Road-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520729752
git clone --depth 1 --no-tags https://github.com/lumusen0305/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519428870
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Nikhil190398.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519443196
git clone --depth 1 --no-tags https://github.com/syaoo/fpga_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519545981
git clone --depth 1 --no-tags https://github.com/tzzht/SCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519993174
git clone --depth 1 --no-tags https://github.com/NCKU-CAID/VLSI_2022_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520044025
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/MIPS-Single-Cycle-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520048938
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-sajjapratyusha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519688188
git clone --depth 1 --no-tags https://github.com/mahadevaswamy05/github_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520756165
git clone --depth 1 --no-tags https://github.com/jlykhnnw/AGC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520796656
git clone --depth 1 --no-tags https://github.com/ducminhnguyen123/verilog_viterbi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520799197
git clone --depth 1 --no-tags https://github.com/govind04/16-bit-Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520880461
git clone --depth 1 --no-tags https://github.com/omarzalah/Counter-up-and-down-for-5-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521650041
git clone --depth 1 --no-tags https://github.com/nelagamy/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522691107
git clone --depth 1 --no-tags https://github.com/Peng-ju-Zhang/HDLbits_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522577892
git clone --depth 1 --no-tags https://github.com/tryyang2001/EE2026-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521181867
git clone --depth 1 --no-tags https://github.com/Ahmed-El-said/WashingMachine-controlUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522338518
git clone --depth 1 --no-tags https://github.com/glunkad/N-Bit-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522019127
git clone --depth 1 --no-tags https://github.com/newyear2580/107_2_ComputerOrganization_Midterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522138236
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/sky130_sram_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522284161
git clone --depth 1 --no-tags https://github.com/mattvenn/wokwi_inverters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522849429
git clone --depth 1 --no-tags https://github.com/Parziwal27/Traffic-Light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518902849
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-AtharvRasal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518814637
git clone --depth 1 --no-tags https://github.com/ymhagargi/IIITB_CarPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523673767
git clone --depth 1 --no-tags https://github.com/mkiesinger/AES-Encryption-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523492216
git clone --depth 1 --no-tags https://github.com/Muhamed-Sayed/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524525151
git clone --depth 1 --no-tags https://github.com/jasteve4/MicroMotorSequencer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524532083
git clone --depth 1 --no-tags https://github.com/Rajib-IITB/Brent-Kung-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523739343
git clone --depth 1 --no-tags https://github.com/sh-mohammadi/registered_superalu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524012526
git clone --depth 1 --no-tags https://github.com/dessotti1/projeto_SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519309743
git clone --depth 1 --no-tags https://github.com/XiaBin520/RV-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519428637
git clone --depth 1 --no-tags https://github.com/CHESS-mission/Clyde_IP_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519589505
git clone --depth 1 --no-tags https://github.com/MostafaMahmoud54/Washing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522692078
git clone --depth 1 --no-tags https://github.com/pritishsh/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524061421
git clone --depth 1 --no-tags https://github.com/batnas/test_analog_mow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522597574
git clone --depth 1 --no-tags https://github.com/Vishalcode9/iiitb_Johnson_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523405860
git clone --depth 1 --no-tags https://github.com/SashiniLiyanage/verilog-8-bit-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523566830
git clone --depth 1 --no-tags https://github.com/m-s-dhanush/RC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523696791
git clone --depth 1 --no-tags https://github.com/Gyanendra17/sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524303598
git clone --depth 1 --no-tags https://github.com/vanBassum/TangNano9k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521662675
git clone --depth 1 --no-tags https://github.com/hypnotic2402/iiitb_aclock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521229113
git clone --depth 1 --no-tags https://github.com/Surbhi2712/Verilog-BCD-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521226469
git clone --depth 1 --no-tags https://github.com/Nisha-B-Rajput/iiitb_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521256677
git clone --depth 1 --no-tags https://github.com/lorenaol/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518807008
git clone --depth 1 --no-tags https://github.com/gednyengs/gcd_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518886209
git clone --depth 1 --no-tags https://github.com/matteusgui/aad-p5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520124827
git clone --depth 1 --no-tags https://github.com/hassanelsman/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519942809
git clone --depth 1 --no-tags https://github.com/leeshy-tech/Digital_Circuit_Experiments_fan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519785134
git clone --depth 1 --no-tags https://github.com/doorvant/CPU-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519117323
git clone --depth 1 --no-tags https://github.com/Sairamakula1999/Floating_Point_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520525280
git clone --depth 1 --no-tags https://github.com/Herring-UGACSEE-4290-F22/Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520499530
git clone --depth 1 --no-tags https://github.com/EECS-FingerVein/Verilog_convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522260902
git clone --depth 1 --no-tags https://github.com/vijaybharath99/IEEE-754-Floating-Point-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520491731
git clone --depth 1 --no-tags https://github.com/swstrathman/repodepot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522346582
git clone --depth 1 --no-tags https://github.com/aamodbk/iiitb_aclock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523259030
git clone --depth 1 --no-tags https://github.com/passant5/caravel_user_project_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518824108
git clone --depth 1 --no-tags https://github.com/DebanganaMukherjee/iiitb_usr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521972572
git clone --depth 1 --no-tags https://github.com/funnylir/blue-whale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521198108
git clone --depth 1 --no-tags https://github.com/KerellosNashaat/UART-Interface-UART-TX-UART-RX-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521484309
git clone --depth 1 --no-tags https://github.com/jrfreyes/hexto7seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521565546
git clone --depth 1 --no-tags https://github.com/Euge908/CPF3-Softcore-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520395832
git clone --depth 1 --no-tags https://github.com/PE-611/SPI_TX_MASTER_CYCLONE_IV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520606402
git clone --depth 1 --no-tags https://github.com/RAbh-inav/Wallace-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520610592
git clone --depth 1 --no-tags https://github.com/AhmedSherif-12/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519820871
git clone --depth 1 --no-tags https://github.com/birdx-007/MIPS_pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519759804
git clone --depth 1 --no-tags https://github.com/Amreen-Kaur/CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519695048
git clone --depth 1 --no-tags https://github.com/sreenya24/Y-86-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519322485
git clone --depth 1 --no-tags https://github.com/v-sekar/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519316445
git clone --depth 1 --no-tags https://github.com/subha-ratno/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519337734
git clone --depth 1 --no-tags https://github.com/CyanGuo/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521536007
git clone --depth 1 --no-tags https://github.com/carvalhosamuel/GrapeForCKTs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521287529
git clone --depth 1 --no-tags https://github.com/ClarkBrun/NN_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521654382
git clone --depth 1 --no-tags https://github.com/adi-anirudh/UART-RX-TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521863425
git clone --depth 1 --no-tags https://github.com/dogeMayichuan/PoorGuy-s_GrahpicCard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522088966
git clone --depth 1 --no-tags https://github.com/Gagan163264/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522169565
