
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -23468.89

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -15.12

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -15.12

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _27310_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
  1658    6.02    0.00    0.00    2.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    2.00 ^ _27310_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.00   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _27310_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.30    0.30   library removal time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _14348_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.00    0.00    5.00 v core_clock_gate_i.en_latch$_DLATCH_N_/GATE_N (sky130_fd_sc_hd__dlxtn_1)
     1    0.00    0.02    0.23    5.23 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (sky130_fd_sc_hd__dlxtn_1)
                                         core_clock_gate_i.en_latch (net)
                  0.02    0.00    5.23 v _14348_/B (sky130_fd_sc_hd__and2_1)
                                  5.23   data arrival time

                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 v _14348_/A (sky130_fd_sc_hd__and2_1)
                          0.00    5.00   clock gating hold time
                                  5.00   data required time
-----------------------------------------------------------------------------
                                  5.00   data required time
                                 -5.23   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: fetch_enable_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: fetch_enable_q$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fetch_enable_q$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.00    0.06    0.31    0.31 ^ fetch_enable_q$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         fetch_enable_q (net)
                  0.06    0.00    0.31 ^ _21347_/A (sky130_fd_sc_hd__or2_2)
     1    0.00    0.03    0.10    0.40 ^ _21347_/X (sky130_fd_sc_hd__or2_2)
                                         _00513_ (net)
                  0.03    0.00    0.40 ^ fetch_enable_q$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ fetch_enable_q$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _27316_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
  1658    6.02    0.00    0.00    2.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    2.00 ^ _27316_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  2.00   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _27316_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.13   10.13   library recovery time
                                 10.13   data required time
-----------------------------------------------------------------------------
                                 10.13   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  8.13   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _14348_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.00    0.00    5.00 v core_clock_gate_i.en_latch$_DLATCH_N_/GATE_N (sky130_fd_sc_hd__dlxtn_1)
     1    0.00    0.03    0.36    5.36 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (sky130_fd_sc_hd__dlxtn_1)
                                         core_clock_gate_i.en_latch (net)
                  0.03    0.00    5.36 ^ _14348_/B (sky130_fd_sc_hd__and2_1)
                                  5.36   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _14348_/A (sky130_fd_sc_hd__and2_1)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                  4.64   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CLK (sky130_fd_sc_hd__edfxtp_1)
   426    1.90   16.54   11.82   11.82 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                 16.54    0.00   11.82 ^ _15405_/A (sky130_fd_sc_hd__nor4_1)
     4    0.01    2.20    1.24   13.06 v _15405_/Y (sky130_fd_sc_hd__nor4_1)
                                         _08164_ (net)
                  2.20    0.00   13.06 v _15406_/C1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.42    0.68   13.74 ^ _15406_/Y (sky130_fd_sc_hd__a211oi_1)
                                         _08165_ (net)
                  0.42    0.00   13.74 ^ _15449_/A1 (sky130_fd_sc_hd__o311ai_0)
     2    0.00    0.14    0.22   13.96 v _15449_/Y (sky130_fd_sc_hd__o311ai_0)
                                         _08208_ (net)
                  0.14    0.00   13.96 v _15509_/A (sky130_fd_sc_hd__nand3_1)
     5    0.01    0.16    0.17   14.14 ^ _15509_/Y (sky130_fd_sc_hd__nand3_1)
                                         _08268_ (net)
                  0.16    0.00   14.14 ^ _15510_/B (sky130_fd_sc_hd__nor2_1)
    10    0.02    0.12    0.13   14.27 v _15510_/Y (sky130_fd_sc_hd__nor2_1)
                                         _08269_ (net)
                  0.12    0.00   14.27 v _18322_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.14   14.41 ^ _18322_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _11039_ (net)
                  0.10    0.00   14.41 ^ _18325_/B (sky130_fd_sc_hd__nor3_1)
     2    0.00    0.21    0.06   14.48 v _18325_/Y (sky130_fd_sc_hd__nor3_1)
                                         _11042_ (net)
                  0.21    0.00   14.48 v _14342_/D1 (sky130_fd_sc_hd__a2111oi_0)
    51    0.11    6.86    5.23   19.71 ^ _14342_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _07330_ (net)
                  6.86    0.00   19.71 ^ _14837_/B1 (sky130_fd_sc_hd__o21ai_0)
    31    0.10    1.89    4.57   24.27 v _14837_/Y (sky130_fd_sc_hd__o21ai_0)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en (net)
                  1.89    0.00   24.27 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                 24.27   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.84    9.16   library setup time
                                  9.16   data required time
-----------------------------------------------------------------------------
                                  9.16   data required time
                                -24.27   data arrival time
-----------------------------------------------------------------------------
                                -15.12   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _27316_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
  1658    6.02    0.00    0.00    2.00 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    2.00 ^ _27316_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  2.00   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _27316_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.13   10.13   library recovery time
                                 10.13   data required time
-----------------------------------------------------------------------------
                                 10.13   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  8.13   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _14348_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                  0.00    0.00    5.00 v core_clock_gate_i.en_latch$_DLATCH_N_/GATE_N (sky130_fd_sc_hd__dlxtn_1)
     1    0.00    0.03    0.36    5.36 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (sky130_fd_sc_hd__dlxtn_1)
                                         core_clock_gate_i.en_latch (net)
                  0.03    0.00    5.36 ^ _14348_/B (sky130_fd_sc_hd__and2_1)
                                  5.36   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _14348_/A (sky130_fd_sc_hd__and2_1)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                  4.64   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CLK (sky130_fd_sc_hd__edfxtp_1)
   426    1.90   16.54   11.82   11.82 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                 16.54    0.00   11.82 ^ _15405_/A (sky130_fd_sc_hd__nor4_1)
     4    0.01    2.20    1.24   13.06 v _15405_/Y (sky130_fd_sc_hd__nor4_1)
                                         _08164_ (net)
                  2.20    0.00   13.06 v _15406_/C1 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.42    0.68   13.74 ^ _15406_/Y (sky130_fd_sc_hd__a211oi_1)
                                         _08165_ (net)
                  0.42    0.00   13.74 ^ _15449_/A1 (sky130_fd_sc_hd__o311ai_0)
     2    0.00    0.14    0.22   13.96 v _15449_/Y (sky130_fd_sc_hd__o311ai_0)
                                         _08208_ (net)
                  0.14    0.00   13.96 v _15509_/A (sky130_fd_sc_hd__nand3_1)
     5    0.01    0.16    0.17   14.14 ^ _15509_/Y (sky130_fd_sc_hd__nand3_1)
                                         _08268_ (net)
                  0.16    0.00   14.14 ^ _15510_/B (sky130_fd_sc_hd__nor2_1)
    10    0.02    0.12    0.13   14.27 v _15510_/Y (sky130_fd_sc_hd__nor2_1)
                                         _08269_ (net)
                  0.12    0.00   14.27 v _18322_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.14   14.41 ^ _18322_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _11039_ (net)
                  0.10    0.00   14.41 ^ _18325_/B (sky130_fd_sc_hd__nor3_1)
     2    0.00    0.21    0.06   14.48 v _18325_/Y (sky130_fd_sc_hd__nor3_1)
                                         _11042_ (net)
                  0.21    0.00   14.48 v _14342_/D1 (sky130_fd_sc_hd__a2111oi_0)
    51    0.11    6.86    5.23   19.71 ^ _14342_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _07330_ (net)
                  6.86    0.00   19.71 ^ _14837_/B1 (sky130_fd_sc_hd__o21ai_0)
    31    0.10    1.89    4.57   24.27 v _14837_/Y (sky130_fd_sc_hd__o21ai_0)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_en (net)
                  1.89    0.00   24.27 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                 24.27   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.84    9.16   library setup time
                                  9.16   data required time
-----------------------------------------------------------------------------
                                  9.16   data required time
                                -24.27   data arrival time
-----------------------------------------------------------------------------
                                -15.12   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   2.44e-03   2.35e-08   1.37e-02  19.7%
Combinational          2.99e-02   2.54e-02   3.31e-08   5.53e-02  79.5%
Clock                 -5.24e-06   5.65e-04   2.32e-12   5.60e-04   0.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   2.84e-02   5.67e-08   6.96e-02 100.0%
                          59.2%      40.8%       0.0%
