

================================================================
== Vitis HLS Report for 'rx_fifo_Pipeline_4'
================================================================
* Date:           Tue Nov 15 12:03:41 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       18|  40.000 ns|  0.180 us|    4|   18|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |        2|       16|         2|          1|          1|  1 ~ 15|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      41|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      44|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      44|      86|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |arrayidx103_sum3_fu_133_p2  |         +|   0|  0|  16|           9|           9|
    |empty_fu_113_p2             |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001   |       and|   0|  0|   2|           1|           1|
    |exitcond_fu_119_p2          |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  41|          19|          17|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|    4|          8|
    |fifo_axi_full_blk_n_R             |   9|          2|    1|          2|
    |loop_index_fu_54                  |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   11|         22|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |fifo_axi_full_addr_read_reg_160   |  32|   0|   32|          0|
    |loop_index_fu_54                  |   4|   0|    4|          0|
    |loop_index_load_reg_155           |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  44|   0|   44|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_4|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_4|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_4|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_4|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_4|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_4|  return value|
|m_axi_fifo_axi_full_AWVALID   |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWREADY   |   in|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWADDR    |  out|   64|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWID      |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWLEN     |  out|   32|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWSIZE    |  out|    3|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWBURST   |  out|    2|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWLOCK    |  out|    2|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWCACHE   |  out|    4|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWPROT    |  out|    3|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWQOS     |  out|    4|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWREGION  |  out|    4|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWUSER    |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WVALID    |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WREADY    |   in|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WDATA     |  out|   32|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WSTRB     |  out|    4|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WLAST     |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WID       |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WUSER     |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARVALID   |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARREADY   |   in|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARADDR    |  out|   64|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARID      |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARLEN     |  out|   32|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARSIZE    |  out|    3|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARBURST   |  out|    2|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARLOCK    |  out|    2|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARCACHE   |  out|    4|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARPROT    |  out|    3|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARQOS     |  out|    4|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARREGION  |  out|    4|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARUSER    |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RVALID    |   in|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RREADY    |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RDATA     |   in|   32|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RLAST     |   in|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RID       |   in|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RFIFONUM  |   in|    9|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RUSER     |   in|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RRESP     |   in|    2|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BVALID    |   in|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BREADY    |  out|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BRESP     |   in|    2|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BID       |   in|    1|       m_axi|       fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BUSER     |   in|    1|       m_axi|       fifo_axi_full|       pointer|
|sext_ln73                     |   in|   62|     ap_none|           sext_ln73|        scalar|
|or_ln3                        |   in|    9|     ap_none|              or_ln3|        scalar|
|data_buf_address0             |  out|    9|   ap_memory|            data_buf|         array|
|data_buf_ce0                  |  out|    1|   ap_memory|            data_buf|         array|
|data_buf_we0                  |  out|    1|   ap_memory|            data_buf|         array|
|data_buf_d0                   |  out|   32|   ap_memory|            data_buf|         array|
|M                             |   in|    4|     ap_none|                   M|        scalar|
+------------------------------+-----+-----+------------+--------------------+--------------+

