

================================================================
== Vitis HLS Report for 'filt_Pipeline_VITIS_LOOP_29_2'
================================================================
* Date:           Wed Apr 10 17:54:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_2  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filt.cpp:21]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_data"   --->   Operation 13 'read' 'tmp_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c"   --->   Operation 14 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_ln29_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %phi_ln29"   --->   Operation 15 'read' 'phi_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp"   --->   Operation 16 'read' 'cmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 0, i64 %i" [filt.cpp:21]   --->   Operation 17 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond2"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i64 %i" [filt.cpp:36]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.52ns)   --->   "%add_ln38 = add i64 %i_1, i64 1" [filt.cpp:38]   --->   Operation 21 'add' 'add_ln38' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.97ns)   --->   "%brmerge2 = or i1 %cmp_read, i1 %phi_ln29_read"   --->   Operation 22 'or' 'brmerge2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %brmerge2, void %if.end, void %while.end.exitStub" [filt.cpp:29]   --->   Operation 23 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln36)   --->   "%shl_ln36 = shl i64 %i_1, i64 2" [filt.cpp:36]   --->   Operation 24 'shl' 'shl_ln36' <Predicate = (!brmerge2)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln36 = add i64 %shl_ln36, i64 %c_read" [filt.cpp:36]   --->   Operation 25 'add' 'add_ln36' <Predicate = (!brmerge2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln36, i32 2, i32 63" [filt.cpp:36]   --->   Operation 26 'partselect' 'trunc_ln1' <Predicate = (!brmerge2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln1" [filt.cpp:36]   --->   Operation 27 'sext' 'sext_ln36' <Predicate = (!brmerge2)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln36" [filt.cpp:36]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = (!brmerge2)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %add_ln38, i64 %i" [filt.cpp:21]   --->   Operation 29 'store' 'store_ln21' <Predicate = (!brmerge2)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 30 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [filt.cpp:36]   --->   Operation 30 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 31 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %tmp_data_read, i4 15" [filt.cpp:36]   --->   Operation 31 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 32 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [filt.cpp:36]   --->   Operation 32 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 33 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [filt.cpp:36]   --->   Operation 33 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 34 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [filt.cpp:36]   --->   Operation 34 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 35 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [filt.cpp:36]   --->   Operation 35 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (brmerge2)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filt.cpp:36]   --->   Operation 36 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filt.cpp:29]   --->   Operation 37 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [filt.cpp:36]   --->   Operation 38 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.cond2" [filt.cpp:29]   --->   Operation 39 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 64 bit ('i', filt.cpp:21) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln21', filt.cpp:21) of constant 0 on local variable 'i', filt.cpp:21 [12]  (1.588 ns)

 <State 2>: 5.108ns
The critical path consists of the following:
	'load' operation 64 bit ('i', filt.cpp:36) on local variable 'i', filt.cpp:21 [15]  (0.000 ns)
	'add' operation 64 bit ('add_ln38', filt.cpp:38) [17]  (3.520 ns)
	'store' operation 0 bit ('store_ln21', filt.cpp:21) of variable 'add_ln38', filt.cpp:38 on local variable 'i', filt.cpp:21 [31]  (1.588 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_1_req', filt.cpp:36) on port 'gmem' (filt.cpp:36) [28]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln36', filt.cpp:36) on port 'gmem' (filt.cpp:36) [29]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', filt.cpp:36) on port 'gmem' (filt.cpp:36) [30]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', filt.cpp:36) on port 'gmem' (filt.cpp:36) [30]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', filt.cpp:36) on port 'gmem' (filt.cpp:36) [30]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', filt.cpp:36) on port 'gmem' (filt.cpp:36) [30]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_1_resp', filt.cpp:36) on port 'gmem' (filt.cpp:36) [30]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
