#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 28 15:15:44 2020
# Process ID: 10120
# Current directory: D:/VivadoProject/COD/Lab4/using_hzy_nixietube
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16036 D:\VivadoProject\COD\Lab4\using_hzy_nixietube\using_hzy_nixietube.xpr
# Log file: D:/VivadoProject/COD/Lab4/using_hzy_nixietube/vivado.log
# Journal file: D:/VivadoProject/COD/Lab4/using_hzy_nixietube\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 938.828 ; gain = 232.934
update_compile_order -fileset sources_1
open_project C:/Users/89565/Desktop/hzy/hzy.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.430 ; gain = 0.000
update_compile_order -fileset sources_1
current_project using_hzy_nixietube
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project hzy
current_project using_hzy_nixietube
current_project hzy
current_project using_hzy_nixietube
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dbu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim/dist_mem_512x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dbu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/ip/dist_mem_512x32/sim/dist_mem_512x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_512x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_multicycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/dbu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/nixietube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXNUM
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sim_1/new/dbu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim'
"xelab -wto 4c1a0e51d72d44f19f0bce3add951700 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_behav xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c1a0e51d72d44f19f0bce3add951700 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_behav xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'a' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'dpra' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dbu_ra' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_512x32
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu_multicycle
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUXNUM
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.dbu
Compiling module xil_defaultlib.dbu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dbu_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim/xsim.dir/dbu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim/xsim.dir/dbu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 28 15:20:35 2020. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 28 15:20:35 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1065.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dbu_tb_behav -key {Behavioral:sim_1:Functional:dbu_tb} -tclbatch {dbu_tb.tcl} -view {D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sim_1/imports/Multicycle_CPU_new/dbu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sim_1/imports/Multicycle_CPU_new/dbu_tb_behav.wcfg
source dbu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dbu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1105.773 ; gain = 44.887
run all
$finish called at time : 1580 ns : File "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sim_1/new/dbu_tb.v" Line 106
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.379 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dbu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim/dist_mem_512x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dbu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/behav/xsim'
"xelab -wto 4c1a0e51d72d44f19f0bce3add951700 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_behav xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c1a0e51d72d44f19f0bce3add951700 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_behav xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'a' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'dpra' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dbu_ra' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1128.379 ; gain = 0.000
current_project hzy
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
current_project using_hzy_nixietube
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project hzy
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/89565/Desktop/hzy/hzy.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/89565/Desktop/hzy/hzy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dbu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/89565/Desktop/hzy/hzy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dbu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/aluctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/dbu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/mux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXNUM
INFO: [VRFC 10-311] analyzing module refresh
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.srcs/sim_1/new/dbu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/89565/Desktop/hzy/hzy.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/89565/Desktop/hzy/hzy.sim/sim_1/behav/xsim'
"xelab -wto 2c6f26a3b860412aa7bdf7c8266e5201 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_behav xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2c6f26a3b860412aa7bdf7c8266e5201 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_behav xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'led' [C:/Users/89565/Desktop/hzy/hzy.srcs/sim_1/new/dbu_tb.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'a' [C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/cpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'dpra' [C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/cpu.v:122]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'ALUOp' [C:/Users/89565/Desktop/hzy/hzy.srcs/sources_1/new/cpu.v:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pulse
Compiling module xil_defaultlib.mux4to1(WIDTH=32)
Compiling module xil_defaultlib.register(N=32)
Compiling module xil_defaultlib.mux2to1(WIDTH=32)
Compiling module xil_defaultlib.mux8to1(WIDTH=32)
Compiling module xil_defaultlib.refresh
Compiling module xil_defaultlib.MUXNUM
Compiling module xil_defaultlib.seven_segment
Compiling module xil_defaultlib.dbu
Compiling module xil_defaultlib.controller
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.alu(WIDTH=32)
Compiling module xil_defaultlib.aluctrl
Compiling module xil_defaultlib.mux2to1(WIDTH=5)
Compiling module xil_defaultlib.shift_left
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.dbu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dbu_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/89565/Desktop/hzy/hzy.sim/sim_1/behav/xsim/xsim.dir/dbu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 110.422 ; gain = 23.402
INFO: [Common 17-206] Exiting Webtalk at Thu May 28 15:23:17 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1128.379 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/89565/Desktop/hzy/hzy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dbu_tb_behav -key {Behavioral:sim_1:Functional:dbu_tb} -tclbatch {dbu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source dbu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 179 ns : File "C:/Users/89565/Desktop/hzy/hzy.srcs/sim_1/new/dbu_tb.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dbu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1128.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1154.676 ; gain = 0.000
close_project
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1369.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1449.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1592.191 ; gain = 437.516
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim/dbu_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1623.465 ; gain = 31.273
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim/dbu_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2006.906 ; gain = 383.441
INFO: [SIM-utils-36] Netlist generated:D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim/dbu_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim/dbu_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dbu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim/dist_mem_512x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim/test.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj dbu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim/dbu_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD1
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD10
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD100
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD101
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD102
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD103
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD104
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD105
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD106
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD107
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD108
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD109
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD11
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD110
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD111
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD112
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD113
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD114
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD115
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD116
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD117
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD118
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD119
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD12
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD120
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD121
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD122
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD123
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD124
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD125
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD126
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD127
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD13
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD14
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD15
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD16
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD17
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD18
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD19
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD2
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD20
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD21
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD22
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD23
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD24
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD25
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD26
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD27
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD28
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD29
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD3
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD30
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD31
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD32
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD33
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD34
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD35
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD36
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD37
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD38
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD39
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD4
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD40
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD41
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD42
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD43
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD44
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD45
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD46
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD47
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD48
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD49
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD5
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD50
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD51
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD52
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD53
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD54
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD55
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD56
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD57
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD58
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD59
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD6
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD60
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD61
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD62
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD63
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD64
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD65
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD66
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD67
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD68
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD69
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD7
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD70
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD71
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD72
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD73
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD74
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD75
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD76
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD77
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD78
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD79
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD8
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD80
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD81
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD82
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD83
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD84
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD85
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD86
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD87
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD88
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD89
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD9
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD90
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD91
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD92
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD93
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD94
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD95
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD96
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD97
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD98
INFO: [VRFC 10-311] analyzing module RAM128X1D_HD99
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module cpu_multicycle
INFO: [VRFC 10-311] analyzing module dbu
INFO: [VRFC 10-311] analyzing module dist_mem_512x32
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-311] analyzing module edge_taker_0
INFO: [VRFC 10-311] analyzing module edge_taker_1
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module dist_mem_512x32_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module dist_mem_512x32_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module dist_mem_512x32_dpram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sim_1/new/dbu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim'
"xelab -wto 4c1a0e51d72d44f19f0bce3add951700 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot dbu_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c1a0e51d72d44f19f0bce3add951700 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot dbu_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "dbu_tb_time_synth.sdf", for root module "dbu_tb/dbu".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "dbu_tb_time_synth.sdf", for root module "dbu_tb/dbu".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.control_unit
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b10,R...
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b10,R...
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.RAM128X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1D_HD1
Compiling module xil_defaultlib.RAM128X1D_HD2
Compiling module xil_defaultlib.RAM128X1D_HD3
Compiling module xil_defaultlib.RAM128X1D_HD4
Compiling module xil_defaultlib.RAM128X1D_HD5
Compiling module xil_defaultlib.RAM128X1D_HD6
Compiling module xil_defaultlib.RAM128X1D_HD7
Compiling module xil_defaultlib.RAM128X1D_HD8
Compiling module xil_defaultlib.RAM128X1D_HD9
Compiling module xil_defaultlib.RAM128X1D_HD10
Compiling module xil_defaultlib.RAM128X1D_HD11
Compiling module xil_defaultlib.RAM128X1D_HD12
Compiling module xil_defaultlib.RAM128X1D_HD13
Compiling module xil_defaultlib.RAM128X1D_HD14
Compiling module xil_defaultlib.RAM128X1D_HD15
Compiling module xil_defaultlib.RAM128X1D_HD16
Compiling module xil_defaultlib.RAM128X1D_HD17
Compiling module xil_defaultlib.RAM128X1D_HD18
Compiling module xil_defaultlib.RAM128X1D_HD19
Compiling module xil_defaultlib.RAM128X1D_HD20
Compiling module xil_defaultlib.RAM128X1D_HD21
Compiling module xil_defaultlib.RAM128X1D_HD22
Compiling module xil_defaultlib.RAM128X1D_HD23
Compiling module xil_defaultlib.RAM128X1D_HD24
Compiling module xil_defaultlib.RAM128X1D_HD25
Compiling module xil_defaultlib.RAM128X1D_HD26
Compiling module xil_defaultlib.RAM128X1D_HD27
Compiling module xil_defaultlib.RAM128X1D_HD28
Compiling module xil_defaultlib.RAM128X1D_HD29
Compiling module xil_defaultlib.RAM128X1D_HD30
Compiling module xil_defaultlib.RAM128X1D_HD31
Compiling module xil_defaultlib.RAM128X1D_HD32
Compiling module xil_defaultlib.RAM128X1D_HD33
Compiling module xil_defaultlib.RAM128X1D_HD34
Compiling module xil_defaultlib.RAM128X1D_HD35
Compiling module xil_defaultlib.RAM128X1D_HD36
Compiling module xil_defaultlib.RAM128X1D_HD37
Compiling module xil_defaultlib.RAM128X1D_HD38
Compiling module xil_defaultlib.RAM128X1D_HD39
Compiling module xil_defaultlib.RAM128X1D_HD40
Compiling module xil_defaultlib.RAM128X1D_HD41
Compiling module xil_defaultlib.RAM128X1D_HD42
Compiling module xil_defaultlib.RAM128X1D_HD43
Compiling module xil_defaultlib.RAM128X1D_HD44
Compiling module xil_defaultlib.RAM128X1D_HD45
Compiling module xil_defaultlib.RAM128X1D_HD46
Compiling module xil_defaultlib.RAM128X1D_HD47
Compiling module xil_defaultlib.RAM128X1D_HD48
Compiling module xil_defaultlib.RAM128X1D_HD49
Compiling module xil_defaultlib.RAM128X1D_HD50
Compiling module xil_defaultlib.RAM128X1D_HD51
Compiling module xil_defaultlib.RAM128X1D_HD52
Compiling module xil_defaultlib.RAM128X1D_HD53
Compiling module xil_defaultlib.RAM128X1D_HD54
Compiling module xil_defaultlib.RAM128X1D_HD55
Compiling module xil_defaultlib.RAM128X1D_HD56
Compiling module xil_defaultlib.RAM128X1D_HD57
Compiling module xil_defaultlib.RAM128X1D_HD58
Compiling module xil_defaultlib.RAM128X1D_HD59
Compiling module xil_defaultlib.RAM128X1D_HD60
Compiling module xil_defaultlib.RAM128X1D_HD61
Compiling module xil_defaultlib.RAM128X1D_HD62
Compiling module xil_defaultlib.RAM128X1D_HD63
Compiling module xil_defaultlib.RAM128X1D_HD64
Compiling module xil_defaultlib.RAM128X1D_HD65
Compiling module xil_defaultlib.RAM128X1D_HD66
Compiling module xil_defaultlib.RAM128X1D_HD67
Compiling module xil_defaultlib.RAM128X1D_HD68
Compiling module xil_defaultlib.RAM128X1D_HD69
Compiling module xil_defaultlib.RAM128X1D_HD70
Compiling module xil_defaultlib.RAM128X1D_HD71
Compiling module xil_defaultlib.RAM128X1D_HD72
Compiling module xil_defaultlib.RAM128X1D_HD73
Compiling module xil_defaultlib.RAM128X1D_HD74
Compiling module xil_defaultlib.RAM128X1D_HD75
Compiling module xil_defaultlib.RAM128X1D_HD76
Compiling module xil_defaultlib.RAM128X1D_HD77
Compiling module xil_defaultlib.RAM128X1D_HD78
Compiling module xil_defaultlib.RAM128X1D_HD79
Compiling module xil_defaultlib.RAM128X1D_HD80
Compiling module xil_defaultlib.RAM128X1D_HD81
Compiling module xil_defaultlib.RAM128X1D_HD82
Compiling module xil_defaultlib.RAM128X1D_HD83
Compiling module xil_defaultlib.RAM128X1D_HD84
Compiling module xil_defaultlib.RAM128X1D_HD85
Compiling module xil_defaultlib.RAM128X1D_HD86
Compiling module xil_defaultlib.RAM128X1D_HD87
Compiling module xil_defaultlib.RAM128X1D_HD88
Compiling module xil_defaultlib.RAM128X1D_HD89
Compiling module xil_defaultlib.RAM128X1D_HD90
Compiling module xil_defaultlib.RAM128X1D_HD91
Compiling module xil_defaultlib.RAM128X1D_HD92
Compiling module xil_defaultlib.RAM128X1D_HD93
Compiling module xil_defaultlib.RAM128X1D_HD94
Compiling module xil_defaultlib.RAM128X1D_HD95
Compiling module xil_defaultlib.RAM128X1D_HD96
Compiling module xil_defaultlib.RAM128X1D_HD97
Compiling module xil_defaultlib.RAM128X1D_HD98
Compiling module xil_defaultlib.RAM128X1D_HD99
Compiling module xil_defaultlib.RAM128X1D_HD100
Compiling module xil_defaultlib.RAM128X1D_HD101
Compiling module xil_defaultlib.RAM128X1D_HD102
Compiling module xil_defaultlib.RAM128X1D_HD103
Compiling module xil_defaultlib.RAM128X1D_HD104
Compiling module xil_defaultlib.RAM128X1D_HD105
Compiling module xil_defaultlib.RAM128X1D_HD106
Compiling module xil_defaultlib.RAM128X1D_HD107
Compiling module xil_defaultlib.RAM128X1D_HD108
Compiling module xil_defaultlib.RAM128X1D_HD109
Compiling module xil_defaultlib.RAM128X1D_HD110
Compiling module xil_defaultlib.RAM128X1D_HD111
Compiling module xil_defaultlib.RAM128X1D_HD112
Compiling module xil_defaultlib.RAM128X1D_HD113
Compiling module xil_defaultlib.RAM128X1D_HD114
Compiling module xil_defaultlib.RAM128X1D_HD115
Compiling module xil_defaultlib.RAM128X1D_HD116
Compiling module xil_defaultlib.RAM128X1D_HD117
Compiling module xil_defaultlib.RAM128X1D_HD118
Compiling module xil_defaultlib.RAM128X1D_HD119
Compiling module xil_defaultlib.RAM128X1D_HD120
Compiling module xil_defaultlib.RAM128X1D_HD121
Compiling module xil_defaultlib.RAM128X1D_HD122
Compiling module xil_defaultlib.RAM128X1D_HD123
Compiling module xil_defaultlib.RAM128X1D_HD124
Compiling module xil_defaultlib.RAM128X1D_HD125
Compiling module xil_defaultlib.RAM128X1D_HD126
Compiling module xil_defaultlib.RAM128X1D_HD127
Compiling module xil_defaultlib.dist_mem_512x32_dpram
Compiling module xil_defaultlib.dist_mem_512x32_dist_mem_gen_v8_...
Compiling module xil_defaultlib.dist_mem_512x32_dist_mem_gen_v8_...
Compiling module xil_defaultlib.dist_mem_512x32
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.cpu_multicycle
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.edge_taker_0
Compiling module xil_defaultlib.edge_taker_1
Compiling module xil_defaultlib.dbu
Compiling module xil_defaultlib.dbu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dbu_tb_time_synth

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim/xsim.dir/dbu_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim/xsim.dir/dbu_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 28 15:43:46 2020. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 28 15:43:46 2020...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:01:17 . Memory (MB): peak = 2006.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '77' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dbu_tb_time_synth -key {Post-Synthesis:sim_1:Timing:dbu_tb} -tclbatch {dbu_tb.tcl} -view {D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sim_1/imports/Multicycle_CPU_new/dbu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sim_1/imports/Multicycle_CPU_new/dbu_tb_behav.wcfg
WARNING: Simulation object /dbu_tb/dbu/dbu_mem_rf_addr was not found in the design.
WARNING: Simulation object /dbu_tb/dbu/dbu_rf_data was not found in the design.
WARNING: Simulation object /dbu_tb/dbu/dbu_mem_data was not found in the design.
WARNING: Simulation object /dbu_tb/dbu/dbu_pc was not found in the design.
WARNING: Simulation object /dbu_tb/dbu/dbu_ir was not found in the design.
WARNING: Simulation object /dbu_tb/dbu/dbu_md was not found in the design.
WARNING: Simulation object /dbu_tb/dbu/dbu_a was not found in the design.
WARNING: Simulation object /dbu_tb/dbu/dbu_b was not found in the design.
WARNING: Simulation object /dbu_tb/dbu/dbu_alu_out was not found in the design.
WARNING: Simulation object /dbu_tb/dbu/dbu_status was not found in the design.
source dbu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2069.625 ; gain = 62.719
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dbu_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:58 ; elapsed = 00:01:59 . Memory (MB): peak = 2069.625 ; gain = 914.949
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dbu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2375.918 ; gain = 230.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/dbu.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/edge_taker.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/edge_taker.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_multicycle' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/.Xil/Vivado-10120-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_512x32' (2#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/.Xil/Vivado-10120-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:101]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:111]
WARNING: [Synth 8-689] width (32) of port connection 'wa' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:112]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/ALU.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 7 connections declared, but only 5 given [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:120]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/alu_control.v:23]
	Parameter ADD_funct bound to: 6'b100000 
	Parameter R_alu_op bound to: 2'b10 
	Parameter ADDI_alu_op bound to: 2'b00 
	Parameter LW_alu_op bound to: 2'b00 
	Parameter SW_alu_op bound to: 2'b00 
	Parameter BEQ_alu_op bound to: 2'b01 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/alu_control.v:47]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/alu_control.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (5#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/control_unit.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
	Parameter IF bound to: 4'b0000 
	Parameter ID bound to: 4'b0001 
	Parameter R_EX bound to: 4'b0010 
	Parameter R_WB bound to: 4'b0011 
	Parameter I_EX bound to: 4'b0100 
	Parameter I_WB bound to: 4'b0101 
	Parameter LW_EX bound to: 4'b0110 
	Parameter LW_MEM bound to: 4'b0111 
	Parameter LW_WB bound to: 4'b1000 
	Parameter SW_EX bound to: 4'b1001 
	Parameter SW_MEM bound to: 4'b1010 
	Parameter BEQ_EX bound to: 4'b1011 
	Parameter J_EX bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_multicycle' (7#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/nixietube.v:198]
INFO: [Synth 8-6157] synthesizing module 'refresh' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/nixietube.v:129]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/nixietube.v:149]
INFO: [Synth 8-6155] done synthesizing module 'refresh' (8#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/nixietube.v:129]
INFO: [Synth 8-6157] synthesizing module 'MUXNUM' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/nixietube.v:88]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/nixietube.v:92]
INFO: [Synth 8-6155] done synthesizing module 'MUXNUM' (9#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/nixietube.v:88]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (10#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/nixietube.v:198]
INFO: [Synth 8-6155] done synthesizing module 'dbu' (11#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/new/dbu.v:23]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2423.188 ; gain = 278.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2441.059 ; gain = 295.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2441.059 ; gain = 295.922
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2449.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2546.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2546.102 ; gain = 400.965
31 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2546.102 ; gain = 401.977
current_design synth_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 28 15:48:24 2020] Launched synth_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.runs/synth_1/runme.log
[Thu May 28 15:48:24 2020] Launched impl_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2573.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/using_hzy_nixietube.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2573.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.402 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2573.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.566 . Memory (MB): peak = 2720.352 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.568 . Memory (MB): peak = 2720.352 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2720.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2769.574 ; gain = 196.172
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_project C:/Users/89565/Desktop/hzy/hzy.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2912.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2970.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: dbu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3126.453 ; gain = 73.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_multicycle' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/.Xil/Vivado-10120-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_512x32' (2#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/.Xil/Vivado-10120-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:101]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:111]
WARNING: [Synth 8-689] width (32) of port connection 'wa' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:112]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 7 connections declared, but only 5 given [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:120]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:23]
	Parameter ADD_funct bound to: 6'b100000 
	Parameter R_alu_op bound to: 2'b10 
	Parameter ADDI_alu_op bound to: 2'b00 
	Parameter LW_alu_op bound to: 2'b00 
	Parameter SW_alu_op bound to: 2'b00 
	Parameter BEQ_alu_op bound to: 2'b01 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:47]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (5#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
	Parameter IF bound to: 4'b0000 
	Parameter ID bound to: 4'b0001 
	Parameter R_EX bound to: 4'b0010 
	Parameter R_WB bound to: 4'b0011 
	Parameter I_EX bound to: 4'b0100 
	Parameter I_WB bound to: 4'b0101 
	Parameter LW_EX bound to: 4'b0110 
	Parameter LW_MEM bound to: 4'b0111 
	Parameter LW_WB bound to: 4'b1000 
	Parameter SW_EX bound to: 4'b1001 
	Parameter SW_MEM bound to: 4'b1010 
	Parameter BEQ_EX bound to: 4'b1011 
	Parameter J_EX bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_multicycle' (7#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'nixietube' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:66]
INFO: [Synth 8-6155] done synthesizing module 'nixietube' (8#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dbu' (9#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:23]
WARNING: [Synth 8-3331] design nixietube has unconnected port value[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3162.363 ; gain = 109.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3180.238 ; gain = 126.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3180.238 ; gain = 126.938
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3180.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3300.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3300.055 ; gain = 246.754
26 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3300.055 ; gain = 248.449
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 28 16:09:29 2020] Launched synth_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/runme.log
[Thu May 28 16:09:29 2020] Launched impl_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 28 16:09:55 2020] Launched synth_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/runme.log
[Thu May 28 16:09:55 2020] Launched impl_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/impl_1/runme.log
current_design synth_1
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3455.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3455.195 ; gain = 17.871
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 28 16:18:32 2020] Launched synth_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/runme.log
[Thu May 28 16:18:32 2020] Launched impl_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3472.125 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3472.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_multicycle' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/.Xil/Vivado-10120-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_512x32' (2#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/.Xil/Vivado-10120-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:101]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:111]
WARNING: [Synth 8-689] width (32) of port connection 'wa' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:112]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 7 connections declared, but only 5 given [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:120]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:23]
	Parameter ADD_funct bound to: 6'b100000 
	Parameter R_alu_op bound to: 2'b10 
	Parameter ADDI_alu_op bound to: 2'b00 
	Parameter LW_alu_op bound to: 2'b00 
	Parameter SW_alu_op bound to: 2'b00 
	Parameter BEQ_alu_op bound to: 2'b01 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:47]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (5#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
	Parameter IF bound to: 4'b0000 
	Parameter ID bound to: 4'b0001 
	Parameter R_EX bound to: 4'b0010 
	Parameter R_WB bound to: 4'b0011 
	Parameter I_EX bound to: 4'b0100 
	Parameter I_WB bound to: 4'b0101 
	Parameter LW_EX bound to: 4'b0110 
	Parameter LW_MEM bound to: 4'b0111 
	Parameter LW_WB bound to: 4'b1000 
	Parameter SW_EX bound to: 4'b1001 
	Parameter SW_MEM bound to: 4'b1010 
	Parameter BEQ_EX bound to: 4'b1011 
	Parameter J_EX bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_multicycle' (7#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'nixietube' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:66]
INFO: [Synth 8-6155] done synthesizing module 'nixietube' (8#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dbu' (9#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:23]
WARNING: [Synth 8-3331] design nixietube has unconnected port value[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3472.125 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3472.125 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3472.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3472.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3479.570 ; gain = 7.445
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3479.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3479.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3479.570 ; gain = 0.000
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 28 16:29:29 2020] Launched synth_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/runme.log
[Thu May 28 16:29:29 2020] Launched impl_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3479.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_multicycle' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/.Xil/Vivado-10120-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_512x32' (2#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/.Xil/Vivado-10120-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:101]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:111]
WARNING: [Synth 8-689] width (32) of port connection 'wa' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:112]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 7 connections declared, but only 5 given [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:120]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:23]
	Parameter ADD_funct bound to: 6'b100000 
	Parameter R_alu_op bound to: 2'b10 
	Parameter ADDI_alu_op bound to: 2'b00 
	Parameter LW_alu_op bound to: 2'b00 
	Parameter SW_alu_op bound to: 2'b00 
	Parameter BEQ_alu_op bound to: 2'b01 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:47]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (5#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
	Parameter IF bound to: 4'b0000 
	Parameter ID bound to: 4'b0001 
	Parameter R_EX bound to: 4'b0010 
	Parameter R_WB bound to: 4'b0011 
	Parameter I_EX bound to: 4'b0100 
	Parameter I_WB bound to: 4'b0101 
	Parameter LW_EX bound to: 4'b0110 
	Parameter LW_MEM bound to: 4'b0111 
	Parameter LW_WB bound to: 4'b1000 
	Parameter SW_EX bound to: 4'b1001 
	Parameter SW_MEM bound to: 4'b1010 
	Parameter BEQ_EX bound to: 4'b1011 
	Parameter J_EX bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_multicycle' (7#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'nixietube' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:67]
INFO: [Synth 8-6155] done synthesizing module 'nixietube' (8#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dbu' (9#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:23]
WARNING: [Synth 8-3331] design nixietube has unconnected port value[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3479.570 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3479.570 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3479.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3479.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3483.027 ; gain = 3.457
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3483.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3483.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3671.176 ; gain = 188.148
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3676.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3676.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4261.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4269.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 28 16:42:45 2020] Launched synth_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/runme.log
[Thu May 28 16:42:45 2020] Launched impl_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/impl_1/runme.log
close_design
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4269.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:23]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_multicycle' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/.Xil/Vivado-10120-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_512x32' (2#1) [D:/VivadoProject/COD/Lab4/using_hzy_nixietube/.Xil/Vivado-10120-DESKTOP-CK1FK5P/realtime/dist_mem_512x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (9) of module 'dist_mem_512x32' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:101]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:111]
WARNING: [Synth 8-689] width (32) of port connection 'wa' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:112]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ALU' has 7 connections declared, but only 5 given [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:120]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:23]
	Parameter ADD_funct bound to: 6'b100000 
	Parameter R_alu_op bound to: 2'b10 
	Parameter ADDI_alu_op bound to: 2'b00 
	Parameter LW_alu_op bound to: 2'b00 
	Parameter SW_alu_op bound to: 2'b00 
	Parameter BEQ_alu_op bound to: 2'b01 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:47]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:47]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (5#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
	Parameter IF bound to: 4'b0000 
	Parameter ID bound to: 4'b0001 
	Parameter R_EX bound to: 4'b0010 
	Parameter R_WB bound to: 4'b0011 
	Parameter I_EX bound to: 4'b0100 
	Parameter I_WB bound to: 4'b0101 
	Parameter LW_EX bound to: 4'b0110 
	Parameter LW_MEM bound to: 4'b0111 
	Parameter LW_WB bound to: 4'b1000 
	Parameter SW_EX bound to: 4'b1001 
	Parameter SW_MEM bound to: 4'b1010 
	Parameter BEQ_EX bound to: 4'b1011 
	Parameter J_EX bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_multicycle' (7#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'nixietube' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:72]
INFO: [Synth 8-6155] done synthesizing module 'nixietube' (8#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dbu' (9#1) [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v:23]
WARNING: [Synth 8-3331] design nixietube has unconnected port value[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_multicycle has unconnected port dbu_mem_rf_addr[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4269.945 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4269.945 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4269.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 4269.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4269.945 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4269.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4269.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4269.945 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 28 16:49:46 2020] Launched synth_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/runme.log
[Thu May 28 16:49:46 2020] Launched impl_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/impl_1/runme.log
close_design
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 4269.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4269.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4269.945 ; gain = 0.000
open_project D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4269.945 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May 28 16:57:47 2020] Launched synth_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/synth_1/runme.log
[Thu May 28 16:57:47 2020] Launched impl_1...
Run output will be captured here: D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/dist_mem_512x32.dcp' for cell 'cpu_multicycle/mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4269.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 643 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4269.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4269.945 ; gain = 0.000
close_design
current_project using_hzy_nixietube
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4269.945 ; gain = 0.000
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dbu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.sim/sim_1/behav/xsim/dist_mem_512x32.mif'
INFO: [SIM-utils-43] Exported 'D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dbu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/ip/dist_mem_512x32/sim/dist_mem_512x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_512x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_multicycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/dbu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/nixietube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nixietube
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sim_1/new/dbu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.sim/sim_1/behav/xsim'
"xelab -wto b7b14fa1586744dfaf920d00be07371d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_behav xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b7b14fa1586744dfaf920d00be07371d --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dbu_tb_behav xil_defaultlib.dbu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'a' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'dpra' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dbu_ra' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wa' [D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sources_1/new/cpu_multicycle.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_512x32
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu_multicycle
Compiling module xil_defaultlib.nixietube
Compiling module xil_defaultlib.dbu
Compiling module xil_defaultlib.dbu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dbu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dbu_tb_behav -key {Behavioral:sim_1:Functional:dbu_tb} -tclbatch {dbu_tb.tcl} -view {D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/dbu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/dbu_tb_behav.wcfg
source dbu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dbu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 4269.945 ; gain = 0.000
run all
$finish called at time : 1580 ns : File "D:/VivadoProject/COD/Lab4/Multicycle_CPU_new/Multicycle_CPU_new.srcs/sim_1/new/dbu_tb.v" Line 106
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 28 17:17:15 2020...
