%Warning-MODDUP: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:1:8: Duplicate declaration of module: 'adsr'
    1 | module adsr (
      |        ^~~~
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:1:8: ... Location of original declaration
    1 | module adsr (
      |        ^~~~
                 ... For warning description see https://verilator.org/warn/MODDUP?v=5.040
                 ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
%Warning-MODDUP: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:1:8: Duplicate declaration of module: 'clock_scale'
    1 | module clock_scale (
      |        ^~~~~~~~~~~
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:1:8: ... Location of original declaration
    1 | module clock_scale (
      |        ^~~~~~~~~~~
%Warning-MODDUP: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/lfsr.v:3:8: Duplicate declaration of module: 'lfsr'
    3 | module lfsr (
      |        ^~~~
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/lfsr.v:3:8: ... Location of original declaration
    3 | module lfsr (
      |        ^~~~
%Warning-MODDUP: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:1:8: Duplicate declaration of module: 'mixer'
    1 | module mixer (
      |        ^~~~~
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:1:8: ... Location of original declaration
    1 | module mixer (
      |        ^~~~~
%Warning-MODDUP: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:1:8: Duplicate declaration of module: 'pwm8'
    1 | module pwm8 (
      |        ^~~~
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:1:8: ... Location of original declaration
    1 | module pwm8 (
      |        ^~~~
%Warning-MODDUP: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tonegen.v:1:8: Duplicate declaration of module: 'tonegen'
    1 | module tonegen (
      |        ^~~~~~~
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:2:1: ... note: In file included from 'signal_gen.v'
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tonegen.v:1:8: ... Location of original declaration
    1 | module tonegen (
      |        ^~~~~~~
%Warning-MODDUP: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/vibrato.v:1:8: Duplicate declaration of module: 'vibrato'
    1 | module vibrato (
      |        ^~~~~~~
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:6:1: ... note: In file included from 'signal_gen.v'
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/vibrato.v:1:8: ... Location of original declaration
    1 | module vibrato (
      |        ^~~~~~~
%Warning-MODDUP: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:8:8: Duplicate declaration of module: 'signal_generator'
    8 | module signal_generator (
      |        ^~~~~~~~~~~~~~~~
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:8:8: ... Location of original declaration
    8 | module signal_generator (
      |        ^~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:11:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                          : ... note: In instance 'tt_um_felixfeierabend.signal_gen.pwm'
   11 |             clk_cnt <= 1'b0;
      |                     ^~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:5:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.040
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:13:25: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '10'h0' generates 10 bits.
                                                                                                  : ... note: In instance 'tt_um_felixfeierabend.clk_scaler'
   13 |                 counter <= 10'd0;
      |                         ^~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:3:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-WIDTHEXPAND: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:17:29: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '10'h0' generates 10 bits.
                                                                                                  : ... note: In instance 'tt_um_felixfeierabend.clk_scaler'
   17 |                     counter <= 10'd0;
      |                             ^~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:3:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-WIDTHTRUNC: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:108:33: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's REPLICATE generates 13 bits.
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
  108 |                 3'b000: periodA <= {periodA[11:4], data};
      |                                 ^~
                     /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.040
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:109:33: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's REPLICATE generates 13 bits.
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
  109 |                 3'b001: periodB <= {periodB[11:4], data};
      |                                 ^~
                     /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-WIDTHTRUNC: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:110:30: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'data' generates 5 bits.
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
  110 |                 3'b010: volA <= data;
      |                              ^~
                     /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-WIDTHTRUNC: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:111:30: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'data' generates 5 bits.
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
  111 |                 3'b011: volB <= data;
      |                              ^~
                     /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-WIDTHTRUNC: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:112:30: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'data' generates 5 bits.
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
  112 |                 3'b100: volN <= data;
      |                              ^~
                     /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:5:23: Bits of signal are not used: 'ui_in'[2:1]
                                                                                                           : ... note: In instance 'tt_um_felixfeierabend'
    5 |     input  wire [7:0] ui_in,     
      |                       ^~~~~
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.040
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:7:23: Bits of signal are not used: 'uio_in'[7:3]
                                                                                                           : ... note: In instance 'tt_um_felixfeierabend'
    7 |     input  wire [7:0] uio_in,    
      |                       ^~~~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:17:12: Signal is not used: 'debug_bits'
                                                                                                            : ... note: In instance 'tt_um_felixfeierabend'
   17 | wire [6:0] debug_bits;
      |            ^~~~~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:19:26: Procedural assignment to declaration with initial value: 'periodA'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   19 |     reg [11:0] periodA = 12'd200;
      |                          ^~~~~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:108:25: ... Location of variable process write
                                                                                                 : ... Perhaps should initialize instead using a reset in this process
  108 |                 3'b000: periodA <= {periodA[11:4], data};
      |                         ^~~~~~~
                      ... For warning description see https://verilator.org/warn/PROCASSINIT?v=5.040
                      ... Use "/* verilator lint_off PROCASSINIT */" and lint_on around source to disable this message.
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:20:26: Procedural assignment to declaration with initial value: 'periodB'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   20 |     reg [11:0] periodB = 12'd300;
      |                          ^~~~~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:109:25: ... Location of variable process write
                                                                                                 : ... Perhaps should initialize instead using a reset in this process
  109 |                 3'b001: periodB <= {periodB[11:4], data};
      |                         ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:21:22: Procedural assignment to declaration with initial value: 'volA'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   21 |     reg [3:0] volA = 4'd8;
      |                      ^~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:110:25: ... Location of variable process write
                                                                                                 : ... Perhaps should initialize instead using a reset in this process
  110 |                 3'b010: volA <= data;
      |                         ^~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:22:22: Procedural assignment to declaration with initial value: 'volB'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   22 |     reg [3:0] volB = 4'd8;
      |                      ^~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:111:25: ... Location of variable process write
                                                                                                 : ... Perhaps should initialize instead using a reset in this process
  111 |                 3'b011: volB <= data;
      |                         ^~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:23:22: Procedural assignment to declaration with initial value: 'volN'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   23 |     reg [3:0] volN = 4'd3;
      |                      ^~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:112:25: ... Location of variable process write
                                                                                                 : ... Perhaps should initialize instead using a reset in this process
  112 |                 3'b100: volN <= data;
      |                         ^~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:25:19: Procedural assignment to declaration with initial value: 'enableA'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   25 |     reg enableA = 1;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:113:26: ... Location of variable process write
                                                                                                 : ... Perhaps should initialize instead using a reset in this process
  113 |                 3'b101: {enableA, enableB, enableN} <= {data[2:0]};
      |                          ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:26:19: Procedural assignment to declaration with initial value: 'enableB'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   26 |     reg enableB = 1;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:113:35: ... Location of variable process write
                                                                                                 : ... Perhaps should initialize instead using a reset in this process
  113 |                 3'b101: {enableA, enableB, enableN} <= {data[2:0]};
      |                                   ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:27:19: Procedural assignment to declaration with initial value: 'enableN'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   27 |     reg enableN = 1;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:113:44: ... Location of variable process write
                                                                                                 : ... Perhaps should initialize instead using a reset in this process
  113 |                 3'b101: {enableA, enableB, enableN} <= {data[2:0]};
      |                                            ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:28:21: Procedural assignment to declaration with initial value: 'enableVib'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   28 |     reg enableVib = 1;
      |                     ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:115:21: ... Location of variable process write
                                                                                                 : ... Perhaps should initialize instead using a reset in this process
  115 |                     enableVib <= data[0];
      |                     ^~~~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:39:27: Procedural assignment to declaration with initial value: 'vib_depth'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   39 |     reg [3:0] vib_depth = 4'd4;
      |                           ^~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:116:21: ... Location of variable process write
                                                                                                 : ... Perhaps should initialize instead using a reset in this process
  116 |                     vib_depth <= data[4:1];
      |                     ^~~~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:8:25: Procedural assignment to declaration with initial value: 'counter'
                                                                                                 : ... note: In instance 'tt_um_felixfeierabend.clk_scaler'
                                                                                                 : ... Location of variable initialization
    8 |     reg[10:0] counter = 0;
      |                         ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:3:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:13:17: ... Location of variable process write
                                                                                                  : ... Perhaps should initialize instead using a reset in this process
   13 |                 counter <= 10'd0;
      |                 ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tonegen.v:8:21: Procedural assignment to declaration with initial value: 'cnt'
                                                                                            : ... note: In instance 'tt_um_felixfeierabend.signal_gen.tB'
                                                                                            : ... Location of variable initialization
    8 |     reg[11:0] cnt = 0;
      |                     ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:2:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tonegen.v:12:13: ... Location of variable process write
                                                                                             : ... Perhaps should initialize instead using a reset in this process
   12 |             cnt <= 0;
      |             ^~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:22:15: Bits of signal are not used: 'multA'[2:0]
                                                                                            : ... note: In instance 'tt_um_felixfeierabend.signal_gen.mix'
   22 |     reg [7:0] multA, multB;
      |               ^~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:4:1: ... note: In file included from 'signal_gen.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:22:22: Bits of signal are not used: 'multB'[2:0]
                                                                                            : ... note: In instance 'tt_um_felixfeierabend.signal_gen.mix'
   22 |     reg [7:0] multA, multB;
      |                      ^~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:4:1: ... note: In file included from 'signal_gen.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:26:19: Procedural assignment to declaration with initial value: 'started'
                                                                                           : ... note: In instance 'tt_um_felixfeierabend.signal_gen.mix'
                                                                                           : ... Location of variable initialization
   26 |     reg started = 0;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:4:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:37:13: ... Location of variable process write
                                                                                           : ... Perhaps should initialize instead using a reset in this process
   37 |             started <= 1'b0;
      |             ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:5:24: Procedural assignment to declaration with initial value: 'pwm_o'
                                                                                         : ... note: In instance 'tt_um_felixfeierabend.signal_gen.pwm'
                                                                                         : ... Location of variable initialization
    5 |     output reg pwm_o = 0    
      |                        ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:5:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:12:13: ... Location of variable process write
                                                                                          : ... Perhaps should initialize instead using a reset in this process
   12 |             pwm_o <= 0;
      |             ^~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:7:24: Procedural assignment to declaration with initial value: 'clk_cnt'
                                                                                         : ... note: In instance 'tt_um_felixfeierabend.signal_gen.pwm'
                                                                                         : ... Location of variable initialization
    7 |     reg[7:0] clk_cnt = 0;    
      |                        ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:5:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:11:13: ... Location of variable process write
                                                                                          : ... Perhaps should initialize instead using a reset in this process
   11 |             clk_cnt <= 1'b0;
      |             ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/vibrato.v:8:20: Procedural assignment to declaration with initial value: 'div'
                                                                                            : ... note: In instance 'tt_um_felixfeierabend.signal_gen.vibA_gen'
                                                                                            : ... Location of variable initialization
    8 |     reg[7:0] div = 0;
      |                    ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:6:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/vibrato.v:15:13: ... Location of variable process write
                                                                                             : ... Perhaps should initialize instead using a reset in this process
   15 |             div <= 0;
      |             ^~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/vibrato.v:9:15: Procedural assignment to declaration with initial value: 'dir'
                                                                                            : ... note: In instance 'tt_um_felixfeierabend.signal_gen.vibA_gen'
                                                                                            : ... Location of variable initialization
    9 |     reg dir = 0;             
      |               ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:6:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/vibrato.v:16:13: ... Location of variable process write
                                                                                             : ... Perhaps should initialize instead using a reset in this process
   16 |             dir <= 0;
      |             ^~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/vibrato.v:10:20: Procedural assignment to declaration with initial value: 'val'
                                                                                             : ... note: In instance 'tt_um_felixfeierabend.signal_gen.vibA_gen'
                                                                                             : ... Location of variable initialization
   10 |     reg[3:0] val = 0;
      |                    ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:6:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/vibrato.v:14:13: ... Location of variable process write
                                                                                             : ... Perhaps should initialize instead using a reset in this process
   14 |             val <= 0;
      |             ^~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:17:18: Procedural assignment to declaration with initial value: 'state'
                                                                                          : ... note: In instance 'tt_um_felixfeierabend.signal_gen.envB_gen'
                                                                                          : ... Location of variable initialization
   17 | reg[1:0] state = IDLE;
      |                  ^~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:7:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:24:27: ... Location of variable process write
                                                                                          : ... Perhaps should initialize instead using a reset in this process
   24 |             if (enable_i) state <= ATTACK;
      |                           ^~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:19:19: Procedural assignment to declaration with initial value: 'timer'
                                                                                          : ... note: In instance 'tt_um_felixfeierabend.signal_gen.envB_gen'
                                                                                          : ... Location of variable initialization
   19 | reg [3:0] timer = 0;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:7:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:30:13: ... Location of variable process write
                                                                                          : ... Perhaps should initialize instead using a reset in this process
   30 |             timer <= timer + 1;
      |             ^~~~~
%Warning-SYNCASYNCNET: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:13:11: Signal flopped as both synchronous and async: 'tt_um_felixfeierabend.__Vcellinp__signal_gen__rst'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tonegen.v:11:13: ... Location of async usage
   11 |         if (rst) begin
      |             ^~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:2:1: ... note: In file included from 'signal_gen.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:12:17: ... Location of sync usage
   12 |             if (rst) begin
      |                 ^~~
                       ... For warning description see https://verilator.org/warn/SYNCASYNCNET?v=5.040
                       ... Use "/* verilator lint_off SYNCASYNCNET */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.040 2025-08-30 rev v5.040
- Verilator: Built from 1.698 MB sources in 309 modules, into 0.056 MB in 5 C++ files needing 0.000 MB
- Verilator: Walltime 0.174 s (elab=0.003, cvt=0.005, bld=0.000); cpu 0.044 s on 1 threads; alloced 36.695 MB
