Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4db3d1bbaf9548e8991a48dfb71322c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vertexFetch_core_behav xil_defaultlib.vertexFetch_core -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.vertexFetch_axi_lite_regs [vertexfetch_axi_lite_regs_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.vertexfetch_core
Built simulation snapshot vertexFetch_core_behav
