
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002651    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000143    0.000075   18.070074 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008694    0.111375    0.188225   18.258299 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.111381    0.001011   18.259310 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004433    0.051961    0.096243   18.355553 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.051961    0.000128   18.355680 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.355680   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145723    0.012452   30.171181 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014481    0.060576    0.235822   30.407001 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.060578    0.001279   30.408281 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.308283   clock uncertainty
                                  0.000000   30.308283   clock reconvergence pessimism
                                  0.466131   30.774414   library recovery time
                                             30.774414   data required time
---------------------------------------------------------------------------------------------
                                             30.774414   data required time
                                            -18.355680   data arrival time
---------------------------------------------------------------------------------------------
                                             12.418733   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003231    0.840000    0.000000   10.180000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840146    0.000076   10.180077 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002222    0.101825    1.539732   11.719809 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.101825    0.000110   11.719918 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005128    0.129404    1.232333   12.952252 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.129404    0.000393   12.952644 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016600    0.069716    0.310171   13.262815 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.069782    0.002021   13.264835 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080806    0.749246    1.798330   15.063166 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.750091    0.023720   15.086885 v SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             15.086885   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.777723   29.660576   library setup time
                                             29.660576   data required time
---------------------------------------------------------------------------------------------
                                             29.660576   data required time
                                            -15.086885   data arrival time
---------------------------------------------------------------------------------------------
                                             14.573690   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003446    0.840000    0.000000   10.180000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840158    0.000083   10.180083 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002341    0.102901    1.541835   11.721918 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.102901    0.000152   11.722070 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002403    0.102571    1.188718   12.910788 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.102571    0.000115   12.910903 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.021038    0.080328    0.308019   13.218923 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.080458    0.003003   13.221926 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076042    0.709948    1.768289   14.990214 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.711058    0.026079   15.016293 v SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                             15.016293   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.767925   29.670372   library setup time
                                             29.670372   data required time
---------------------------------------------------------------------------------------------
                                             29.670372   data required time
                                            -15.016293   data arrival time
---------------------------------------------------------------------------------------------
                                             14.654079   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003993    0.840000    0.000000   10.180000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840193    0.000101   10.180101 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002298    0.102520    1.541103   11.721205 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.102520    0.000151   11.721355 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002695    0.104730    1.193690   12.915046 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.104730    0.000203   12.915249 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017122    0.070761    0.299577   13.214826 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.070808    0.001746   13.216572 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073421    0.687480    1.751123   14.967695 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.688085    0.019304   14.986999 v SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                             14.986999   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.762159   29.676140   library setup time
                                             29.676140   data required time
---------------------------------------------------------------------------------------------
                                             29.676140   data required time
                                            -14.986999   data arrival time
---------------------------------------------------------------------------------------------
                                             14.689141   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002999    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840168    0.000088   10.180088 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003449    0.111708    1.561384   11.741472 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.111708    0.000207   11.741679 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003829    0.116346    1.218552   12.960231 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.116346    0.000242   12.960472 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039025    0.154972    0.372598   13.333070 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.155809    0.008998   13.342069 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052353    0.512118    1.654134   14.996202 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.512369    0.011052   15.007255 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                             15.007255   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.718054   29.720243   library setup time
                                             29.720243   data required time
---------------------------------------------------------------------------------------------
                                             29.720243   data required time
                                            -15.007255   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712989   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003514    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840160    0.000083   10.180083 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002820    0.106259    1.550284   11.730368 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.106259    0.000192   11.730559 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004150    0.120709    1.221478   12.952037 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.120709    0.000263   12.952300 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.031943    0.099058    0.338449   13.290750 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.099865    0.006674   13.297423 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058960    0.567153    1.668504   14.965927 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.567546    0.014301   14.980229 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                             14.980229   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.731904   29.706394   library setup time
                                             29.706394   data required time
---------------------------------------------------------------------------------------------
                                             29.706394   data required time
                                            -14.980229   data arrival time
---------------------------------------------------------------------------------------------
                                             14.726166   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003582    0.840000    0.000000   10.180000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840151    0.000079   10.180079 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003189    0.109257    1.556798   11.736877 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.109257    0.000189   11.737067 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002720    0.104960    1.197592   12.934659 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.104960    0.000186   12.934845 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020313    0.098789    0.318044   13.252889 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.098871    0.002706   13.255595 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062930    0.600310    1.693262   14.948856 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.600898    0.017758   14.966615 v SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                             14.966615   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.740275   29.698023   library setup time
                                             29.698023   data required time
---------------------------------------------------------------------------------------------
                                             29.698023   data required time
                                            -14.966615   data arrival time
---------------------------------------------------------------------------------------------
                                             14.731407   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002979    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840167    0.000088   10.180088 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003448    0.111696    1.561364   11.741452 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.111696    0.000204   11.741657 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003904    0.117333    1.219887   12.961544 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.117333    0.000245   12.961789 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040400    0.159303    0.377066   13.338855 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.160060    0.008660   13.347514 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048854    0.483066    1.633189   14.980703 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.483276    0.009885   14.990589 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                             14.990589   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.709305   29.728994   library setup time
                                             29.728994   data required time
---------------------------------------------------------------------------------------------
                                             29.728994   data required time
                                            -14.990589   data arrival time
---------------------------------------------------------------------------------------------
                                             14.738404   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002833    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840147    0.000077   10.180078 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003936    0.117452    1.569956   11.750033 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.117452    0.000236   11.750270 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003579    0.113315    1.217018   12.967287 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.114799    0.000282   12.967569 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045579    0.175951    0.388591   13.356161 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.176929    0.010540   13.366701 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045016    0.451195    1.616987   14.983687 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.451331    0.007876   14.991564 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                             14.991564   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.698524   29.739775   library setup time
                                             29.739775   data required time
---------------------------------------------------------------------------------------------
                                             29.739775   data required time
                                            -14.991564   data arrival time
---------------------------------------------------------------------------------------------
                                             14.748210   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003891    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840173    0.000091   10.180091 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002968    0.107402    1.552898   11.732989 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.107402    0.000177   11.733166 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005823    0.136288    1.243533   12.976699 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.136288    0.000325   12.977024 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031943    0.132355    0.365310   13.342334 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.132888    0.006366   13.348700 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048472    0.479908    1.616825   14.965525 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.480142    0.010381   14.975905 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                             14.975905   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.708248   29.730051   library setup time
                                             29.730051   data required time
---------------------------------------------------------------------------------------------
                                             29.730051   data required time
                                            -14.975905   data arrival time
---------------------------------------------------------------------------------------------
                                             14.754145   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002578    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840135    0.000071   10.180071 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002362    0.103097    1.542207   11.722279 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.103097    0.000154   11.722432 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002470    0.103031    1.189995   12.912427 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.103031    0.000179   12.912605 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038468    0.153079    0.365277   13.277883 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.153729    0.007740   13.285623 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052434    0.512798    1.653546   14.939169 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.513062    0.011331   14.950500 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                             14.950500   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.718228   29.720070   library setup time
                                             29.720070   data required time
---------------------------------------------------------------------------------------------
                                             29.720070   data required time
                                            -14.950500   data arrival time
---------------------------------------------------------------------------------------------
                                             14.769569   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003331    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840146    0.000076   10.180077 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003011    0.107758    1.553645   11.733722 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.107758    0.000200   11.733922 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002248    0.101275    1.188450   12.922372 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.101275    0.000108   12.922481 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039238    0.155557    0.366412   13.288892 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.156217    0.007971   13.296863 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050442    0.496175    1.642368   14.939231 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.496379    0.009905   14.949136 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                             14.949136   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.713728   29.724571   library setup time
                                             29.724571   data required time
---------------------------------------------------------------------------------------------
                                             29.724571   data required time
                                            -14.949136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.775434   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003196    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840146    0.000076   10.180077 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001724    0.097316    1.530952   11.711029 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.097316    0.000128   11.711157 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002495    0.103190    1.187487   12.898644 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.103190    0.000193   12.898837 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018273    0.091886    0.310312   13.209148 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.091955    0.002406   13.211555 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062350    0.595357    1.687055   14.898610 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.595831    0.015986   14.914597 v SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                             14.914597   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.739003   29.699295   library setup time
                                             29.699295   data required time
---------------------------------------------------------------------------------------------
                                             29.699295   data required time
                                            -14.914597   data arrival time
---------------------------------------------------------------------------------------------
                                             14.784698   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003353    0.840000    0.000000   10.180000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840199    0.000105   10.180105 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001737    0.097433    1.531197   11.711303 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.097433    0.000130   11.711432 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002544    0.103545    1.188415   12.899847 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.103545    0.000179   12.900025 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017876    0.090531    0.309218   13.209243 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.090602    0.002419   13.211662 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060873    0.582946    1.677263   14.888926 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.583416    0.015826   14.904752 v SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                             14.904752   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.735887   29.702410   library setup time
                                             29.702410   data required time
---------------------------------------------------------------------------------------------
                                             29.702410   data required time
                                            -14.904752   data arrival time
---------------------------------------------------------------------------------------------
                                             14.797659   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002955    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840157    0.000083   10.180083 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001595    0.096133    1.528695   11.708777 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.096133    0.000077   11.708855 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002784    0.105412    1.192021   12.900875 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.105412    0.000193   12.901068 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039225    0.155450    0.368644   13.269711 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.156077    0.007635   13.277347 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049970    0.492341    1.638443   14.915790 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.492569    0.010369   14.926159 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                             14.926159   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.712442   29.725857   library setup time
                                             29.725857   data required time
---------------------------------------------------------------------------------------------
                                             29.725857   data required time
                                            -14.926159   data arrival time
---------------------------------------------------------------------------------------------
                                             14.799698   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003085    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840167    0.000088   10.180088 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002544    0.104293    1.545425   11.725513 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.104293    0.000171   11.725685 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002151    0.100335    1.184967   12.910651 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.100335    0.000104   12.910755 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041668    0.163334    0.371918   13.282673 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.164098    0.008821   13.291493 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047873    0.474922    1.628856   14.920350 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.475115    0.009445   14.929794 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                             14.929794   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.706551   29.731747   library setup time
                                             29.731747   data required time
---------------------------------------------------------------------------------------------
                                             29.731747   data required time
                                            -14.929794   data arrival time
---------------------------------------------------------------------------------------------
                                             14.801952   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003668    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840178    0.000093   10.180094 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001634    0.096486    1.529381   11.709475 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.096486    0.000080   11.709555 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.100801    1.181869   12.891423 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.100801    0.000108   12.891532 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018975    0.094170    0.311702   13.203234 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.094233    0.002328   13.205562 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059955    0.575238    1.673893   14.879455 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.575586    0.013663   14.893117 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                             14.893117   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.733922   29.704376   library setup time
                                             29.704376   data required time
---------------------------------------------------------------------------------------------
                                             29.704376   data required time
                                            -14.893117   data arrival time
---------------------------------------------------------------------------------------------
                                             14.811259   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004370    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840208    0.000109   10.180109 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002858    0.106547    1.550961   11.731071 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.106547    0.000218   11.731288 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002251    0.101297    1.187877   12.919166 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.101297    0.000110   12.919276 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035427    0.143285    0.357394   13.276670 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.143791    0.006480   13.283150 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048053    0.476366    1.620332   14.903481 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.476545    0.009155   14.912637 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                             14.912637   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.707034   29.731264   library setup time
                                             29.731264   data required time
---------------------------------------------------------------------------------------------
                                             29.731264   data required time
                                            -14.912637   data arrival time
---------------------------------------------------------------------------------------------
                                             14.818626   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002886    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840159    0.000083   10.180083 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001981    0.099656    1.535496   11.715580 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099656    0.000139   11.715719 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003323    0.110285    1.203390   12.919109 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.111766    0.000218   12.919328 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014550    0.079518    0.302234   13.221562 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.079567    0.001903   13.223465 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057674    0.556371    1.650426   14.873891 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.556729    0.013554   14.887445 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                             14.887445   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.729189   29.709108   library setup time
                                             29.709108   data required time
---------------------------------------------------------------------------------------------
                                             29.709108   data required time
                                            -14.887445   data arrival time
---------------------------------------------------------------------------------------------
                                             14.821664   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003848    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840181    0.000095   10.180096 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002164    0.101314    1.538726   11.718821 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.101314    0.000163   11.718984 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002421    0.102678    1.188218   12.907202 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.102678    0.000179   12.907380 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015789    0.083559    0.301884   13.209265 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.083611    0.001992   13.211256 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058549    0.563740    1.657130   14.868386 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.564280    0.016532   14.884917 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                             14.884917   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.731084   29.707214   library setup time
                                             29.707214   data required time
---------------------------------------------------------------------------------------------
                                             29.707214   data required time
                                            -14.884917   data arrival time
---------------------------------------------------------------------------------------------
                                             14.822296   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003540    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840164    0.000086   10.180086 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002113    0.100849    1.537815   11.717901 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.100849    0.000154   11.718056 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.103583    1.190189   12.908245 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.103583    0.000125   12.908370 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.036418    0.107977    0.336808   13.245178 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.109041    0.008269   13.253447 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052471    0.513158    1.630549   14.883996 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.513487    0.012540   14.896536 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                             14.896536   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.718335   29.719963   library setup time
                                             29.719963   data required time
---------------------------------------------------------------------------------------------
                                             29.719963   data required time
                                            -14.896536   data arrival time
---------------------------------------------------------------------------------------------
                                             14.823426   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003716    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840167    0.000088   10.180088 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002187    0.101520    1.539123   11.719211 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.101520    0.000161   11.719372 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002974    0.107064    1.198146   12.917518 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.107064    0.000215   12.917733 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038413    0.111878    0.342474   13.260207 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.112741    0.007656   13.267863 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050289    0.494975    1.618740   14.886603 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.495237    0.011111   14.897715 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                             14.897715   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.713342   29.724957   library setup time
                                             29.724957   data required time
---------------------------------------------------------------------------------------------
                                             29.724957   data required time
                                            -14.897715   data arrival time
---------------------------------------------------------------------------------------------
                                             14.827241   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002414    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840128    0.000068   10.180068 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002138    0.101077    1.538244   11.718312 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.101077    0.000157   11.718470 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003089    0.108086    1.199955   12.918424 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.108086    0.000218   12.918642 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.040097    0.115339    0.345069   13.263711 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.116444    0.008846   13.272556 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049332    0.486964    1.615160   14.887717 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.487169    0.009853   14.897570 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                             14.897570   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.710619   29.727678   library setup time
                                             29.727678   data required time
---------------------------------------------------------------------------------------------
                                             29.727678   data required time
                                            -14.897570   data arrival time
---------------------------------------------------------------------------------------------
                                             14.830109   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003302    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840177    0.000093   10.180094 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002103    0.100760    1.537647   11.717740 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.100760    0.000154   11.717894 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002387    0.102438    1.187327   12.905220 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.102438    0.000174   12.905395 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040673    0.160123    0.370580   13.275974 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.160875    0.008630   13.284605 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045790    0.457659    1.613503   14.898108 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.457830    0.008768   14.906877 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                             14.906877   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.700717   29.737581   library setup time
                                             29.737581   data required time
---------------------------------------------------------------------------------------------
                                             29.737581   data required time
                                            -14.906877   data arrival time
---------------------------------------------------------------------------------------------
                                             14.830704   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002857    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840150    0.000078   10.180079 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002086    0.100597    1.537353   11.717431 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.100597    0.000090   11.717521 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003295    0.110026    1.203357   12.920878 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.110026    0.000244   12.921123 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.044359    0.124103    0.352554   13.273677 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.125420    0.010671   13.284348 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045846    0.458138    1.595717   14.880065 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.458385    0.010454   14.890518 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                             14.890518   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.700905   29.737394   library setup time
                                             29.737394   data required time
---------------------------------------------------------------------------------------------
                                             29.737394   data required time
                                            -14.890518   data arrival time
---------------------------------------------------------------------------------------------
                                             14.846875   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003628    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840170    0.000089   10.180089 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002052    0.100293    1.536734   11.716824 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.100293    0.000149   11.716972 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002395    0.102507    1.187245   12.904218 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.102507    0.000116   12.904334 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.036680    0.108497    0.336894   13.241228 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.109427    0.007755   13.248982 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050369    0.495692    1.617049   14.866032 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.495974    0.011481   14.877513 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                             14.877513   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.713591   29.724707   library setup time
                                             29.724707   data required time
---------------------------------------------------------------------------------------------
                                             29.724707   data required time
                                            -14.877513   data arrival time
---------------------------------------------------------------------------------------------
                                             14.847194   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003262    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840147    0.000077   10.180078 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.097526    1.531357   11.711434 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.097526    0.000130   11.711564 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002577    0.103797    1.189052   12.900616 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.103797    0.000199   12.900815 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015234    0.081663    0.300796   13.201611 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.081699    0.001681   13.203292 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052853    0.516297    1.619737   14.823030 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.516588    0.011877   14.834907 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                             14.834907   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.719113   29.719185   library setup time
                                             29.719185   data required time
---------------------------------------------------------------------------------------------
                                             29.719185   data required time
                                            -14.834907   data arrival time
---------------------------------------------------------------------------------------------
                                             14.884278   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002916    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840152    0.000080   10.180080 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003767    0.115354    1.566965   11.747046 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.115354    0.000240   11.747285 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004127    0.120461    1.225677   12.972962 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.120461    0.000308   12.973270 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011700    0.079324    0.304493   13.277764 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.079330    0.000822   13.278585 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044382    0.447262    1.563930   14.842516 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.447356    0.006683   14.849198 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                             14.849198   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.697182   29.741116   library setup time
                                             29.741116   data required time
---------------------------------------------------------------------------------------------
                                             29.741116   data required time
                                            -14.849198   data arrival time
---------------------------------------------------------------------------------------------
                                             14.891916   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004299    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840202    0.000106   10.180106 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001634    0.096486    1.529391   11.709496 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.096486    0.000080   11.709577 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002956    0.106867    1.195247   12.904823 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.106867    0.000211   12.905035 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013172    0.075053    0.295603   13.200638 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.075066    0.001022   13.201660 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049958    0.492226    1.598134   14.799794 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.492433    0.009935   14.809729 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                             14.809729   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.712396   29.725903   library setup time
                                             29.725903   data required time
---------------------------------------------------------------------------------------------
                                             29.725903   data required time
                                            -14.809729   data arrival time
---------------------------------------------------------------------------------------------
                                             14.916174   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003100    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840181    0.000095   10.180096 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001966    0.099512    1.535225   11.715321 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099512    0.000137   11.715457 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002071    0.099549    1.181092   12.896549 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.099549    0.000101   12.896650 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012058    0.080854    0.295384   13.192035 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.080863    0.000925   13.192959 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048806    0.482721    1.592784   14.785743 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.482961    0.010503   14.796246 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                             14.796246   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.709199   29.729097   library setup time
                                             29.729097   data required time
---------------------------------------------------------------------------------------------
                                             29.729097   data required time
                                            -14.796246   data arrival time
---------------------------------------------------------------------------------------------
                                             14.932852   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002814    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840146    0.000077   10.180078 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002528    0.104190    1.545132   11.725209 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.104190    0.000166   11.725376 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001754    0.096493    1.177857   12.903233 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.096493    0.000084   12.903317 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.015825    0.097160    0.309871   13.213188 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.097195    0.001808   13.214996 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041986    0.426389    1.555179   14.770176 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.426613    0.009512   14.779688 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                             14.779688   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.690182   29.748116   library setup time
                                             29.748116   data required time
---------------------------------------------------------------------------------------------
                                             29.748116   data required time
                                            -14.779688   data arrival time
---------------------------------------------------------------------------------------------
                                             14.968429   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003210    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840172    0.000091   10.180091 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002262    0.102194    1.540458   11.720549 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102194    0.000147   11.720695 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003003    0.107313    1.199004   12.919700 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.107313    0.000210   12.919909 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009688    0.071116    0.289043   13.208953 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.071123    0.000765   13.209717 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041758    0.424461    1.542132   14.751849 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.424576    0.007088   14.758937 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                             14.758937   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.689494   29.748804   library setup time
                                             29.748804   data required time
---------------------------------------------------------------------------------------------
                                             29.748804   data required time
                                            -14.758937   data arrival time
---------------------------------------------------------------------------------------------
                                             14.989865   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003654    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840170    0.000090   10.180090 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002023    0.100030    1.536227   11.716317 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100030    0.000144   11.716461 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001731    0.096263    1.175312   12.891773 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.096263    0.000084   12.891858 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011153    0.077047    0.289863   13.181721 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.077054    0.000827   13.182548 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031487    0.353696    1.465184   14.647733 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.353737    0.003988   14.651720 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                             14.651720   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.665586   29.772711   library setup time
                                             29.772711   data required time
---------------------------------------------------------------------------------------------
                                             29.772711   data required time
                                            -14.651720   data arrival time
---------------------------------------------------------------------------------------------
                                             15.120991   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004408    0.920000    0.000000    9.460000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920216    0.000114    9.460114 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005855    0.134505    1.627043   11.087157 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.134505    0.000404   11.087562 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004340    0.124028    1.239259   12.326820 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.124028    0.000336   12.327156 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018934    0.075274    0.313246   12.640402 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.075387    0.002726   12.643127 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.085260    0.787025    1.826628   14.469755 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.788221    0.028495   14.498251 v SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                             14.498251   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.579373   29.858925   library setup time
                                             29.858925   data required time
---------------------------------------------------------------------------------------------
                                             29.858925   data required time
                                            -14.498251   data arrival time
---------------------------------------------------------------------------------------------
                                             15.360673   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002844    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920154    0.000081    9.460081 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001721    0.097192    1.562519   11.022600 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.097192    0.000129   11.022729 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003558    0.114375    1.206288   12.229017 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.114375    0.000267   12.229284 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019844    0.077327    0.311069   12.540353 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.077415    0.002450   12.542803 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.079558    0.739006    1.792475   14.335278 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.739898    0.024130   14.359407 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                             14.359407   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.568896   29.869402   library setup time
                                             29.869402   data required time
---------------------------------------------------------------------------------------------
                                             29.869402   data required time
                                            -14.359407   data arrival time
---------------------------------------------------------------------------------------------
                                             15.509994   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003315    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920153    0.000081    9.460081 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002849    0.106390    1.582429   11.042510 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.106390    0.000173   11.042684 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003068    0.107933    1.202308   12.244991 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.107933    0.000219   12.245211 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.067522    0.172220    0.389830   12.635041 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.174290    0.015605   12.650646 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049044    0.484579    1.642108   14.292754 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.484793    0.009994   14.302748 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                             14.302748   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.512589   29.925709   library setup time
                                             29.925709   data required time
---------------------------------------------------------------------------------------------
                                             29.925709   data required time
                                            -14.302748   data arrival time
---------------------------------------------------------------------------------------------
                                             15.622961   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004282    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920211    0.000111    9.460112 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002471    0.103721    1.575763   11.035873 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.103721    0.000187   11.036060 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003490    0.113656    1.208426   12.244487 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.113656    0.000254   12.244740 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.067338    0.171400    0.393510   12.638250 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.173086    0.014031   12.652283 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048211    0.477623    1.636686   14.288969 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.477760    0.008120   14.297089 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                             14.297089   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.510601   29.927698   library setup time
                                             29.927698   data required time
---------------------------------------------------------------------------------------------
                                             29.927698   data required time
                                            -14.297089   data arrival time
---------------------------------------------------------------------------------------------
                                             15.630610   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004607    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920195    0.000102    9.460102 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003504    0.112257    1.593996   11.054098 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.112257    0.000220   11.054318 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003012    0.107464    1.204306   12.258625 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.107464    0.000216   12.258841 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.059326    0.154590    0.376013   12.634853 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.156900    0.015890   12.650743 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048117    0.476888    1.627491   14.278234 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.477060    0.008993   14.287227 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                             14.287227   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.510403   29.927895   library setup time
                                             29.927895   data required time
---------------------------------------------------------------------------------------------
                                             29.927895   data required time
                                            -14.287227   data arrival time
---------------------------------------------------------------------------------------------
                                             15.640666   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003679    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920163    0.000085    9.460086 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001734    0.097311    1.562751   11.022837 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.097311    0.000130   11.022966 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003447    0.113143    1.204381   12.227346 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.113143    0.000255   12.227601 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.054114    0.143470    0.371970   12.599571 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.144742    0.010927   12.610498 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049256    0.486364    1.628610   14.239109 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.486554    0.009482   14.248591 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                             14.248591   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.513087   29.925211   library setup time
                                             29.925211   data required time
---------------------------------------------------------------------------------------------
                                             29.925211   data required time
                                            -14.248591   data arrival time
---------------------------------------------------------------------------------------------
                                             15.676620   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002930    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920152    0.000080    9.460080 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002781    0.105879    1.581231   11.041311 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.105879    0.000176   11.041487 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002919    0.106602    1.199384   12.240870 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.106602    0.000212   12.241083 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.044860    0.125031    0.352167   12.593250 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.126530    0.011422   12.604672 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047229    0.469588    1.605903   14.210575 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.469763    0.008963   14.219539 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                             14.219539   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.508341   29.929958   library setup time
                                             29.929958   data required time
---------------------------------------------------------------------------------------------
                                             29.929958   data required time
                                            -14.219539   data arrival time
---------------------------------------------------------------------------------------------
                                             15.710420   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003520    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920161    0.000084    9.460085 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001811    0.098019    1.564120   11.024204 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.098019    0.000132   11.024337 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003285    0.109911    1.201875   12.226212 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.109911    0.000230   12.226441 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.047692    0.130521    0.359107   12.585548 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.131834    0.010470   12.596018 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047388    0.472353    1.610203   14.206221 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.472474    0.007657   14.213878 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                             14.213878   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.509107   29.929192   library setup time
                                             29.929192   data required time
---------------------------------------------------------------------------------------------
                                             29.929192   data required time
                                            -14.213878   data arrival time
---------------------------------------------------------------------------------------------
                                             15.715312   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003093    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920177    0.000092    9.460093 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001909    0.098906    1.565844   11.025937 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.098906    0.000139   11.026076 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002734    0.105019    1.192535   12.218612 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.105019    0.000203   12.218815 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.056063    0.147785    0.370091   12.588905 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.149455    0.013242   12.602147 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045425    0.454593    1.606043   14.208190 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.454712    0.007455   14.215645 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                             14.215645   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.504088   29.934210   library setup time
                                             29.934210   data required time
---------------------------------------------------------------------------------------------
                                             29.934210   data required time
                                            -14.215645   data arrival time
---------------------------------------------------------------------------------------------
                                             15.718567   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003599    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920174    0.000091    9.460092 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001787    0.097801    1.563706   11.023797 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.097801    0.000130   11.023927 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002721    0.104914    1.191746   12.215673 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.104914    0.000206   12.215879 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.046294    0.127888    0.353406   12.569285 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.129578    0.011844   12.581129 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044702    0.448653    1.591099   14.172228 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.448770    0.007356   14.179585 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                             14.179585   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.502408   29.935890   library setup time
                                             29.935890   data required time
---------------------------------------------------------------------------------------------
                                             29.935890   data required time
                                            -14.179585   data arrival time
---------------------------------------------------------------------------------------------
                                             15.756307   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.085787    0.057002    2.485348    9.037150 ^ SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.081481    0.031774    9.068924 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191380    0.343186    0.405718    9.474642 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.343535    0.009546    9.484188 ^ wbs_dat_o[30] (out)
                                              9.484188   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.484188   data arrival time
---------------------------------------------------------------------------------------------
                                             16.445810   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.081011    0.056092    2.485239    9.037041 ^ SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.075805    0.029507    9.066547 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.342571    0.402753    9.469300 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.342907    0.009353    9.478653 ^ wbs_dat_o[31] (out)
                                              9.478653   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.478653   data arrival time
---------------------------------------------------------------------------------------------
                                             16.451345   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076165    0.059799    2.485296    9.037099 ^ SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.070304    0.026333    9.063431 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191336    0.343087    0.400215    9.463646 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.343451    0.009728    9.473374 ^ wbs_dat_o[28] (out)
                                              9.473374   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.473374   data arrival time
---------------------------------------------------------------------------------------------
                                             16.456625   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076216    0.059862    2.485304    9.037106 ^ SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.070607    0.025956    9.063062 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.341639    0.400396    9.463458 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.341912    0.008428    9.471886 ^ wbs_dat_o[23] (out)
                                              9.471886   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.471886   data arrival time
---------------------------------------------------------------------------------------------
                                             16.458113   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070525    0.058808    2.484410    9.036212 ^ SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.065935    0.022662    9.058874 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192159    0.344513    0.398867    9.457741 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.344907    0.010151    9.467892 ^ wbs_dat_o[24] (out)
                                              9.467892   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.467892   data arrival time
---------------------------------------------------------------------------------------------
                                             16.462107   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069897    0.057374    2.484353    9.036155 ^ SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.063698    0.024048    9.060204 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191263    0.342766    0.397250    9.457454 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.343103    0.009370    9.466824 ^ wbs_dat_o[29] (out)
                                              9.466824   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.466824   data arrival time
---------------------------------------------------------------------------------------------
                                             16.463175   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069649    0.058657    2.484582    9.036385 ^ SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.065020    0.021524    9.057908 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.342049    0.397807    9.455715 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.342348    0.008817    9.464533 ^ wbs_dat_o[19] (out)
                                              9.464533   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.464533   data arrival time
---------------------------------------------------------------------------------------------
                                             16.465466   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069113    0.058708    2.485180    9.036983 ^ SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.065247    0.020327    9.057309 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191186    0.342599    0.398111    9.455420 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.342916    0.009078    9.464498 ^ wbs_dat_o[4] (out)
                                              9.464498   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.464498   data arrival time
---------------------------------------------------------------------------------------------
                                             16.465500   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069008    0.058579    2.484902    9.036704 ^ SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.065534    0.021005    9.057709 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.341519    0.397977    9.455686 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.341792    0.008430    9.464115 ^ wbs_dat_o[5] (out)
                                              9.464115   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.464115   data arrival time
---------------------------------------------------------------------------------------------
                                             16.465883   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070604    0.058865    2.484891    9.036694 ^ SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.066048    0.019748    9.056441 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191078    0.342519    0.398349    9.454790 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.342835    0.009073    9.463862 ^ wbs_dat_o[18] (out)
                                              9.463862   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.463862   data arrival time
---------------------------------------------------------------------------------------------
                                             16.466135   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070652    0.058973    2.485096    9.036898 ^ SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.065490    0.018880    9.055778 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.342483    0.398138    9.453917 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.342799    0.009075    9.462992 ^ wbs_dat_o[16] (out)
                                              9.462992   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.462992   data arrival time
---------------------------------------------------------------------------------------------
                                             16.467007   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.087723    0.063911    2.494553    9.046355 ^ SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.068348    0.008514    9.054869 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.341362    0.399272    9.454141 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.341629    0.008332    9.462473 ^ wbs_dat_o[1] (out)
                                              9.462473   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.462473   data arrival time
---------------------------------------------------------------------------------------------
                                             16.467525   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.082524    0.060639    2.492492    9.044293 ^ SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.066610    0.010645    9.054938 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190864    0.342163    0.398352    9.453290 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.342478    0.009063    9.462353 ^ wbs_dat_o[2] (out)
                                              9.462353   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.462353   data arrival time
---------------------------------------------------------------------------------------------
                                             16.467646   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.067258    0.057535    2.483627    9.035429 ^ SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.063967    0.020173    9.055602 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.342421    0.397375    9.452977 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.342737    0.009074    9.462051 ^ wbs_dat_o[22] (out)
                                              9.462051   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.462051   data arrival time
---------------------------------------------------------------------------------------------
                                             16.467947   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.081128    0.059975    2.491970    9.043772 ^ SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.066037    0.010738    9.054510 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191167    0.342666    0.398459    9.452970 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.342982    0.009074    9.462043 ^ wbs_dat_o[3] (out)
                                              9.462043   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.462043   data arrival time
---------------------------------------------------------------------------------------------
                                             16.467955   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066381    0.057467    2.483969    9.035771 ^ SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.063409    0.019150    9.054921 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191284    0.342806    0.397120    9.452042 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.343146    0.009408    9.461450 ^ wbs_dat_o[17] (out)
                                              9.461450   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.461450   data arrival time
---------------------------------------------------------------------------------------------
                                             16.468548   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062037    0.055786    2.482548    9.034350 ^ SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.061016    0.018690    9.053041 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191073    0.342395    0.395957    9.448997 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.342712    0.009073    9.458070 ^ wbs_dat_o[20] (out)
                                              9.458070   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.458070   data arrival time
---------------------------------------------------------------------------------------------
                                             16.471928   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061689    0.055971    2.483072    9.034874 ^ SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.059632    0.017832    9.052706 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191464    0.343085    0.395568    9.448274 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.343422    0.009377    9.457651 ^ wbs_dat_o[25] (out)
                                              9.457651   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.457651   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472347   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062351    0.056335    2.484117    9.035919 ^ SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.059142    0.014518    9.050437 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.345829    0.398860    9.449297 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.346095    0.008337    9.457634 ^ wbs_dat_o[7] (out)
                                              9.457634   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.457634   data arrival time
---------------------------------------------------------------------------------------------
                                             16.472364   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077756    0.059858    2.491382    9.043184 ^ SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.059858    0.007832    9.051016 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.343225    0.395461    9.446477 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.343582    0.009647    9.456124 ^ wbs_dat_o[0] (out)
                                              9.456124   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.456124   data arrival time
---------------------------------------------------------------------------------------------
                                             16.473873   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076241    0.058460    2.490658    9.042459 ^ SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.058460    0.008097    9.050556 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191049    0.342361    0.394618    9.445174 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.342686    0.009200    9.454373 ^ wbs_dat_o[27] (out)
                                              9.454373   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.454373   data arrival time
---------------------------------------------------------------------------------------------
                                             16.475624   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061699    0.056084    2.483939    9.035741 ^ SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.058757    0.014214    9.049955 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191302    0.342913    0.394944    9.444900 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.343250    0.009369    9.454268 ^ wbs_dat_o[6] (out)
                                              9.454268   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.454268   data arrival time
---------------------------------------------------------------------------------------------
                                             16.475729   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061807    0.056216    2.484179    9.035981 ^ SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.058537    0.014058    9.050039 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.341844    0.394746    9.444786 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.342131    0.008630    9.453415 ^ wbs_dat_o[8] (out)
                                              9.453415   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.453415   data arrival time
---------------------------------------------------------------------------------------------
                                             16.476583   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071387    0.057068    2.489337    9.041139 ^ SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.057068    0.007019    9.048158 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191838    0.343891    0.394444    9.442601 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.344266    0.009881    9.452482 ^ wbs_dat_o[26] (out)
                                              9.452482   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.452482   data arrival time
---------------------------------------------------------------------------------------------
                                             16.477514   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.073147    0.057813    2.489735    9.041536 ^ SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.057813    0.007174    9.048711 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.341731    0.394330    9.443041 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.342017    0.008622    9.451662 ^ wbs_dat_o[21] (out)
                                              9.451662   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.451662   data arrival time
---------------------------------------------------------------------------------------------
                                             16.478336   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.055498    0.053916    2.482731    9.034534 ^ SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.054791    0.011544    9.046077 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191493    0.343197    0.393360    9.439437 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.343528    0.009286    9.448723 ^ wbs_dat_o[11] (out)
                                              9.448723   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.448723   data arrival time
---------------------------------------------------------------------------------------------
                                             16.481276   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053704    0.053023    2.482243    9.034045 ^ SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.053784    0.010714    9.044759 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191258    0.342766    0.392728    9.437487 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.343083    0.009088    9.446574 ^ wbs_dat_o[10] (out)
                                              9.446574   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.446574   data arrival time
---------------------------------------------------------------------------------------------
                                             16.483423   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051161    0.052022    2.481420    9.033221 ^ SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.052798    0.010723    9.043944 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191964    0.344137    0.392345    9.436290 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.344535    0.010196    9.446486 ^ wbs_dat_o[9] (out)
                                              9.446486   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.446486   data arrival time
---------------------------------------------------------------------------------------------
                                             16.483511   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.048589    0.043301    2.480715    9.032517 ^ SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.051697    0.009819    9.042336 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.341471    0.391338    9.433674 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.341744    0.008427    9.442101 ^ wbs_dat_o[12] (out)
                                              9.442101   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.442101   data arrival time
---------------------------------------------------------------------------------------------
                                             16.487898   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.042310    0.042667    2.478891    9.030693 ^ SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.043554    0.007972    9.038665 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.343189    0.387939    9.426604 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.343529    0.009410    9.436015 ^ wbs_dat_o[13] (out)
                                              9.436015   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.436015   data arrival time
---------------------------------------------------------------------------------------------
                                             16.493984   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.040638    0.042760    2.478374    9.030176 ^ SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.043460    0.007395    9.037571 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.342375    0.387573    9.425143 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.342692    0.009073    9.434216 ^ wbs_dat_o[14] (out)
                                              9.434216   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.434216   data arrival time
---------------------------------------------------------------------------------------------
                                             16.495783   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002984    6.135262 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.393788    6.529049 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.022752    6.551802 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.031635    0.044174    2.475662    9.027464 ^ SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.044174    0.004789    9.032252 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191160    0.342582    0.387953    9.420205 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.342907    0.009203    9.429409 ^ wbs_dat_o[15] (out)
                                              9.429409   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.429409   data arrival time
---------------------------------------------------------------------------------------------
                                             16.500589   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003228    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180146    0.000076    8.740076 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215975    9.956052 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956180 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010679    0.182549    1.295419   11.251598 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182825    0.000913   11.252511 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073799    0.087961    0.330431   11.582942 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097483    0.023151   11.606093 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.191897    0.339951   11.946045 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.216102    0.054579   12.000623 v SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                             12.000623   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.619655   29.818644   library setup time
                                             29.818644   data required time
---------------------------------------------------------------------------------------------
                                             29.818644   data required time
                                            -12.000623   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818022   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003146    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180143    0.000075    8.740075 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002120    0.100202    1.223176    9.963251 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100202    0.000147    9.963397 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010971    0.185615    1.300927   11.264324 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.185904    0.000968   11.265292 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.068913    0.084157    0.329557   11.594849 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.092864    0.021516   11.616365 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.188583    0.342338   11.958703 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.205752    0.045681   12.004384 v SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                             12.004384   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.615733   29.822567   library setup time
                                             29.822567   data required time
---------------------------------------------------------------------------------------------
                                             29.822567   data required time
                                            -12.004384   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818184   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003228    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180146    0.000076    8.740076 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215975    9.956052 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956180 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010679    0.182549    1.295419   11.251598 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182825    0.000913   11.252511 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073799    0.087961    0.330431   11.582942 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097483    0.023151   11.606093 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.191897    0.339951   11.946045 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.215900    0.054337   12.000381 v SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                             12.000381   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.619579   29.818720   library setup time
                                             29.818720   data required time
---------------------------------------------------------------------------------------------
                                             29.818720   data required time
                                            -12.000381   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818338   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003146    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180143    0.000075    8.740075 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002120    0.100202    1.223176    9.963251 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100202    0.000147    9.963397 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010971    0.185615    1.300927   11.264324 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.185904    0.000968   11.265292 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.068913    0.084157    0.329557   11.594849 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.092864    0.021516   11.616365 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.188583    0.342338   11.958703 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.205573    0.045442   12.004145 v SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                             12.004145   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.615665   29.822634   library setup time
                                             29.822634   data required time
---------------------------------------------------------------------------------------------
                                             29.822634   data required time
                                            -12.004145   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818491   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003228    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180146    0.000076    8.740076 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215975    9.956052 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956180 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010679    0.182549    1.295419   11.251598 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182825    0.000913   11.252511 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073799    0.087961    0.330431   11.582942 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097483    0.023151   11.606093 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.191897    0.339951   11.946045 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.215527    0.053889   11.999934 v SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                             11.999934   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.619437   29.818861   library setup time
                                             29.818861   data required time
---------------------------------------------------------------------------------------------
                                             29.818861   data required time
                                            -11.999934   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818928   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003146    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180143    0.000075    8.740075 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002120    0.100202    1.223176    9.963251 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100202    0.000147    9.963397 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010971    0.185615    1.300927   11.264324 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.185904    0.000968   11.265292 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.068913    0.084157    0.329557   11.594849 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.092864    0.021516   11.616365 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.188583    0.342338   11.958703 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.205223    0.044975   12.003677 v SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                             12.003677   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.615533   29.822765   library setup time
                                             29.822765   data required time
---------------------------------------------------------------------------------------------
                                             29.822765   data required time
                                            -12.003677   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819088   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003228    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180146    0.000076    8.740076 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215975    9.956052 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956180 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010679    0.182549    1.295419   11.251598 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182825    0.000913   11.252511 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073799    0.087961    0.330431   11.582942 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097483    0.023151   11.606093 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.191897    0.339951   11.946045 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.214936    0.053176   11.999221 v SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                             11.999221   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.619213   29.819084   library setup time
                                             29.819084   data required time
---------------------------------------------------------------------------------------------
                                             29.819084   data required time
                                            -11.999221   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819864   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003146    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180143    0.000075    8.740075 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002120    0.100202    1.223176    9.963251 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100202    0.000147    9.963397 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010971    0.185615    1.300927   11.264324 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.185904    0.000968   11.265292 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.068913    0.084157    0.329557   11.594849 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.092864    0.021516   11.616365 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.188583    0.342338   11.958703 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.204758    0.044349   12.003052 v SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                             12.003052   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.615357   29.822943   library setup time
                                             29.822943   data required time
---------------------------------------------------------------------------------------------
                                             29.822943   data required time
                                            -12.003052   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819891   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003146    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180143    0.000075    8.740075 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002120    0.100202    1.223176    9.963251 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100202    0.000147    9.963397 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010971    0.185615    1.300927   11.264324 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.185904    0.000968   11.265292 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.068913    0.084157    0.329557   11.594849 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.092864    0.021516   11.616365 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.188583    0.342338   11.958703 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.204052    0.043389   12.002092 v SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                             12.002092   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.615089   29.823210   library setup time
                                             29.823210   data required time
---------------------------------------------------------------------------------------------
                                             29.823210   data required time
                                            -12.002092   data arrival time
---------------------------------------------------------------------------------------------
                                             17.821117   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003228    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180146    0.000076    8.740076 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215975    9.956052 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956180 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010679    0.182549    1.295419   11.251598 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182825    0.000913   11.252511 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073799    0.087961    0.330431   11.582942 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097483    0.023151   11.606093 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.191897    0.339951   11.946045 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.214065    0.052116   11.998160 v SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                             11.998160   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.618883   29.819416   library setup time
                                             29.819416   data required time
---------------------------------------------------------------------------------------------
                                             29.819416   data required time
                                            -11.998160   data arrival time
---------------------------------------------------------------------------------------------
                                             17.821255   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003228    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180146    0.000076    8.740076 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215975    9.956052 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956180 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010679    0.182549    1.295419   11.251598 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182825    0.000913   11.252511 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073799    0.087961    0.330431   11.582942 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097483    0.023151   11.606093 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.191897    0.339951   11.946045 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.213167    0.051010   11.997054 v SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                             11.997054   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.618543   29.819756   library setup time
                                             29.819756   data required time
---------------------------------------------------------------------------------------------
                                             29.819756   data required time
                                            -11.997054   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822702   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003146    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180143    0.000075    8.740075 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002120    0.100202    1.223176    9.963251 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100202    0.000147    9.963397 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010971    0.185615    1.300927   11.264324 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.185904    0.000968   11.265292 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.068913    0.084157    0.329557   11.594849 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.092864    0.021516   11.616365 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.188583    0.342338   11.958703 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.203114    0.042096   12.000799 v SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                             12.000799   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.614733   29.823565   library setup time
                                             29.823565   data required time
---------------------------------------------------------------------------------------------
                                             29.823565   data required time
                                            -12.000799   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822765   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003146    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180143    0.000075    8.740075 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002120    0.100202    1.223176    9.963251 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100202    0.000147    9.963397 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010971    0.185615    1.300927   11.264324 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.185904    0.000968   11.265292 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.068913    0.084157    0.329557   11.594849 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.092864    0.021516   11.616365 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.188583    0.342338   11.958703 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.202162    0.040759   11.999461 v SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                             11.999461   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.614372   29.823927   library setup time
                                             29.823927   data required time
---------------------------------------------------------------------------------------------
                                             29.823927   data required time
                                            -11.999461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824467   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003228    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180146    0.000076    8.740076 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215975    9.956052 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956180 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010679    0.182549    1.295419   11.251598 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182825    0.000913   11.252511 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073799    0.087961    0.330431   11.582942 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097483    0.023151   11.606093 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.191897    0.339951   11.946045 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.212053    0.049620   11.995665 v SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                             11.995665   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.618121   29.820175   library setup time
                                             29.820175   data required time
---------------------------------------------------------------------------------------------
                                             29.820175   data required time
                                            -11.995665   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824512   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024234    0.050926    0.290778   11.553631 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.051303    0.003708   11.557340 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.212876    0.306239   11.863579 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.281859    0.100895   11.964474 v SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                             11.964474   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.644575   29.793724   library setup time
                                             29.793724   data required time
---------------------------------------------------------------------------------------------
                                             29.793724   data required time
                                            -11.964474   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829250   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003146    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180143    0.000075    8.740075 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002120    0.100202    1.223176    9.963251 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.100202    0.000147    9.963397 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010971    0.185615    1.300927   11.264324 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.185904    0.000968   11.265292 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.068913    0.084157    0.329557   11.594849 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.092864    0.021516   11.616365 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.188583    0.342338   11.958703 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.199442    0.036756   11.995460 v SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                             11.995460   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.613342   29.824957   library setup time
                                             29.824957   data required time
---------------------------------------------------------------------------------------------
                                             29.824957   data required time
                                            -11.995460   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829498   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024234    0.050926    0.290778   11.553631 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.051303    0.003708   11.557340 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.212876    0.306239   11.863579 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.281560    0.100626   11.964205 v SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                             11.964205   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.644462   29.793837   library setup time
                                             29.793837   data required time
---------------------------------------------------------------------------------------------
                                             29.793837   data required time
                                            -11.964205   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829632   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003228    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180146    0.000076    8.740076 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.096135    1.215975    9.956052 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.096135    0.000128    9.956180 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010679    0.182549    1.295419   11.251598 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.182825    0.000913   11.252511 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073799    0.087961    0.330431   11.582942 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.097483    0.023151   11.606093 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.191897    0.339951   11.946045 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.208843    0.045485   11.991529 v SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                             11.991529   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.616904   29.821394   library setup time
                                             29.821394   data required time
---------------------------------------------------------------------------------------------
                                             29.821394   data required time
                                            -11.991529   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829865   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024234    0.050926    0.290778   11.553631 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.051303    0.003708   11.557340 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.212876    0.306239   11.863579 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.279296    0.098570   11.962149 v SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                             11.962149   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.643604   29.794693   library setup time
                                             29.794693   data required time
---------------------------------------------------------------------------------------------
                                             29.794693   data required time
                                            -11.962149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832544   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024234    0.050926    0.290778   11.553631 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.051303    0.003708   11.557340 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.212876    0.306239   11.863579 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.276164    0.095677   11.959256 v SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                             11.959256   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.642417   29.795881   library setup time
                                             29.795881   data required time
---------------------------------------------------------------------------------------------
                                             29.795881   data required time
                                            -11.959256   data arrival time
---------------------------------------------------------------------------------------------
                                             17.836624   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024234    0.050926    0.290778   11.553631 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.051303    0.003708   11.557340 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.212876    0.306239   11.863579 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.273311    0.093047   11.956626 v SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                             11.956626   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.641335   29.796963   library setup time
                                             29.796963   data required time
---------------------------------------------------------------------------------------------
                                             29.796963   data required time
                                            -11.956626   data arrival time
---------------------------------------------------------------------------------------------
                                             17.840336   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024234    0.050926    0.290778   11.553631 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.051303    0.003708   11.557340 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.212876    0.306239   11.863579 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.271946    0.091777   11.955357 v SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                             11.955357   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.640818   29.797480   library setup time
                                             29.797480   data required time
---------------------------------------------------------------------------------------------
                                             29.797480   data required time
                                            -11.955357   data arrival time
---------------------------------------------------------------------------------------------
                                             17.842123   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024234    0.050926    0.290778   11.553631 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.051303    0.003708   11.557340 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.212876    0.306239   11.863579 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.270143    0.090084   11.953663 v SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                             11.953663   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.640135   29.798162   library setup time
                                             29.798162   data required time
---------------------------------------------------------------------------------------------
                                             29.798162   data required time
                                            -11.953663   data arrival time
---------------------------------------------------------------------------------------------
                                             17.844500   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004720    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180235    0.000123    8.740124 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002718    0.105314    1.233826    9.973949 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.105314    0.000212    9.974161 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009652    0.172058    1.287929   11.262091 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.172058    0.000763   11.262854 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024234    0.050926    0.290778   11.553631 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.051303    0.003708   11.557340 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.212876    0.306239   11.863579 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.265921    0.086053   11.949632 v SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                             11.949632   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.638535   29.799763   library setup time
                                             29.799763   data required time
---------------------------------------------------------------------------------------------
                                             29.799763   data required time
                                            -11.949632   data arrival time
---------------------------------------------------------------------------------------------
                                             17.850130   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004335    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180215    0.000113    8.740113 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224911    9.965024 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965172 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251617 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252413 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029777    0.055590    0.296230   11.548642 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.056126    0.004701   11.553344 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.188722    0.325099   11.878443 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.205796    0.045572   11.924015 v SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                             11.924015   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.615750   29.822548   library setup time
                                             29.822548   data required time
---------------------------------------------------------------------------------------------
                                             29.822548   data required time
                                            -11.924015   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898533   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004335    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180215    0.000113    8.740113 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224911    9.965024 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965172 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251617 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252413 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029777    0.055590    0.296230   11.548642 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.056126    0.004701   11.553344 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.188722    0.325099   11.878443 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.205594    0.045303   11.923746 v SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                             11.923746   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.615673   29.822624   library setup time
                                             29.822624   data required time
---------------------------------------------------------------------------------------------
                                             29.822624   data required time
                                            -11.923746   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898878   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004335    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180215    0.000113    8.740113 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224911    9.965024 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965172 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251617 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252413 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029777    0.055590    0.296230   11.548642 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.056126    0.004701   11.553344 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.188722    0.325099   11.878443 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.205251    0.044845   11.923287 v SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                             11.923287   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.615543   29.822756   library setup time
                                             29.822756   data required time
---------------------------------------------------------------------------------------------
                                             29.822756   data required time
                                            -11.923287   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899467   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004335    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180215    0.000113    8.740113 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224911    9.965024 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965172 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251617 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252413 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029777    0.055590    0.296230   11.548642 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.056126    0.004701   11.553344 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.188722    0.325099   11.878443 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.204700    0.044103   11.922546 v SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                             11.922546   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.615334   29.822964   library setup time
                                             29.822964   data required time
---------------------------------------------------------------------------------------------
                                             29.822964   data required time
                                            -11.922546   data arrival time
---------------------------------------------------------------------------------------------
                                             17.900419   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004335    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180215    0.000113    8.740113 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224911    9.965024 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965172 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251617 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252413 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029777    0.055590    0.296230   11.548642 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.056126    0.004701   11.553344 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.188722    0.325099   11.878443 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.203896    0.043009   11.921452 v SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                             11.921452   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.615030   29.823271   library setup time
                                             29.823271   data required time
---------------------------------------------------------------------------------------------
                                             29.823271   data required time
                                            -11.921452   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901819   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004335    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180215    0.000113    8.740113 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224911    9.965024 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965172 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251617 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252413 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029777    0.055590    0.296230   11.548642 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.056126    0.004701   11.553344 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.188722    0.325099   11.878443 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.203106    0.041917   11.920360 v SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                             11.920360   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.614730   29.823568   library setup time
                                             29.823568   data required time
---------------------------------------------------------------------------------------------
                                             29.823568   data required time
                                            -11.920360   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903208   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004335    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180215    0.000113    8.740113 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224911    9.965024 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965172 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251617 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252413 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029777    0.055590    0.296230   11.548642 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.056126    0.004701   11.553344 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.188722    0.325099   11.878443 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.201967    0.040311   11.918754 v SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                             11.918754   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.614299   29.823997   library setup time
                                             29.823997   data required time
---------------------------------------------------------------------------------------------
                                             29.823997   data required time
                                            -11.918754   data arrival time
---------------------------------------------------------------------------------------------
                                             17.905245   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004335    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180215    0.000113    8.740113 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.101157    1.224911    9.965024 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.101157    0.000148    9.965172 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009707    0.172608    1.286446   11.251617 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.172608    0.000795   11.252413 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029777    0.055590    0.296230   11.548642 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.056126    0.004701   11.553344 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.188722    0.325099   11.878443 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.198369    0.034846   11.913288 v SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                             11.913288   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.612935   29.825363   library setup time
                                             29.825363   data required time
---------------------------------------------------------------------------------------------
                                             29.825363   data required time
                                            -11.913288   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912075   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003734    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140160    0.000084    9.310084 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003257    0.109961    1.222936   10.533020 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.109961    0.000207   10.533227 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019599    0.207100    0.437778   10.971004 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.207130    0.002666   10.973671 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.078348    0.244875    0.294073   11.267744 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.245272    0.008482   11.276226 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                             11.276226   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   30.161428 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   30.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   30.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.438297   clock uncertainty
                                  0.000000   30.438297   clock reconvergence pessimism
                                 -0.489511   29.948788   library setup time
                                             29.948788   data required time
---------------------------------------------------------------------------------------------
                                             29.948788   data required time
                                            -11.276226   data arrival time
---------------------------------------------------------------------------------------------
                                             18.672562   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145723    0.013765    6.146042 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014481    0.060576    0.260644    6.406686 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.060578    0.001416    6.408102 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014778    0.222906    0.798717    7.206819 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.222906    0.000737    7.207556 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003453    0.075631    0.441164    7.648719 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.075631    0.000266    7.648985 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.648985   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495104   30.158728 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145723    0.012452   30.171181 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014481    0.060576    0.235822   30.407001 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.060578    0.001279   30.408281 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.308283   clock uncertainty
                                  0.999684   31.307966   clock reconvergence pessimism
                                 -0.281424   31.026543   library setup time
                                             31.026543   data required time
---------------------------------------------------------------------------------------------
                                             31.026543   data required time
                                             -7.648985   data arrival time
---------------------------------------------------------------------------------------------
                                             23.377556   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.547220    6.132277 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.145723    0.013765    6.146042 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014481    0.060576    0.260644    6.406686 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.060578    0.001416    6.408102 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013907    0.167483    0.875527    7.283629 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.167487    0.001149    7.284778 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.175734    0.403953    7.688731 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.176255    0.008698    7.697429 v wbs_ack_o (out)
                                              7.697429   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -7.697429   data arrival time
---------------------------------------------------------------------------------------------
                                             38.442566   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003525    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170169    0.000089   10.310089 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002707    0.090579    1.133223   11.443313 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.090579    0.000195   11.443507 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.011510    0.228851    0.286194   11.729701 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.228927    0.001241   11.730942 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.104604    0.478029    0.701041   12.431983 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.478637    0.012604   12.444587 ^ SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                             12.444587   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.073255    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013621   54.663620 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.143432    0.495106   55.158726 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.143851    0.002700   55.161427 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.231743    0.356284   55.517712 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.234892    0.020584   55.538296 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   55.438297   clock uncertainty
                                  0.000000   55.438297   clock reconvergence pessimism
                                 -1.295695   54.142601   library setup time
                                             54.142601   data required time
---------------------------------------------------------------------------------------------
                                             54.142601   data required time
                                            -12.444587   data arrival time
---------------------------------------------------------------------------------------------
                                             41.698013   slack (MET)



