INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zayin/Lecture 4 flip flop task 1/Lecture 4 flip flop task 1.srcs/sim_1/new/tb_SR_flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_SR_flipflop'
