// Seed: 2540011960
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input tri id_11,
    output tri0 id_12,
    output supply1 id_13,
    output tri1 id_14,
    input wor id_15
);
  assign id_12 = id_8;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    input wor id_11
);
  assign id_3 = id_3++;
  assign id_2 = 1;
  module_0(
      id_10,
      id_10,
      id_8,
      id_5,
      id_6,
      id_11,
      id_11,
      id_7,
      id_11,
      id_0,
      id_0,
      id_1,
      id_5,
      id_3,
      id_3,
      id_0
  );
  wire id_13;
  assign id_3 = 1;
  wire id_14 = id_13;
endmodule
