###Day 1 - Introduction to Verilog RTL Design and Synthesis
