{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651899442668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651899442668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  7 10:27:22 2022 " "Processing started: Sat May  7 10:27:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651899442668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899442668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899442668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651899442759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651899442759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ForwardingUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ForwardingUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-forward " "Found design unit 1: ForwardingUnit-forward" {  } { { "ForwardingUnit.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ForwardingUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447370 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ForwardingUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IF_ID_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_reg-behaviour " "Found design unit 1: IF_ID_reg-behaviour" {  } { { "IF_ID_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/IF_ID_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447370 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "IF_ID_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/IF_ID_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OR_EX_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OR_EX_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_EX_reg-behaviour " "Found design unit 1: OR_EX_reg-behaviour" {  } { { "OR_EX_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/OR_EX_reg.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447370 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_EX_reg " "Found entity 1: OR_EX_reg" {  } { { "OR_EX_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/OR_EX_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EX_MEM_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_reg-behaviour " "Found design unit 1: EX_MEM_reg-behaviour" {  } { { "EX_MEM_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/EX_MEM_reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447371 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_reg " "Found entity 1: EX_MEM_reg" {  } { { "EX_MEM_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/EX_MEM_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_OR_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ID_OR_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_OR_reg-behaviour " "Found design unit 1: ID_OR_reg-behaviour" {  } { { "ID_OR_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ID_OR_reg.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447371 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_OR_reg " "Found entity 1: ID_OR_reg" {  } { { "ID_OR_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ID_OR_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelinedDatapath-run " "Found design unit 1: PipelinedDatapath-run" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447372 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelinedDatapath " "Found entity 1: PipelinedDatapath" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MEM_WB_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_reg-behaviour " "Found design unit 1: MEM_WB_reg-behaviour" {  } { { "MEM_WB_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/MEM_WB_reg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447373 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_reg " "Found entity 1: MEM_WB_reg" {  } { { "MEM_WB_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/MEM_WB_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer16bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer16bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16bit4to1-mux4to1_select " "Found design unit 1: Multiplexer16bit4to1-mux4to1_select" {  } { { "Multiplexer16bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer16bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447373 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16bit4to1 " "Found entity 1: Multiplexer16bit4to1" {  } { { "Multiplexer16bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer16bit4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "RAM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447373 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BitShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitShifter-shift " "Found design unit 1: BitShifter-shift" {  } { { "BitShifter.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/BitShifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447373 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitShifter " "Found entity 1: BitShifter" {  } { { "BitShifter.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/BitShifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterBank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behaviour " "Found design unit 1: RegisterBank-behaviour" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/RegisterBank.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447374 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/RegisterBank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447374 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender9Bit-extend6Bits " "Found design unit 1: SignExtender9Bit-extend6Bits" {  } { { "SignExtender9.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/SignExtender9.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447374 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender9Bit " "Found entity 1: SignExtender9Bit" {  } { { "SignExtender9.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/SignExtender9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer3bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer3bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3bit4to1-mux4to1_select " "Found design unit 1: Multiplexer3bit4to1-mux4to1_select" {  } { { "Multiplexer3bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer3bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3bit4to1 " "Found entity 1: Multiplexer3bit4to1" {  } { { "Multiplexer3bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer3bit4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender6Bit-extend9Bits " "Found design unit 1: SignExtender6Bit-extend9Bits" {  } { { "SignExtender6.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/SignExtender6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447375 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender6Bit " "Found entity 1: SignExtender6Bit" {  } { { "SignExtender6.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/SignExtender6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer3bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer3bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3bit2to1-mux2to1_select " "Found design unit 1: Multiplexer3bit2to1-mux2to1_select" {  } { { "Multiplexer3bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer3bit2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3bit2to1 " "Found entity 1: Multiplexer3bit2to1" {  } { { "Multiplexer3bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer3bit2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM128-ROM " "Found design unit 1: ROM128-ROM" {  } { { "ROM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ROM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447376 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM128 " "Found entity 1: ROM128" {  } { { "ROM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447376 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlagRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlagRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlagRegister-behaviour " "Found design unit 1: FlagRegister-behaviour" {  } { { "FlagRegister.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/FlagRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447376 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "FlagRegister.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/FlagRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZeroAppender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ZeroAppender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroAppender-append " "Found design unit 1: ZeroAppender-append" {  } { { "ZeroAppender.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ZeroAppender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447377 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroAppender " "Found entity 1: ZeroAppender" {  } { { "ZeroAppender.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ZeroAppender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer16bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer16bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16bit2to1-mux2to1_select " "Found design unit 1: Multiplexer16bit2to1-mux2to1_select" {  } { { "Multiplexer16bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer16bit2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447377 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16bit2to1 " "Found entity 1: Multiplexer16bit2to1" {  } { { "Multiplexer16bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Multiplexer16bit2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899447377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651899447407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelinedDatapath PipelinedDatapath:add_instance " "Elaborating entity \"PipelinedDatapath\" for hierarchy \"PipelinedDatapath:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_WB_in Pipeline.vhd(287) " "Verilog HDL or VHDL warning at Pipeline.vhd(287): object \"instruction_WB_in\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651899447409 "|DUT|PipelinedDatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_increment_flags Pipeline.vhd(314) " "Verilog HDL or VHDL warning at Pipeline.vhd(314): object \"pc_increment_flags\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651899447409 "|DUT|PipelinedDatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_plus_imm_flags Pipeline.vhd(318) " "Verilog HDL or VHDL warning at Pipeline.vhd(318): object \"pc_plus_imm_flags\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651899447409 "|DUT|PipelinedDatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_load_EX_in Pipeline.vhd(336) " "Verilog HDL or VHDL warning at Pipeline.vhd(336): object \"z_load_EX_in\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651899447409 "|DUT|PipelinedDatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_load_EX_in Pipeline.vhd(337) " "Verilog HDL or VHDL warning at Pipeline.vhd(337): object \"c_load_EX_in\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651899447409 "|DUT|PipelinedDatapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM128 PipelinedDatapath:add_instance\|ROM128:rom_unit " "Elaborating entity \"ROM128\" for hierarchy \"PipelinedDatapath:add_instance\|ROM128:rom_unit\"" {  } { { "Pipeline.vhd" "rom_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3bit2to1 PipelinedDatapath:add_instance\|Multiplexer3bit2to1:rf_a1_mux " "Elaborating entity \"Multiplexer3bit2to1\" for hierarchy \"PipelinedDatapath:add_instance\|Multiplexer3bit2to1:rf_a1_mux\"" {  } { { "Pipeline.vhd" "rf_a1_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3bit4to1 PipelinedDatapath:add_instance\|Multiplexer3bit4to1:rf_a3_mux " "Elaborating entity \"Multiplexer3bit4to1\" for hierarchy \"PipelinedDatapath:add_instance\|Multiplexer3bit4to1:rf_a3_mux\"" {  } { { "Pipeline.vhd" "rf_a3_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16bit4to1 PipelinedDatapath:add_instance\|Multiplexer16bit4to1:rf_d3_mux " "Elaborating entity \"Multiplexer16bit4to1\" for hierarchy \"PipelinedDatapath:add_instance\|Multiplexer16bit4to1:rf_d3_mux\"" {  } { { "Pipeline.vhd" "rf_d3_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank PipelinedDatapath:add_instance\|RegisterBank:rf " "Elaborating entity \"RegisterBank\" for hierarchy \"PipelinedDatapath:add_instance\|RegisterBank:rf\"" {  } { { "Pipeline.vhd" "rf" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit PipelinedDatapath:add_instance\|ForwardingUnit:forwarding_unit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"PipelinedDatapath:add_instance\|ForwardingUnit:forwarding_unit\"" {  } { { "Pipeline.vhd" "forwarding_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447432 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "forward_select_b ForwardingUnit.vhd(20) " "VHDL Process Statement warning at ForwardingUnit.vhd(20): inferring latch(es) for signal or variable \"forward_select_b\", which holds its previous value in one or more paths through the process" {  } { { "ForwardingUnit.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ForwardingUnit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651899447432 "|DUT|PipelinedDatapath:add_instance|ForwardingUnit:forwarding_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_select_b\[0\] ForwardingUnit.vhd(20) " "Inferred latch for \"forward_select_b\[0\]\" at ForwardingUnit.vhd(20)" {  } { { "ForwardingUnit.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ForwardingUnit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447432 "|DUT|PipelinedDatapath:add_instance|ForwardingUnit:forwarding_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_select_b\[1\] ForwardingUnit.vhd(20) " "Inferred latch for \"forward_select_b\[1\]\" at ForwardingUnit.vhd(20)" {  } { { "ForwardingUnit.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ForwardingUnit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447432 "|DUT|PipelinedDatapath:add_instance|ForwardingUnit:forwarding_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU PipelinedDatapath:add_instance\|ALU:main_alu " "Elaborating entity \"ALU\" for hierarchy \"PipelinedDatapath:add_instance\|ALU:main_alu\"" {  } { { "Pipeline.vhd" "main_alu" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_out ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): inferring latch(es) for signal or variable \"control_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[0\] ALU.vhd(71) " "Inferred latch for \"control_out\[0\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[1\] ALU.vhd(71) " "Inferred latch for \"control_out\[1\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.vhd(71) " "Inferred latch for \"C\[0\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.vhd(71) " "Inferred latch for \"C\[1\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.vhd(71) " "Inferred latch for \"C\[2\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.vhd(71) " "Inferred latch for \"C\[3\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.vhd(71) " "Inferred latch for \"C\[4\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.vhd(71) " "Inferred latch for \"C\[5\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.vhd(71) " "Inferred latch for \"C\[6\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447433 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.vhd(71) " "Inferred latch for \"C\[7\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.vhd(71) " "Inferred latch for \"C\[8\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.vhd(71) " "Inferred latch for \"C\[9\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.vhd(71) " "Inferred latch for \"C\[10\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.vhd(71) " "Inferred latch for \"C\[11\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.vhd(71) " "Inferred latch for \"C\[12\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.vhd(71) " "Inferred latch for \"C\[13\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.vhd(71) " "Inferred latch for \"C\[14\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.vhd(71) " "Inferred latch for \"C\[15\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 "|DUT|PipelinedDatapath:add_instance|ALU:main_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagRegister PipelinedDatapath:add_instance\|FlagRegister:cc " "Elaborating entity \"FlagRegister\" for hierarchy \"PipelinedDatapath:add_instance\|FlagRegister:cc\"" {  } { { "Pipeline.vhd" "cc" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM PipelinedDatapath:add_instance\|RAM:ram_unit " "Elaborating entity \"RAM\" for hierarchy \"PipelinedDatapath:add_instance\|RAM:ram_unit\"" {  } { { "Pipeline.vhd" "ram_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitShifter PipelinedDatapath:add_instance\|BitShifter:shifter " "Elaborating entity \"BitShifter\" for hierarchy \"PipelinedDatapath:add_instance\|BitShifter:shifter\"" {  } { { "Pipeline.vhd" "shifter" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroAppender PipelinedDatapath:add_instance\|ZeroAppender:za " "Elaborating entity \"ZeroAppender\" for hierarchy \"PipelinedDatapath:add_instance\|ZeroAppender:za\"" {  } { { "Pipeline.vhd" "za" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender6Bit PipelinedDatapath:add_instance\|SignExtender6Bit:se6 " "Elaborating entity \"SignExtender6Bit\" for hierarchy \"PipelinedDatapath:add_instance\|SignExtender6Bit:se6\"" {  } { { "Pipeline.vhd" "se6" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender9Bit PipelinedDatapath:add_instance\|SignExtender9Bit:se9 " "Elaborating entity \"SignExtender9Bit\" for hierarchy \"PipelinedDatapath:add_instance\|SignExtender9Bit:se9\"" {  } { { "Pipeline.vhd" "se9" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16bit2to1 PipelinedDatapath:add_instance\|Multiplexer16bit2to1:pc_plus_imm_mux " "Elaborating entity \"Multiplexer16bit2to1\" for hierarchy \"PipelinedDatapath:add_instance\|Multiplexer16bit2to1:pc_plus_imm_mux\"" {  } { { "Pipeline.vhd" "pc_plus_imm_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_reg PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register " "Elaborating entity \"IF_ID_reg\" for hierarchy \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\"" {  } { { "Pipeline.vhd" "if_id_register" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_OR_reg PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register " "Elaborating entity \"ID_OR_reg\" for hierarchy \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\"" {  } { { "Pipeline.vhd" "id_or_register" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_EX_reg PipelinedDatapath:add_instance\|OR_EX_reg:or_ex_register " "Elaborating entity \"OR_EX_reg\" for hierarchy \"PipelinedDatapath:add_instance\|OR_EX_reg:or_ex_register\"" {  } { { "Pipeline.vhd" "or_ex_register" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_reg PipelinedDatapath:add_instance\|EX_MEM_reg:ex_mem_register " "Elaborating entity \"EX_MEM_reg\" for hierarchy \"PipelinedDatapath:add_instance\|EX_MEM_reg:ex_mem_register\"" {  } { { "Pipeline.vhd" "ex_mem_register" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_reg PipelinedDatapath:add_instance\|MEM_WB_reg:mem_wb_register " "Elaborating entity \"MEM_WB_reg\" for hierarchy \"PipelinedDatapath:add_instance\|MEM_WB_reg:mem_wb_register\"" {  } { { "Pipeline.vhd" "mem_wb_register" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899447447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[12\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[11\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[10\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[9\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[8\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[7\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[6\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[5\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[4\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[3\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[2\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[14\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[13\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[15\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[12\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[11\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[10\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[9\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[8\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[7\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[6\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[5\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[4\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[3\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[2\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[14\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[13\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[15\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[12\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[11\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[10\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[9\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[8\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[7\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[6\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[5\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[4\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[3\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[2\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[14\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[13\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:adder\|C\[15\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:adder\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[12\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[11\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[10\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[9\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[8\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[7\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[6\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[5\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[4\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[3\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[2\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[14\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[13\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:incrementer\|C\[15\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:incrementer\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[12\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[11\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[10\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[9\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[8\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[7\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[6\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[5\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[4\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[3\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[2\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|control_out\[1\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|control_out\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|control_out\[0\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|control_out\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[14\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[13\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PipelinedDatapath:add_instance\|ALU:main_alu\|C\[15\] " "LATCH primitive \"PipelinedDatapath:add_instance\|ALU:main_alu\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651899447827 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PipelinedDatapath:add_instance\|ROM128:rom_unit\|rom_data " "RAM logic \"PipelinedDatapath:add_instance\|ROM128:rom_unit\|rom_data\" is uninferred due to asynchronous read logic" {  } { { "ROM.vhd" "rom_data" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/ROM.vhd" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1651899447886 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651899447886 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PipelinedDatapath:add_instance\|RAM:ram_unit\|RAM128_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PipelinedDatapath:add_instance\|RAM:ram_unit\|RAM128_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PipelinedDatapath:add_instance\|ROM128:rom_unit\|rom_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PipelinedDatapath:add_instance\|ROM128:rom_unit\|rom_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DUT.ram0_ROM128_b6a3b0fd.hdl.mif " "Parameter INIT_FILE set to db/DUT.ram0_ROM128_b6a3b0fd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|pc_plus_1_ID_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|pc_plus_1_ID_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|rf_load_OR_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|rf_load_OR_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 21 " "Parameter WIDTH set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651899448072 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448072 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651899448072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0 " "Elaborated megafunction instantiation \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899448098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0 " "Instantiated megafunction \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448098 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651899448098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9381 " "Found entity 1: altsyncram_9381" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899448120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899448120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0 " "Elaborated megafunction instantiation \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899448161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0 " "Instantiated megafunction \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448161 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651899448161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lnl " "Found entity 1: shift_taps_lnl" {  } { { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899448181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899448181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0e81 " "Found entity 1: altsyncram_0e81" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899448203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899448203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899448223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899448223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899448242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899448242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelinedDatapath:add_instance\|ROM128:rom_unit\|altsyncram:rom_data_rtl_0 " "Elaborated megafunction instantiation \"PipelinedDatapath:add_instance\|ROM128:rom_unit\|altsyncram:rom_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899448245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelinedDatapath:add_instance\|ROM128:rom_unit\|altsyncram:rom_data_rtl_0 " "Instantiated megafunction \"PipelinedDatapath:add_instance\|ROM128:rom_unit\|altsyncram:rom_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DUT.ram0_ROM128_b6a3b0fd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DUT.ram0_ROM128_b6a3b0fd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448245 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651899448245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4c61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4c61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4c61 " "Found entity 1: altsyncram_4c61" {  } { { "db/altsyncram_4c61.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_4c61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899448264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899448264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0 " "Elaborated megafunction instantiation \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899448307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0 " "Instantiated megafunction \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 21 " "Parameter \"WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651899448307 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651899448307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_86m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_86m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_86m " "Found entity 1: shift_taps_86m" {  } { { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899448327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899448327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rk31 " "Found entity 1: altsyncram_rk31" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899448349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899448349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651899448368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899448368 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a4 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a4\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 161 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a5 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a5\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 191 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a6 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a6\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 221 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a7 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a7\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 251 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a8 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a8\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 281 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a9 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a9\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 311 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a10 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a10\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 341 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a11 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a11\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 371 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a12 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a12\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 401 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a13 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a13\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 431 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a14 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a14\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 461 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a15 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a15\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 491 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a16 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a16\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 521 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a17 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a17\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 551 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a18 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a18\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 581 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a19 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a19\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 611 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a20 " "Synthesized away node \"PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a20\"" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 641 2 0 } } { "db/shift_taps_86m.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_86m.tdf" 37 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 885 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|ID_OR_reg:id_or_register|altshift_taps:rf_load_OR_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a0 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a0\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 39 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a1 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a1\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 69 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a2 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a2\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 99 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a3 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a3\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 129 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a4 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a4\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 159 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a5 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a5\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 189 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a6 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a6\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 219 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a7 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a7\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 249 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a8 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a8\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 279 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a9 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a9\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 309 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a10 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a10\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 339 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a11 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a11\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 369 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a12 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a12\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 399 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a13 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a13\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 429 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a14 " "Synthesized away node \"PipelinedDatapath:add_instance\|IF_ID_reg:if_id_register\|altshift_taps:pc_plus_1_ID_rtl_0\|shift_taps_lnl:auto_generated\|altsyncram_0e81:altsyncram2\|ram_block3a14\"" {  } { { "db/altsyncram_0e81.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_0e81.tdf" 459 2 0 } } { "db/shift_taps_lnl.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/shift_taps_lnl.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 874 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|IF_ID_reg:if_id_register|altshift_taps:pc_plus_1_ID_rtl_0|shift_taps_lnl:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a0 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a1 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a2 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a3 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a4 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a5 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a6 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a7 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 184 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a8 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a9 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a10 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a11 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a12 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a13 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a14 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a15 " "Synthesized away node \"PipelinedDatapath:add_instance\|RAM:ram_unit\|altsyncram:RAM128_rtl_0\|altsyncram_9381:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_9381.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_9381.tdf" 352 2 0 } } { "altsyncram.tdf" "" { Text "/home/aditya/tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Pipeline.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/Pipeline.vhd" 816 0 0 } } { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651899448387 "|DUT|PipelinedDatapath:add_instance|RAM:ram_unit|altsyncram:RAM128_rtl_0|altsyncram_9381:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1651899448387 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1651899448387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651899448715 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651899449088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651899449167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651899449167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "561 " "Implemented 561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651899449218 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651899449218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "531 " "Implemented 531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651899449218 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651899449218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651899449218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651899449230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  7 10:27:29 2022 " "Processing ended: Sat May  7 10:27:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651899449230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651899449230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651899449230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651899449230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651899449702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651899449702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  7 10:27:29 2022 " "Processing started: Sat May  7 10:27:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651899449702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651899449702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651899449703 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651899449722 ""}
{ "Info" "0" "" "Project  = pipeline" {  } {  } 0 0 "Project  = pipeline" 0 0 "Fitter" 0 0 1651899449722 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1651899449722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651899449758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651899449758 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651899449760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651899449796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651899449796 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651899449868 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651899449870 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651899449902 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651899449902 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651899449902 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651899449902 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651899449904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651899449904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651899449904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651899449904 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651899449904 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651899449904 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651899449905 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651899449910 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651899450066 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651899450185 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651899450185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651899450185 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651899450189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651899450189 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651899450190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_vector\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node input_vector\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651899450221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a1 " "Destination node PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a1" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 71 2 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651899450221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a2 " "Destination node PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a2" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 101 2 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651899450221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a3 " "Destination node PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a3" {  } { { "db/altsyncram_rk31.tdf" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/db/altsyncram_rk31.tdf" 131 2 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651899450221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipelinedDatapath:add_instance\|OR_EX_reg:or_ex_register\|rf_a2_EX_in\[1\] " "Destination node PipelinedDatapath:add_instance\|OR_EX_reg:or_ex_register\|rf_a2_EX_in\[1\]" {  } { { "OR_EX_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/OR_EX_reg.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651899450221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipelinedDatapath:add_instance\|OR_EX_reg:or_ex_register\|rf_a2_EX_in\[0\] " "Destination node PipelinedDatapath:add_instance\|OR_EX_reg:or_ex_register\|rf_a2_EX_in\[0\]" {  } { { "OR_EX_reg.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/OR_EX_reg.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651899450221 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651899450221 ""}  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651899450221 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_vector\[0\]~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node input_vector\[0\]~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651899450222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipelinedDatapath:add_instance\|RegisterBank:rf\|Decoder0~0 " "Destination node PipelinedDatapath:add_instance\|RegisterBank:rf\|Decoder0~0" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/RegisterBank.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651899450222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PipelinedDatapath:add_instance\|RegisterBank:rf\|Decoder0~2 " "Destination node PipelinedDatapath:add_instance\|RegisterBank:rf\|Decoder0~2" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/RegisterBank.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651899450222 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651899450222 ""}  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/DUT.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651899450222 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651899450346 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651899450347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651899450347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651899450348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651899450349 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651899450350 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651899450350 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651899450351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651899450352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651899450352 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651899450352 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651899450353 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651899450353 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651899450353 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651899450354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651899450354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651899450354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651899450354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651899450354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651899450354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651899450354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651899450354 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651899450354 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651899450354 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651899450366 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651899450369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651899450635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651899450705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651899450714 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651899451348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651899451348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651899451503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651899451936 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651899451936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651899452709 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651899452709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651899452710 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651899452783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651899452788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651899452902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651899452902 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651899453025 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651899453277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/output_files/DUT.fit.smsg " "Generated suppressed messages file /home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651899453454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651899453639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  7 10:27:33 2022 " "Processing ended: Sat May  7 10:27:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651899453639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651899453639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651899453639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651899453639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651899454590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651899454590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  7 10:27:34 2022 " "Processing started: Sat May  7 10:27:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651899454590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651899454590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651899454590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651899454693 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651899454858 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651899454865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651899454917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  7 10:27:34 2022 " "Processing ended: Sat May  7 10:27:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651899454917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651899454917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651899454917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651899454917 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651899454972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651899455345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651899455345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  7 10:27:35 2022 " "Processing started: Sat May  7 10:27:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651899455345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651899455345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c DUT " "Command: quartus_sta pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651899455345 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651899455367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651899455418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651899455418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455457 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651899455560 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651899455569 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455569 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[1\] input_vector\[1\] " "create_clock -period 1.000 -name input_vector\[1\] input_vector\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651899455571 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 " "create_clock -period 1.000 -name PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651899455571 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651899455571 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651899455572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651899455573 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651899455573 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651899455577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651899455593 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651899455593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.648 " "Worst-case setup slack is -12.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.648           -1340.627 input_vector\[1\]  " "  -12.648           -1340.627 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.825              -2.825 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0  " "   -2.825              -2.825 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.410 " "Worst-case hold slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 input_vector\[1\]  " "    0.410               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.387               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0  " "    1.387               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651899455595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651899455596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -417.497 input_vector\[1\]  " "   -3.201            -417.497 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0  " "    0.220               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455596 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651899455624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651899455637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651899455792 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651899455842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651899455846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651899455846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.042 " "Worst-case setup slack is -12.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.042           -1235.062 input_vector\[1\]  " "  -12.042           -1235.062 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.485              -2.485 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0  " "   -2.485              -2.485 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 input_vector\[1\]  " "    0.265               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0  " "    1.144               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651899455850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651899455851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -417.821 input_vector\[1\]  " "   -3.201            -417.821 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0  " "    0.042               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455851 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651899455881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651899455953 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651899455955 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651899455955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.745 " "Worst-case setup slack is -4.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.745            -420.797 input_vector\[1\]  " "   -4.745            -420.797 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.449              -1.449 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0  " "   -1.449              -1.449 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 input_vector\[1\]  " "    0.174               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0  " "    1.386               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651899455960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651899455961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -297.075 input_vector\[1\]  " "   -3.000            -297.075 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0  " "    0.396               0.000 PipelinedDatapath:add_instance\|ID_OR_reg:id_or_register\|altshift_taps:rf_load_OR_rtl_0\|shift_taps_86m:auto_generated\|altsyncram_rk31:altsyncram4\|ram_block5a0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651899455962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651899455962 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651899456199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651899456200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651899456222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  7 10:27:36 2022 " "Processing ended: Sat May  7 10:27:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651899456222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651899456222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651899456222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651899456222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651899456645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651899456645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  7 10:27:36 2022 " "Processing started: Sat May  7 10:27:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651899456645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651899456645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651899456645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651899456775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_8_1200mv_85c_slow.vho /home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/ simulation " "Generated file DUT_8_1200mv_85c_slow.vho in folder \"/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651899456874 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_8_1200mv_0c_slow.vho /home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/ simulation " "Generated file DUT_8_1200mv_0c_slow.vho in folder \"/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651899456916 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_min_1200mv_0c_fast.vho /home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/ simulation " "Generated file DUT_min_1200mv_0c_fast.vho in folder \"/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651899456956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vho /home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/ simulation " "Generated file DUT.vho in folder \"/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651899456997 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_8_1200mv_85c_vhd_slow.sdo /home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/ simulation " "Generated file DUT_8_1200mv_85c_vhd_slow.sdo in folder \"/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651899457027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_8_1200mv_0c_vhd_slow.sdo /home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/ simulation " "Generated file DUT_8_1200mv_0c_vhd_slow.sdo in folder \"/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651899457055 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_min_1200mv_0c_vhd_fast.sdo /home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/ simulation " "Generated file DUT_min_1200mv_0c_vhd_fast.sdo in folder \"/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651899457085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_vhd.sdo /home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/ simulation " "Generated file DUT_vhd.sdo in folder \"/home/aditya/Projects/iitb/ee309/project-2/pipeline/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651899457114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651899457130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  7 10:27:37 2022 " "Processing ended: Sat May  7 10:27:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651899457130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651899457130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651899457130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651899457130 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 155 s " "Quartus Prime Full Compilation was successful. 0 errors, 155 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651899457678 ""}
