// Seed: 1469283135
module module_0;
  reg id_1, id_2, id_3;
  always begin
    $display(1, (id_2 * 1));
    id_2 <= id_3;
    @(*);
  end
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output tri id_2,
    output wor id_3,
    output supply0 id_4,
    output supply1 id_5
);
  module_0();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
endmodule
module module_3;
  wire id_2, id_3;
  wire id_4, id_5;
  wire id_6;
  module_2(
      id_5
  );
endmodule
