

================================================================
== Vivado HLS Report for 'CvtColor_0_16_16_1080_1920_s'
================================================================
* Date:           Fri Oct 11 11:16:07 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        cvt_prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      4.21|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2084401|    1|  2084401|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    0|  2084400| 3 ~ 1930 |          -|          -| 0 ~ 1080 |    no    |
        | + Loop 1.1  |    0|     1927|         9|          1|          1| 0 ~ 1920 |    yes   |
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	12  / (exitcond3)
	4  / (!exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	3  / true
12 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str78, i32 0, i32 0, [8 x i8]* @str78) ; <i32> [#uses=0]

ST_1: empty_83 [1/1] 0.00ns
entry:1  %empty_83 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str75, i32 0, i32 0, [8 x i8]* @str75) ; <i32> [#uses=0]

ST_1: empty_84 [1/1] 0.00ns
entry:2  %empty_84 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str72, i32 0, i32 0, [8 x i8]* @str72) ; <i32> [#uses=0]

ST_1: empty_85 [1/1] 0.00ns
entry:3  %empty_85 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str69, i32 0, i32 0, [8 x i8]* @str69) ; <i32> [#uses=0]

ST_1: empty_86 [1/1] 0.00ns
entry:4  %empty_86 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str66, i32 0, i32 0, [8 x i8]* @str66) ; <i32> [#uses=0]

ST_1: empty_87 [1/1] 0.00ns
entry:5  %empty_87 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str63, i32 0, i32 0, [8 x i8]* @str63) ; <i32> [#uses=0]

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
entry:6  %p_src_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_cols_V_read) ; <i12> [#uses=1]

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
entry:7  %p_src_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_21 [1/1] 1.39ns
entry:8  br label %bb4.i


 <State 2>: 2.14ns
ST_2: i [1/1] 0.00ns
bb4.i:0  %i = phi i12 [ 0, %entry ], [ %i_1, %bb3.i ]    ; <i12> [#uses=2]

ST_2: exitcond4 [1/1] 2.14ns
bb4.i:1  %exitcond4 = icmp eq i12 %i, %p_src_rows_V_read_1 ; <i1> [#uses=1]

ST_2: i_1 [1/1] 1.89ns
bb4.i:2  %i_1 = add i12 %i, 1                            ; <i12> [#uses=1]

ST_2: stg_25 [1/1] 0.00ns
bb4.i:3  br i1 %exitcond4, label %"CvtColor_opr<kernel_RGB2GRAY,16,16,1080,1920>.exit", label %bb.i

ST_2: tmp [1/1] 0.00ns
bb.i:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30) ; <i32> [#uses=1]

ST_2: stg_27 [1/1] 0.00ns
bb.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1080, i32 0, [1 x i8]* @p_str20) nounwind

ST_2: stg_28 [1/1] 1.39ns
bb.i:2  br label %bb2.i

ST_2: stg_29 [1/1] 0.00ns
CvtColor_opr<kernel_RGB2GRAY,16,16,1080,1920>.exit:0  ret void


 <State 3>: 2.14ns
ST_3: j [1/1] 0.00ns
bb2.i:0  %j = phi i12 [ 0, %bb.i ], [ %j_1, %bb1.i ]     ; <i12> [#uses=2]

ST_3: exitcond3 [1/1] 2.14ns
bb2.i:1  %exitcond3 = icmp eq i12 %j, %p_src_cols_V_read_1 ; <i1> [#uses=1]

ST_3: j_1 [1/1] 1.89ns
bb2.i:2  %j_1 = add i12 %j, 1                            ; <i12> [#uses=1]

ST_3: stg_33 [1/1] 0.00ns
bb2.i:3  br i1 %exitcond3, label %bb3.i, label %bb1.i


 <State 4>: 1.70ns
ST_4: tmp_13 [1/1] 1.70ns
bb1.i:3  %tmp_13 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_0_V) ; <i8> [#uses=1]

ST_4: tmp_14 [1/1] 1.70ns
bb1.i:4  %tmp_14 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_1_V) ; <i8> [#uses=1]

ST_4: tmp_15 [1/1] 1.70ns
bb1.i:5  %tmp_15 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %p_src_data_stream_2_V) ; <i8> [#uses=1]


 <State 5>: 4.21ns
ST_5: p_cast7 [1/1] 0.00ns
bb1.i:6  %p_cast7 = zext i8 %tmp_15 to i26               ; <i26> [#uses=1]

ST_5: r_V [3/3] 4.21ns
bb1.i:7  %r_V = mul i26 %p_cast7, 239075                 ; <i26> [#uses=1]

ST_5: p_cast [1/1] 0.00ns
bb1.i:10  %p_cast = zext i8 %tmp_13 to i28                ; <i28> [#uses=1]

ST_5: g_V [3/3] 4.21ns
bb1.i:11  %g_V = mul i28 %p_cast, 627048                  ; <i28> [#uses=1]


 <State 6>: 4.21ns
ST_6: r_V [2/3] 4.21ns
bb1.i:7  %r_V = mul i26 %p_cast7, 239075                 ; <i26> [#uses=1]

ST_6: p_cast6 [1/1] 0.00ns
bb1.i:8  %p_cast6 = zext i8 %tmp_14 to i29               ; <i29> [#uses=1]

ST_6: b_V [3/3] 4.21ns
bb1.i:9  %b_V = mul i29 %p_cast6, 1231028                ; <i29> [#uses=1]

ST_6: g_V [2/3] 4.21ns
bb1.i:11  %g_V = mul i28 %p_cast, 627048                  ; <i28> [#uses=1]


 <State 7>: 4.21ns
ST_7: r_V [1/3] 4.21ns
bb1.i:7  %r_V = mul i26 %p_cast7, 239075                 ; <i26> [#uses=1]

ST_7: b_V [2/3] 4.21ns
bb1.i:9  %b_V = mul i29 %p_cast6, 1231028                ; <i29> [#uses=1]

ST_7: g_V [1/3] 4.21ns
bb1.i:11  %g_V = mul i28 %p_cast, 627048                  ; <i28> [#uses=1]


 <State 8>: 4.21ns
ST_8: b_V [1/3] 4.21ns
bb1.i:9  %b_V = mul i29 %p_cast6, 1231028                ; <i29> [#uses=1]

ST_8: lhs_V1_i_cast [1/1] 0.00ns
bb1.i:12  %lhs_V1_i_cast = zext i26 %r_V to i28           ; <i28> [#uses=1]

ST_8: r_V_1 [1/1] 3.09ns
bb1.i:13  %r_V_1 = add i28 %g_V, %lhs_V1_i_cast           ; <i28> [#uses=1]


 <State 9>: 3.09ns
ST_9: lhs_V_1_i_cast [1/1] 0.00ns
bb1.i:14  %lhs_V_1_i_cast = zext i28 %r_V_1 to i29        ; <i29> [#uses=1]

ST_9: r_V_2 [1/1] 3.09ns
bb1.i:15  %r_V_2 = add i29 %b_V, %lhs_V_1_i_cast          ; <i29> [#uses=2]

ST_9: tmp_7 [1/1] 0.00ns
bb1.i:16  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i29.i32.i32(i29 %r_V_2, i32 21, i32 28) ; <i8> [#uses=1]

ST_9: qbit [1/1] 0.00ns
bb1.i:18  %qbit = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %r_V_2, i32 20) ; <i1> [#uses=1]


 <State 10>: 3.14ns
ST_10: p_Val2_8_i_cast [1/1] 0.00ns
bb1.i:17  %p_Val2_8_i_cast = zext i8 %tmp_7 to i9         ; <i9> [#uses=1]

ST_10: tmp_7_i_cast [1/1] 0.00ns
bb1.i:19  %tmp_7_i_cast = zext i1 %qbit to i9             ; <i9> [#uses=1]

ST_10: p_Val2_s [1/1] 1.77ns
bb1.i:20  %p_Val2_s = add i9 %p_Val2_8_i_cast, %tmp_7_i_cast ; <i9> [#uses=2]

ST_10: tmp_11 [1/1] 0.00ns
bb1.i:21  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 8) ; <i1> [#uses=1]

ST_10: tmp_12 [1/1] 0.00ns
bb1.i:22  %tmp_12 = trunc i9 %p_Val2_s to i8              ; <i8> [#uses=1]

ST_10: p_d_val_0 [1/1] 1.37ns
bb1.i:23  %p_d_val_0 = select i1 %tmp_11, i8 -1, i8 %tmp_12 ; <i8> [#uses=3]


 <State 11>: 1.70ns
ST_11: tmp_8 [1/1] 0.00ns
bb1.i:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31) ; <i32> [#uses=1]

ST_11: stg_62 [1/1] 0.00ns
bb1.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1920, i32 0, [1 x i8]* @p_str20) nounwind

ST_11: stg_63 [1/1] 0.00ns
bb1.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_11: stg_64 [1/1] 1.70ns
bb1.i:24  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_d_val_0)

ST_11: stg_65 [1/1] 1.70ns
bb1.i:25  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_d_val_0)

ST_11: stg_66 [1/1] 1.70ns
bb1.i:26  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_d_val_0)

ST_11: empty_88 [1/1] 0.00ns
bb1.i:27  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_8) ; <i32> [#uses=0]

ST_11: stg_68 [1/1] 0.00ns
bb1.i:28  br label %bb2.i


 <State 12>: 0.00ns
ST_12: empty_89 [1/1] 0.00ns
bb3.i:0  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp) ; <i32> [#uses=0]

ST_12: stg_70 [1/1] 0.00ns
bb3.i:1  br label %bb4.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x44d5e80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5691730; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x5691780; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x44d57f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x44d5840; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x44d5890; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x7ac67b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x7ac6800; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specfifo         ) [ 0000000000000]
empty_83            (specfifo         ) [ 0000000000000]
empty_84            (specfifo         ) [ 0000000000000]
empty_85            (specfifo         ) [ 0000000000000]
empty_86            (specfifo         ) [ 0000000000000]
empty_87            (specfifo         ) [ 0000000000000]
p_src_cols_V_read_1 (wireread         ) [ 0011111111111]
p_src_rows_V_read_1 (wireread         ) [ 0011111111111]
stg_21              (br               ) [ 0111111111111]
i                   (phi              ) [ 0010000000000]
exitcond4           (icmp             ) [ 0011111111111]
i_1                 (add              ) [ 0111111111111]
stg_25              (br               ) [ 0000000000000]
tmp                 (specregionbegin  ) [ 0001111111111]
stg_27              (speclooptripcount) [ 0000000000000]
stg_28              (br               ) [ 0011111111111]
stg_29              (ret              ) [ 0000000000000]
j                   (phi              ) [ 0001000000000]
exitcond3           (icmp             ) [ 0011111111111]
j_1                 (add              ) [ 0011111111111]
stg_33              (br               ) [ 0000000000000]
tmp_13              (fiforead         ) [ 0001010000000]
tmp_14              (fiforead         ) [ 0001011000000]
tmp_15              (fiforead         ) [ 0001010000000]
p_cast7             (zext             ) [ 0001001100000]
p_cast              (zext             ) [ 0001001100000]
p_cast6             (zext             ) [ 0001000110000]
r_V                 (mul              ) [ 0001000010000]
g_V                 (mul              ) [ 0001000010000]
b_V                 (mul              ) [ 0001000001000]
lhs_V1_i_cast       (zext             ) [ 0000000000000]
r_V_1               (add              ) [ 0001000001000]
lhs_V_1_i_cast      (zext             ) [ 0000000000000]
r_V_2               (add              ) [ 0000000000000]
tmp_7               (partselect       ) [ 0001000000100]
qbit                (bitselect        ) [ 0001000000100]
p_Val2_8_i_cast     (zext             ) [ 0000000000000]
tmp_7_i_cast        (zext             ) [ 0000000000000]
p_Val2_s            (add              ) [ 0000000000000]
tmp_11              (bitselect        ) [ 0000000000000]
tmp_12              (trunc            ) [ 0000000000000]
p_d_val_0           (select           ) [ 0001000000010]
tmp_8               (specregionbegin  ) [ 0000000000000]
stg_62              (speclooptripcount) [ 0000000000000]
stg_63              (specpipeline     ) [ 0000000000000]
stg_64              (fifowrite        ) [ 0000000000000]
stg_65              (fifowrite        ) [ 0000000000000]
stg_66              (fifowrite        ) [ 0000000000000]
empty_88            (specregionend    ) [ 0000000000000]
stg_68              (br               ) [ 0011111111111]
empty_89            (specregionend    ) [ 0000000000000]
stg_70              (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str78"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str75"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str72"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str69"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str66"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str63"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="p_src_cols_V_read_1_wireread_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_src_rows_V_read_1_wireread_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="0" index="1" bw="12" slack="0"/>
<pin id="93" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_13_fiforead_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_14_fiforead_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_15_fiforead_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="stg_64_fifowrite_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="1"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_64/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="stg_65_fifowrite_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="1"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_65/11 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stg_66_fifowrite_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="1"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_66/11 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="1"/>
<pin id="137" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="j_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="1"/>
<pin id="148" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="exitcond4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="1"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="exitcond3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="12" slack="2"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_cast7_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="1"/>
<pin id="182" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_cast7/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="18" slack="0"/>
<pin id="186" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_cast/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="20" slack="0"/>
<pin id="195" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="g_V/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_cast6_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2"/>
<pin id="200" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_cast6/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="21" slack="0"/>
<pin id="204" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="b_V/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="lhs_V1_i_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="26" slack="1"/>
<pin id="209" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="lhs_V1_i_cast/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="r_V_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="28" slack="1"/>
<pin id="212" dir="0" index="1" bw="26" slack="0"/>
<pin id="213" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lhs_V_1_i_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="28" slack="1"/>
<pin id="217" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="lhs_V_1_i_cast/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_V_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="29" slack="1"/>
<pin id="220" dir="0" index="1" bw="28" slack="0"/>
<pin id="221" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_7_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="29" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="0" index="3" bw="5" slack="0"/>
<pin id="228" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="qbit_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="29" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Val2_8_i_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_Val2_8_i_cast/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_7_i_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_7_i_cast/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Val2_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_11_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_12_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_d_val_0_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="p_d_val_0/10 "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_src_cols_V_read_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="2"/>
<pin id="275" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="p_src_rows_V_read_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="1"/>
<pin id="280" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_1 "/>
</bind>
</comp>

<comp id="286" class="1005" name="i_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="exitcond3_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="295" class="1005" name="j_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_13_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_14_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="2"/>
<pin id="307" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_15_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="315" class="1005" name="p_cast7_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="26" slack="1"/>
<pin id="317" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_cast7 "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_cast_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="28" slack="1"/>
<pin id="322" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="325" class="1005" name="p_cast6_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="29" slack="1"/>
<pin id="327" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_cast6 "/>
</bind>
</comp>

<comp id="330" class="1005" name="r_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="26" slack="1"/>
<pin id="332" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="335" class="1005" name="g_V_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="28" slack="1"/>
<pin id="337" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="340" class="1005" name="b_V_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="29" slack="1"/>
<pin id="342" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

<comp id="345" class="1005" name="r_V_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="28" slack="1"/>
<pin id="347" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_7_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="355" class="1005" name="qbit_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qbit "/>
</bind>
</comp>

<comp id="360" class="1005" name="p_d_val_0_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_d_val_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="80" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="139" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="139" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="150" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="150" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="218" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="68" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="247" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="253" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="70" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="84" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="281"><net_src comp="90" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="289"><net_src comp="163" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="294"><net_src comp="169" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="174" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="303"><net_src comp="96" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="308"><net_src comp="102" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="313"><net_src comp="108" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="318"><net_src comp="180" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="323"><net_src comp="189" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="328"><net_src comp="198" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="333"><net_src comp="183" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="338"><net_src comp="192" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="343"><net_src comp="201" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="348"><net_src comp="210" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="353"><net_src comp="223" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="358"><net_src comp="233" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="363"><net_src comp="265" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {11 }
	Port: p_dst_data_stream_1_V | {11 }
	Port: p_dst_data_stream_2_V | {11 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_1 : 1
		stg_25 : 2
	State 3
		exitcond3 : 1
		j_1 : 1
		stg_33 : 2
	State 4
	State 5
		r_V : 1
		g_V : 1
	State 6
		b_V : 1
	State 7
	State 8
		r_V_1 : 1
	State 9
		r_V_2 : 1
		tmp_7 : 2
		qbit : 2
	State 10
		p_Val2_s : 1
		tmp_11 : 2
		tmp_12 : 2
		p_d_val_0 : 3
	State 11
		empty_88 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             i_1_fu_163             |    0    |    0    |    12   |
|          |             j_1_fu_174             |    0    |    0    |    12   |
|    add   |            r_V_1_fu_210            |    0    |    0    |    28   |
|          |            r_V_2_fu_218            |    0    |    0    |    29   |
|          |           p_Val2_s_fu_247          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_183             |    1    |    18   |    5    |
|    mul   |             grp_fu_192             |    1    |    18   |    5    |
|          |             grp_fu_201             |    1    |    18   |    5    |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          exitcond4_fu_158          |    0    |    0    |    14   |
|          |          exitcond3_fu_169          |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|  select  |          p_d_val_0_fu_265          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
| wireread | p_src_cols_V_read_1_wireread_fu_84 |    0    |    0    |    0    |
|          | p_src_rows_V_read_1_wireread_fu_90 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        tmp_13_fiforead_fu_96       |    0    |    0    |    0    |
| fiforead |       tmp_14_fiforead_fu_102       |    0    |    0    |    0    |
|          |       tmp_15_fiforead_fu_108       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       stg_64_fifowrite_fu_114      |    0    |    0    |    0    |
| fifowrite|       stg_65_fifowrite_fu_121      |    0    |    0    |    0    |
|          |       stg_66_fifowrite_fu_128      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           p_cast7_fu_180           |    0    |    0    |    0    |
|          |            p_cast_fu_189           |    0    |    0    |    0    |
|          |           p_cast6_fu_198           |    0    |    0    |    0    |
|   zext   |        lhs_V1_i_cast_fu_207        |    0    |    0    |    0    |
|          |        lhs_V_1_i_cast_fu_215       |    0    |    0    |    0    |
|          |       p_Val2_8_i_cast_fu_241       |    0    |    0    |    0    |
|          |         tmp_7_i_cast_fu_244        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_7_fu_223            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|             qbit_fu_233            |    0    |    0    |    0    |
|          |            tmp_11_fu_253           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |            tmp_12_fu_261           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    3    |    54   |   140   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        b_V_reg_340        |   29   |
|     exitcond3_reg_291     |    1   |
|        g_V_reg_335        |   28   |
|        i_1_reg_286        |   12   |
|         i_reg_135         |   12   |
|        j_1_reg_295        |   12   |
|         j_reg_146         |   12   |
|      p_cast6_reg_325      |   29   |
|      p_cast7_reg_315      |   26   |
|       p_cast_reg_320      |   28   |
|     p_d_val_0_reg_360     |    8   |
|p_src_cols_V_read_1_reg_273|   12   |
|p_src_rows_V_read_1_reg_278|   12   |
|        qbit_reg_355       |    1   |
|       r_V_1_reg_345       |   28   |
|        r_V_reg_330        |   26   |
|       tmp_13_reg_300      |    8   |
|       tmp_14_reg_305      |    8   |
|       tmp_15_reg_310      |    8   |
|       tmp_7_reg_350       |    8   |
+---------------------------+--------+
|           Total           |   308  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_183 |  p0  |   2  |   8  |   16   ||    8    |
| grp_fu_192 |  p0  |   2  |   8  |   16   ||    8    |
| grp_fu_201 |  p0  |   2  |   8  |   16   ||    8    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   48   ||  4.182  ||    24   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   54   |   140  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   24   |
|  Register |    -   |    -   |   308  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   362  |   164  |
+-----------+--------+--------+--------+--------+
