{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger_reg.v@77:87@HdlIdDef", "  output reg          up_rack);\n\n  // internal signals\n\n  wire    [ 9:0]  config_trigger;\n  wire            adc_triggered;\n\n  // internal registers\n\n  reg     [31:0]  up_version = 32'h00010000;\n  reg     [31:0]  up_scratch = 32'h0;\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger_reg.v@76:86", "  output reg  [31:0]  up_rdata,\n  output reg          up_rack);\n\n  // internal signals\n\n  wire    [ 9:0]  config_trigger;\n  wire            adc_triggered;\n\n  // internal registers\n\n  reg     [31:0]  up_version = 32'h00010000;\n"]], "Diff Content": {"Delete": [[82, "  wire            adc_triggered;\n"]], "Add": []}}