# Compile of timer.sv failed with 1 errors.
# Compile of timer_tb.sv failed with 2 errors.
# 2 compiles, 2 failed with 3 errors.
# Compile of timer.sv failed with 14 errors.
# Compile of timer_tb.sv failed with 2 errors.
# 2 compiles, 2 failed with 16 errors.
# Compile of timer.sv failed with 9 errors.
# Compile of timer_tb.sv failed with 2 errors.
# 2 compiles, 2 failed with 11 errors.
# Compile of timer.sv failed with 1 errors.
# Compile of timer_tb.sv failed with 2 errors.
# 2 compiles, 2 failed with 3 errors.
# Compile of timer.sv failed with 2 errors.
# Compile of timer_tb.sv failed with 2 errors.
# 2 compiles, 2 failed with 4 errors.
# Compile of timer.sv failed with 2 errors.
# Compile of timer_tb.sv failed with 2 errors.
# 2 compiles, 2 failed with 4 errors.
# Compile of timer.sv was successful.
# Compile of timer_tb.sv failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of timer.sv was successful.
# Compile of timer_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim work.timer_tb
# vsim work.timer_tb 
# Start time: 16:43:06 on Apr 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.timer_tb(fast)
run -all
vsim work.timer_tb -voptargs=+acc
# End time: 16:44:34 on Apr 10,2025, Elapsed time: 0:01:28
# Errors: 0, Warnings: 12
# vsim work.timer_tb -voptargs="+acc" 
# Start time: 16:44:34 on Apr 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
add wave -position insertpoint  \
sim:/timer_tb/clk \
sim:/timer_tb/rst_n \
sim:/timer_tb/start \
sim:/timer_tb/stop \
sim:/timer_tb/done
run -all
# Compile of timer.sv was successful.
# Compile of timer_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "timer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
add wave -position insertpoint  \
sim:/timer_tb/DUT/state
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
add wave -position insertpoint  \
sim:/timer_tb/DUT/counter
add wave -position insertpoint  \
sim:/timer_tb/DUT/done_count
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
add wave -position insertpoint  \
sim:/timer_tb/DUT/counter
add wave -position insertpoint  \
sim:/timer_tb/DUT/done_count
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
# Compile of timer.sv was successful.
# Compile of timer_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "timer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
# Timer Finished
# ** Note: $stop    : I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv(24)
#    Time: 2003 ns  Iteration: 2  Instance: /timer_tb
# Break in Module timer_tb at I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv line 24
# Compile of timer.sv was successful.
# Compile of timer_tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of timer.sv was successful.
# Compile of timer_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
run -all
# Load canceled
# Compile of timer.sv was successful.
# Compile of timer_tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Load canceled
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
# Test 1: Ensure time stops and done goes low one cycle after end of timer
# ** Note: $stop    : I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv(30)
#    Time: 2006 ns  Iteration: 1  Instance: /timer_tb
# Break in Module timer_tb at I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv line 30
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
# Test 1: Ensure time stops and done goes low one cycle after end of timer
# ** Note: $stop    : I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv(30)
#    Time: 2006 ns  Iteration: 1  Instance: /timer_tb
# Break in Module timer_tb at I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv line 30
# Compile of timer.sv was successful.
# Compile of timer_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
# Test 1: Ensure time stops and done goes low one cycle after end of timer
# YAHOO!!! All tests passed!
# ** Note: $stop    : I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv(32)
#    Time: 2006 ns  Iteration: 1  Instance: /timer_tb
# Break in Module timer_tb at I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv line 32
# Compile of timer.sv was successful.
# Compile of timer_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "timer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
# Test 1: Ensure time stops and done goes low one cycle after end of timer
# YAHOO!!! All tests passed!
# ** Note: $stop    : I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv(32)
#    Time: 4006 ns  Iteration: 1  Instance: /timer_tb
# Break in Module timer_tb at I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv line 32
# Compile of timer.sv was successful.
# Compile of timer_tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of timer.sv was successful.
# Compile of timer_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "timer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
# Test 1: Ensure time stops and done goes low one cycle after end of timer
# YAHOO!!! All tests passed!
# ** Note: $stop    : I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv(42)
#    Time: 4014 ns  Iteration: 1  Instance: /timer_tb
# Break in Module timer_tb at I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv line 42
# Compile of timer.sv was successful.
# Compile of timer_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
run -all
# Test 1: Ensure time stops and done goes low one cycle after end of timer
# YAHOO!!! All tests passed!
# ** Note: $stop    : I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv(44)
#    Time: 4014 ns  Iteration: 1  Instance: /timer_tb
# Break in Module timer_tb at I:/ECE554/ECE554-Capstone-Project/Verilog/timer_tb.sv line 44
# Compile of state_machine.sv failed with 1 errors.
# Compile of state_machine.sv failed with 1 errors.
# Compile of state_machine.sv failed with 3 errors.
# Compile of state_machine.sv failed with 3 errors.
# Compile of state_machine.sv failed with 6 errors.
# Compile of state_machine.sv failed with 8 errors.
# Load canceled
# Compile of state_machine.sv failed with 10 errors.
# Compile of state_machine.sv failed with 8 errors.
# Compile of state_machine.sv failed with 2 errors.
# Load canceled
# Compile of state_machine.sv was successful.
# Compile of timer.sv was successful.
# Compile of timer_tb.sv was successful.
# Compile of state_machine.sv was successful.
# 3 compiles, 0 failed with no errors.
