/*
 * Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * Redistributions of source code must retain the above copyright notice, this
 * list of conditions and the following disclaimer.
 *
 * Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * Neither the name of ARM nor the names of its contributors may be used
 * to endorse or promote products derived from this software without specific
 * prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#include <arch_helpers.h>
#include <arm_gic.h>
#include <assert.h>
#include <spinlock.h>
#include <cci.h>
#include <debug.h>
#include <string.h>
#include <errno.h>
#include <gic_v2.h>
#include <mmio.h>
#include <platform.h>
#include <platform_def.h>
#include <psci.h>
#include <s5p6818_def.h>
#include <s5p6818_private.h>
#include <s5p6818_regs_sys.h>

#include <nx_s5p6818.h>
#include <nx_clkgen.h>
#include <nx_clkpwr.h>
#include <nx_gpio.h>
#include <nx_i2c.h>
#include <nx_rstcon.h>
#include <nx_wdt.h>

unsigned int targetcpu_id_bitfield;
unsigned char cpulock[8];
spinlock_t cpusl __attribute__((__section__(".excl")));

unsigned int check_user_req_handler(void)
{
	int my_id = plat_my_core_pos();
	unsigned int id = gicd_read_spendsgir(GICD_BASE, IRQ_SEC_SGI_8);

	if (id != 0) {
		gicd_write_cpendsgir(GICD_BASE, IRQ_SEC_SGI_8, id);
		cpulock[my_id] = 1;

		if (targetcpu_id_bitfield & 1 << my_id) {
			spin_lock(&cpusl);
			spin_unlock(&cpusl);
		}
		cpulock[my_id] = 0;
		return id;
	}
	return 0;
}

unsigned int check_user_smc_handler(void)
{
	int my_id = plat_my_core_pos();

	cpulock[my_id] = 1;

	if (targetcpu_id_bitfield & 1 << my_id) {
		spin_lock(&cpusl);
		spin_unlock(&cpusl);
	}
	cpulock[my_id] = 0;

	return 0;
}

static void s5p6818_getcpuidle(unsigned int int_num, unsigned int target_cpu)
{
	gicd_write_sgir(GICD_BASE,
			0x0 << 24 | target_cpu << 16 | int_num << 0);
}

static void s5p6818_waitcpuidle(unsigned int target_id)
{
	unsigned int cluster0, cluster1;
	unsigned int status0, status1;
	int my_id = plat_my_core_pos();
	unsigned int pwrstatus = mmio_read_32(NXP_CPU_PWR_STATUS);
	int once = 0;
	unsigned int timeout = 0xffff;

	cluster0 = ~(pwrstatus >> 8) & 0xf;
	cluster1 = ~(pwrstatus >> 12) & 0xf;

	if (my_id >= 4)
		cluster1 &= ~(1 << (my_id - 4));
	else
		cluster0 &= ~(1 << my_id);

	if (target_id >= 4)
		cluster1 &= ~(1 << (target_id - 4));
	else
		cluster0 &= ~(1 << target_id);

	targetcpu_id_bitfield = cluster0 | cluster1 << 4;

	/* wait wfi state, or power down */
	do {
		status0 = mmio_read_32(NXP_CPU_PWR_STATUS_WFI(0));
		status0 |= (status0 >> 5);
		status0 &= 0xf;
		status0 &= cluster0;
		if (!once) {
		NOTICE("wait1: %d, %d, %x, %x\n", my_id, target_id,
				status0 /*| status1<<4*/, cluster0 | cluster1<<4);
		once++;
		}
	} while (status0 != cluster0);
	once = 0;
	do {
		status1 = mmio_read_32(NXP_CPU_PWR_STATUS_WFI(1));
		status1 |= (status1 >> 5);
		status1 &= 0xf;
		status1 &= cluster1;
		if (!once) {
		NOTICE("wait2: %d, %d, %x, %x\n", my_id, target_id,
				status0 | status1<<4, cluster0 | cluster1<<4);
		once++;
		}

		if (!--timeout)
			break;
	} while (status1 != cluster1);
	VERBOSE("wait: %d, %d, %x, %x\n", my_id, target_id,
			status0 | status1<<4, cluster0 | cluster1<<4);
}

void s5p6818_sendsev(unsigned int my_id)
{
	uintptr_t reg_base;
	uint32_t regvalue;

	reg_base = (uintptr_t)NXP_CPU_SEV_TO_BUDDY(my_id);

	regvalue = mmio_read_32(reg_base);
	regvalue &= ~(1 << 8);

	mmio_write_32(reg_base, regvalue | 1 << 8);
	__asm__ __volatile__ ("dmb sy");
	mmio_write_32(reg_base, regvalue);
	__asm__ __volatile__ ("dmb sy");
}

static void s5p6818_power_on_cpu(int cluster, int cpu, int target_id)
{
	unsigned int ctrl_addr;
	unsigned int data, regdata;
	int my_id = plat_my_core_pos();
	unsigned int pwrstatus = ~(mmio_read_32(NXP_CPU_PWR_STATUS) >> 8)
					& 0xff;

	/* Set arm64 mode */
	ctrl_addr = NXP_CPU_CLUSTERx_CTRL(target_id);

	data  = mmio_read_32(ctrl_addr);
	data |= (1 << NXP_CPU_CLUSTERx_AARCH64_SHIFT(target_id));
	mmio_write_32(ctrl_addr, data);

	targetcpu_id_bitfield = pwrstatus & ~(1 << my_id | 1 << target_id);
	spin_lock(&cpusl);

	s5p6818_getcpuidle(IRQ_SEC_SGI_8,
			pwrstatus & ~(1<<my_id | 1<<target_id));

	plat_reg_delay(10000);
	s5p6818_waitcpuidle(target_id);

	/* when case cpu is power up, clear power up status.
	 * and set cpu to power down state.
	 */
	regdata = mmio_read_32(NXP_CPU_PWRUP_REQ_CTRL);
	mmio_write_32(NXP_CPU_PWRUP_REQ_CTRL, regdata & ~(1 << target_id));
	mmio_write_32(NXP_CPU_PWRDOWN_REQ_CTRL, (1 << target_id));
	__asm__ __volatile__ ("dmb sy");
	__asm__ __volatile__ ("isb");

	/* wait update of NXP_CPU_PWR_STATUS register: 10000 is loop count */
	plat_reg_delay(10000);
	while (!(mmio_read_32(NXP_CPU_PWR_STATUS) &
				(1 << NXP_CPUx_PWROFF_STATUS_SHIFT(target_id))))
		;

	/* wakeup cpu power. clear power down status before power up set */
	regdata = mmio_read_32(NXP_CPU_PWRDOWN_REQ_CTRL);
	mmio_write_32(NXP_CPU_PWRDOWN_REQ_CTRL, regdata & ~(1 << target_id));
	mmio_write_32(NXP_CPU_PWRUP_REQ_CTRL, (1 << target_id));
	__asm__ __volatile__ ("dmb sy");
	__asm__ __volatile__ ("isb");
	__asm__ __volatile__ ("dsb sy");

	do {
		plat_reg_delay(20000);
	} while (mmio_read_32(NXP_CPU_PWR_STATUS) &
			(1 << NXP_CPUx_PWROFF_STATUS_SHIFT(target_id)));
	plat_reg_delay(10000);

	/* clear power up status */
	regdata = mmio_read_32(NXP_CPU_PWRUP_REQ_CTRL);
	mmio_write_32(NXP_CPU_PWRUP_REQ_CTRL, regdata & ~(1 << target_id));

	/* wait wfi state, or power down */
	plat_reg_delay(10000);
	s5p6818_waitcpuidle(target_id);

	targetcpu_id_bitfield = 0;

	s5p6818_sendsev(my_id);
	spin_unlock(&cpusl);
}

/*******************************************************************************
 * Nexell handler called when an affinity instance is about to be turned on. The
 * level and mpidr determine the affinity instance.
 ******************************************************************************/
int32_t s5p6818_affinst_on(uint64_t mpidr,
			 uint64_t sec_entrypoint,
			 uint32_t afflvl,
			 uint32_t state)
{
	int cpu, cluster;
	uint32_t linear_id;
	uint32_t temp;

	linear_id = platform_get_core_pos(mpidr);
	cluster = (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFF1_SHIFT;
	cpu = mpidr & MPIDR_CPU_MASK;

	VERBOSE("#%s, mpidr:%llx, afflvl:%x, state:%x\n",
			__func__, (unsigned long long)mpidr, afflvl, state);

	/* directly return for power on */
	if (state == PSCI_STATE_ON)
		return PSCI_E_SUCCESS;

	switch (afflvl) {
	case MPIDR_AFFLVL0:
		/* Setup cpu entrypoint when it next powers up */
		temp = (unsigned int)(sec_entrypoint >> 2);

		do {
			mmio_write_32(NXP_CPUx_RVBARADDR(linear_id), temp);
		} while (mmio_read_32(NXP_CPUx_RVBARADDR(linear_id)) != temp);

		s5p6818_power_on_cpu(cluster, cpu, linear_id);
		break;
	}

	return PSCI_E_SUCCESS;
}

/*******************************************************************************
 * Nexell handler called when an affinity instance has just been powered on after
 * being turned off earlier. The level and mpidr determine the affinity
 * instance. The 'state' arg. allows the platform to decide whether the cluster
 * was turned off prior to wakeup and do what's necessary to setup it up
 * correctly.
 ******************************************************************************/
void s5p6818_affinst_on_finish(uint32_t afflvl, uint32_t state)
{
	uint32_t linear_id;

	/* Get the mpidr for this cpu */
	linear_id = plat_my_core_pos();
	VERBOSE("cpu%d power up\n", linear_id);

	/*
	 * Perform the common cluster specific operations i.e enable coherency
	 * if this cluster was off.
	 */
	if (afflvl > MPIDR_AFFLVL0) {
		/* Enable coherency if this cluster was off */
		plat_cci_enable();
	}

	/* Cleanup cpu entry point */
	mmio_write_32(NXP_CPUx_RVBARADDR(linear_id), 0x0);

	gicd_write_cpendsgir(GICD_BASE, IRQ_SEC_SGI_8, 0xff);
	/* Enable the gic cpu interface */
	arm_gic_cpuif_setup();

	/* TODO: if GIC in AON, then just need init for cold boot */
	arm_gic_pcpu_distif_setup();
}

static int32_t s5p6818_do_plat_actions(uint32_t afflvl, uint32_t state)
{
	uint32_t max_phys_off_afflvl;

	assert(afflvl <= MPIDR_AFFLVL1);

	if (state != PSCI_STATE_OFF)
		return -EAGAIN;

	/*
	 * Find the highest affinity level which will be suspended and postpone
	 * all the platform specific actions until that level is hit.
	 */
	max_phys_off_afflvl = psci_get_max_phys_off_afflvl();
	assert(max_phys_off_afflvl != PSCI_INVALID_DATA);
	assert(psci_get_suspend_afflvl() >= max_phys_off_afflvl);
	if (afflvl != max_phys_off_afflvl)
		return -EAGAIN;

	disable_mmu_el3();

	return 0;
}

static void s5p6818_cpu_off(void)
{
	uint32_t regdata, linear_id;

	linear_id = platform_get_core_pos(plat_my_core_pos());
	VERBOSE("cpu%d power down\n", linear_id);

	regdata = mmio_read_32(NXP_CPU_PWRUP_REQ_CTRL);

	/* Check the power-up register to be cleared. */
	do {
		mmio_write_32(NXP_CPU_PWRUP_REQ_CTRL, regdata & ~(1 << linear_id));
		regdata = mmio_read_32(NXP_CPU_PWRUP_REQ_CTRL);
	} while (regdata & (1 << linear_id));

	/*
	 * TODO afflvl 1 is need more power function. but currently skiped
	 * if all cpu is off in same cluster, system will be corrupted.
	 */
	if (linear_id & 0x3)
		mmio_write_32(NXP_CPU_PWRDOWN_REQ_CTRL, (1 << linear_id));
	/* else
	 *	while (1);
	 */

	__asm__ __volatile__ ("dmb sy");
	__asm__ __volatile__ ("isb");
	__asm__ __volatile__ ("dsb sy");
	while  (1) { __asm__ __volatile__ ("wfi"); }
}

static void s5p6818_affinst_off(uint32_t afflvl, uint32_t state)
{
	if (s5p6818_do_plat_actions(afflvl, state) == -EAGAIN)
		return;

	/* Prevent interrupts from spuriously waking up this cpu */
	arm_gic_cpuif_deactivate();

	if (afflvl != MPIDR_AFFLVL0) {
		/* Disable coherency if this cluster is to be turned off */
		plat_cci_disable();
	} else
		s5p6818_cpu_off();
}

/* ALIVESCRATCHRST1 */
#define	SCR_WAKE_FN_RESET		(SCR_ALIVE_BASE + 0x0AC)
#define	SCR_WAKE_FN_SET			(SCR_ALIVE_BASE + 0x0B0)
#define	SCR_WAKE_FN_READ		(SCR_ALIVE_BASE + 0x0B4)

static void suspend_to_ram(uint64_t sec_entrypoint)
{
	/* Alive power gate open */
	mmio_write_32(SCR_ALIVE_BASE, 1);

	/* Write Signature */
	mmio_write_32(SCR_CRC_LEN_SET, SUSPEND_SIGNATURE);

	/* Write Entrypoint */
	mmio_write_32(SCR_WAKE_FN_SET, (uint32_t)(sec_entrypoint >> 2));

	/* Write Jump Address */
	mmio_write_32(SCR_NEXT_HDR_SET, (uint32_t)(FLASH_LOADER_BASE));

#ifdef BL31_ON_SRAM
	/* Save to DRAM */
	memcpy((void *)SRAM_SAVE, (void *)SRAM_BASE, SRAM_SIZE);
#endif
}

extern void enter_self_refresh(void);
extern void vdd_power_off(void);

static void s5p6818_affinst_suspend(uint64_t sec_entrypoint,
				  uint32_t afflvl,
				  uint32_t state)
{
	uint32_t linear_id;

	/* Get the mpidr for this cpu */
	linear_id = plat_my_core_pos();

	/* Determine if any platform actions need to be executed */
	if (s5p6818_do_plat_actions(afflvl, state) == -EAGAIN)
		return;

	/* Set cpu entry point */
	mmio_write_32(NXP_CPUx_RVBARADDR(linear_id),
			(unsigned int)(sec_entrypoint >> 2));

	/* Cluster is to be turned off, so disable coherency */
	if (afflvl > MPIDR_AFFLVL0)
		plat_cci_disable();

	if (afflvl > MPIDR_AFFLVL1)
		/* Prevent interrupts from spuriously waking up this cpu */
		arm_gic_cpuif_deactivate();

	/* Suspend to ram */
	suspend_to_ram(sec_entrypoint);

	/* Enter DRAM Self refresh */
	enter_self_refresh();

	/* Power Off */
	vdd_power_off();
}

static void s5p6818_affinst_suspend_finish(uint32_t afflvl,
					 uint32_t state)
{
	uint32_t linear_id;

	/* Get the mpidr for this cpu */
	linear_id = plat_my_core_pos();

	if (afflvl > MPIDR_AFFLVL1) {
		/* Enable the gic cpu interface */
		arm_gic_setup();
		arm_gic_cpuif_setup();
	}

	if (afflvl > MPIDR_AFFLVL0) {
		/* Enable coherency if this cluster was off */
		plat_cci_enable();
	}

	/* TODO: This setup is needed only after a cold boot */
	arm_gic_pcpu_distif_setup();

	/* cleanup cpu entry point */
	mmio_write_32(NXP_CPUx_RVBARADDR(linear_id), 0x0);
}

/*
 * send nxe2000 pmic power off command through i2c port 2
 * device id:0x32, register number 0xE, register value 0x1
 */
#define NUMOFI2CPORT
#define NXI2C_PORT      2
#define PMIC_ID         (0x32<<1)
#define PMIC_PWROFF     0x0E

static void __dead2 s5p6818_system_off(void)
{
	uint32_t regvalue;
	struct nx_gpio_registerset (*const pgpio)[1] =
		(struct nx_gpio_registerset (*)[])PHY_BASEADDR_GPIOA_MODULE;
	struct nx_rstcon_registerset *prstcon =
		(struct nx_rstcon_registerset *)PHY_BASEADDR_RSTCON_MODULE;
	struct nx_clkgen_registerset *pclkgen =
		(struct nx_clkgen_registerset *)PHY_BASEADDR_CLKGEN8_MODULE;
	struct nx_i2c_registerset *pi2c =
		(struct nx_i2c_registerset *)PHY_BASEADDR_I2C2_MODULE;

	regvalue = mmio_read_32((uintptr_t)&pclkgen->clkenb);
	mmio_write_32((uintptr_t)&pclkgen->clkenb,
			regvalue | 1<<3 );	/* set i2c pclk mode*/

	regvalue = mmio_read_32((uintptr_t)(&pgpio[3]->gpioxaltfn[0]));
	mmio_write_32((uintptr_t)(&pgpio[3]->gpioxaltfn[0]),
			(regvalue & ~0xF<<(6*2)) | 5<<(6*2));	/* gpio alt1 */

	regvalue = mmio_read_32(
			(uintptr_t)prstcon->regrst[
				RESETINDEX_OF_I2C2_MODULE_PRESETn >> 5]);
	mmio_write_32(
		(uintptr_t)prstcon->regrst[
			RESETINDEX_OF_I2C2_MODULE_PRESETn >> 5],
		regvalue | 1<<(RESETINDEX_OF_I2C2_MODULE_PRESETn & 0x1F));

	mmio_write_32((uintptr_t)&pi2c->iccr,
			0xF<<5 | 0xF<<0);	/* pclk/256/(15+1) */
	mmio_write_32((uintptr_t)&pi2c->iclc,
			1<<2 | 3<<0);	/* filter enable, 15 clocks delayed */

	mmio_write_32((uintptr_t)&pi2c->icsr,
			3<<6 | 1<<5 | 1<<4);	/* enable tx rx */

	mmio_write_32((uintptr_t)&pi2c->idsr, PMIC_ID & 0xFE);
	regvalue = mmio_read_32((uintptr_t)&pi2c->icsr);
	mmio_write_32((uintptr_t)&pi2c->icsr, regvalue | 1<<5); /* start */

	regvalue = mmio_read_32((uintptr_t)&pi2c->iccr);
	mmio_write_32((uintptr_t)&pi2c->iccr,
			regvalue & ~(1<<4));	/* clr int pend(nxt start)*/
	/* wait int pending */
	while (!(mmio_read_32((uintptr_t)&pi2c->iccr) & 1<<4))
		;

	if (mmio_read_32((uintptr_t)&pi2c->icsr) & 1<<0)
	{
		VERBOSE("no device ack\r\n");
		goto i2cexit;
	}

	mmio_write_32((uintptr_t)&pi2c->idsr, PMIC_PWROFF);
	regvalue = mmio_read_32((uintptr_t)&pi2c->iccr);
	mmio_write_32((uintptr_t)&pi2c->iccr,
			regvalue & ~(1<<4));	/* clr int pend(nxt start)*/
	/* wait int pending */
	while (!(mmio_read_32((uintptr_t)&pi2c->iccr) & 1<<4))
		;

	mmio_write_32((uintptr_t)&pi2c->idsr, 1);
	regvalue = mmio_read_32((uintptr_t)&pi2c->iccr);
	mmio_write_32((uintptr_t)&pi2c->iccr, regvalue & ~(1<<4));
	/* wait int pending */
	while (!(mmio_read_32((uintptr_t)&pi2c->iccr) & 1<<4))
		;

	regvalue = mmio_read_32((uintptr_t)&pi2c->iccr);
	mmio_write_32((uintptr_t)&pi2c->iccr, regvalue | (1<<4));

	if (mmio_read_32((uintptr_t)&pi2c->icsr) & 1<<0)
	{
		VERBOSE("no data ack\r\n");
		goto i2cexit;
	}

	regvalue = mmio_read_32((uintptr_t)&pi2c->iccr);
	mmio_write_32((uintptr_t)&pi2c->iccr,
			(regvalue & ~(1<<4)) | (1<<8));

	regvalue = mmio_read_32((uintptr_t)&pi2c->icsr);
	mmio_write_32((uintptr_t)&pi2c->icsr,
			regvalue & ~(1<<5)); /* stop */

	regvalue = mmio_read_32((uintptr_t)&pi2c->icsr);
	mmio_write_32((uintptr_t)&pi2c->icsr,
			regvalue & ~(1<<4));	/* enable tx rx */

i2cexit:
	regvalue = mmio_read_32((uintptr_t)&pi2c->icsr);
	mmio_write_32((uintptr_t)&pi2c->icsr,
			regvalue & ~(1<<4));	/* bus disable */
	VERBOSE("i2c stop\r\n");

	wfi();
	panic();
}

void watchdog_start(uint16_t wtcnt)
{
	uint32_t regvalue;
	struct nx_wdt_registerset *pwdt =
		(struct nx_wdt_registerset *)PHY_BASEADDR_WDT_MODULE;
	struct nx_rstcon_registerset *prstcon =
		(struct nx_rstcon_registerset *)PHY_BASEADDR_RSTCON_MODULE;
	VERBOSE("%s: reset system\n", __func__);

	regvalue = mmio_read_32(
			(uintptr_t)&prstcon->regrst
			[RESETINDEX_OF_WDT_MODULE_PRESETn>>5]);
	mmio_write_32(
		(uintptr_t)&prstcon->regrst
			[RESETINDEX_OF_WDT_MODULE_PRESETn>>5],
			regvalue |
				3<<(RESETINDEX_OF_WDT_MODULE_PRESETn & (32-1)));

	regvalue = 0xff<<8 |		/* prescaler value */
		WDT_CLOCK_DIV128<<3 |	/* division factor */
		0x1<<2;			/* reset enable */

	mmio_write_32((uintptr_t)&pwdt->wtcon, regvalue);
	mmio_write_32((uintptr_t)&pwdt->wtcnt, wtcnt & 0xffff); /* reset cnt */
	mmio_write_32((uintptr_t)&pwdt->wtcon, regvalue | 1<<5); /* now reset */
}

#ifdef SUPPORT_ANDROID
static void __dead2 s5p6818_system_reset(uint32_t reason)
#else
static void __dead2 s5p6818_system_reset(void)
#endif
{
#ifdef SUPPORT_ANDROID
	if (reason != 0) {
		mmio_write_32(SCR_ALIVE_BASE, 1);
		mmio_write_32(SCR_WAKE_FN_RESET, 0xffffffff);
		mmio_write_32(SCR_WAKE_FN_SET, reason);
	}
#endif
	watchdog_start(1);

	wfi();
	panic();
}

static unsigned int plat_get_sys_suspend_power_state(void)
{
	/* StateID: 0, StateType: 1(power down), PowerLevel: 2(system) */
	return psci_make_powerstate(0, 1, 1);
}

/*******************************************************************************
 * Export the platform handlers to enable psci to invoke them
 ******************************************************************************/
static const plat_pm_ops_t s5p6818_ops = {
	.affinst_on		= s5p6818_affinst_on,
	.affinst_on_finish	= s5p6818_affinst_on_finish,
	.affinst_off		= s5p6818_affinst_off,
	.affinst_standby	= NULL,
	.affinst_suspend	= s5p6818_affinst_suspend,
	.affinst_suspend_finish	= s5p6818_affinst_suspend_finish,
	.system_off		= s5p6818_system_off,
	.system_reset		= s5p6818_system_reset,
	.get_sys_suspend_power_state = plat_get_sys_suspend_power_state,
};

/*******************************************************************************
 * Export the platform specific power ops.
 ******************************************************************************/
int32_t platform_setup_pm(const plat_pm_ops_t **plat_ops)
{
	*plat_ops = &s5p6818_ops;
	return 0;
}
