#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May 12 16:54:34 2024
# Process ID: 2480260
# Current directory: /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3
# Command line: vivado cdd_lab_3.xpr
# Log file: /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/vivado.log
# Journal file: /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project cdd_lab_3.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_power -name {power_1}
report_utilization -name utilization_1
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference design_1_uart_top_0_0
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
update_module_reference design_1_uart_top_0_0
launch_runs synth_1 -jobs 6
wait_on_run synth_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_power -name {power_1}
report_utilization -name utilization_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
update_module_reference design_1_uart_top_0_0
launch_runs synth_1 -jobs 6
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
update_module_reference design_1_uart_top_0_0
launch_runs synth_1 -jobs 6
wait_on_run synth_1
report_power -name {power_1}
report_utilization -name utilization_1
report_utilization -name utilization_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_power -name {power_1}
report_utilization -name utilization_1
reset_run synth_1
update_module_reference design_1_uart_top_0_0
launch_runs synth_1 -jobs 6
wait_on_run synth_1
report_power -name {power_2}
report_utilization -name utilization_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_power -name {power_3}
report_utilization -name utilization_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_top [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/imports/Downloads/uart_top.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source uart_top_TB.tcl
run all
run all
run all
run all
open_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
restart
run all
run all
run all
run all
run all
open_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
run all
remove_bps -file {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sim_1/imports/Downloads/uart_top_TB.v} -line 75
add_bp {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sim_1/imports/Downloads/uart_top_TB.v} 75
relaunch_sim
relaunch_sim
run all
run all
run all
run all
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
relaunch_sim
run all
run all
run all
run all
restart
run all
run all
run all
run all
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
relaunch_sim
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
relaunch_sim
relaunch_sim
run all
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
relaunch_sim
relaunch_sim
run all
run all
run all
run all
relaunch_sim
run all
run all
run all
relaunch_sim
run all
run all
run all
relaunch_sim
relaunch_sim
run all
run all
run all
save_wave_config {/home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/uart_top_TB_behav.wcfg}
export_ip_user_files -of_objects  [get_files /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/uart_top_rh.v] -no_script -reset -force -quiet
remove_files  /home/sims0702/Documents/University/phase-3-courses/complex-digital-design/cdd_lab_3/cdd_lab_3.srcs/sources_1/new/uart_top_rh.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_module_reference design_1_uart_top_0_0
