--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

Design file:              mt9v034_top.ncd
Physical constraint file: mt9v034_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: CLK_24MHz/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout0" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1524 paths analyzed, 166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.164ns.
--------------------------------------------------------------------------------

Paths for end point vgaOut/blank (SLICE_X17Y22.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_5 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.008ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.413 - 0.443)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_5 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.BQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_5
    SLICE_X17Y22.D2      net (fanout=53)       2.841   vgaOut/vcounter<5>
    SLICE_X17Y22.DMUX    Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X17Y22.C4      net (fanout=1)        0.296   N19
    SLICE_X17Y22.C       Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X17Y22.SR      net (fanout=1)        0.469   vgaOut/video_enable
    SLICE_X17Y22.CLK     Tsrck                 0.422   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      5.008ns (1.402ns logic, 3.606ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_8 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.413 - 0.445)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_8 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.AQ      Tcko                  0.408   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    SLICE_X17Y22.D4      net (fanout=4)        2.190   vgaOut/vcounter<8>
    SLICE_X17Y22.DMUX    Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X17Y22.C4      net (fanout=1)        0.296   N19
    SLICE_X17Y22.C       Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X17Y22.SR      net (fanout=1)        0.469   vgaOut/video_enable
    SLICE_X17Y22.CLK     Tsrck                 0.422   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (1.402ns logic, 2.955ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_6 (FF)
  Destination:          vgaOut/blank (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.311ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.413 - 0.443)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_6 to vgaOut/blank
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.CQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_6
    SLICE_X17Y22.D1      net (fanout=9)        2.144   vgaOut/vcounter<6>
    SLICE_X17Y22.DMUX    Tilo                  0.313   vgaOut/blank
                                                       vgaOut/video_enable_SW0
    SLICE_X17Y22.C4      net (fanout=1)        0.296   N19
    SLICE_X17Y22.C       Tilo                  0.259   vgaOut/blank
                                                       vgaOut/video_enable
    SLICE_X17Y22.SR      net (fanout=1)        0.469   vgaOut/video_enable
    SLICE_X17Y22.CLK     Tsrck                 0.422   vgaOut/blank
                                                       vgaOut/blank
    -------------------------------------------------  ---------------------------
    Total                                      4.311ns (1.402ns logic, 2.909ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_9 (SLICE_X20Y43.CIN), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_5 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_5 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.BQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_5
    SLICE_X20Y36.C3      net (fanout=53)       1.244   vgaOut/vcounter<5>
    SLICE_X20Y36.CMUX    Tilo                  0.251   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X20Y36.A1      net (fanout=5)        0.660   N23
    SLICE_X20Y36.A       Tilo                  0.205   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X20Y42.B2      net (fanout=6)        1.126   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X20Y42.COUT    Topcyb                0.375   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_lut<5>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X20Y43.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X20Y43.CLK     Tcinck                0.329   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.568ns logic, 3.033ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_5 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_5 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.BQ      Tcko                  0.408   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_5
    SLICE_X20Y36.C3      net (fanout=53)       1.244   vgaOut/vcounter<5>
    SLICE_X20Y36.CMUX    Tilo                  0.251   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X20Y36.A1      net (fanout=5)        0.660   N23
    SLICE_X20Y36.A       Tilo                  0.205   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X20Y42.A2      net (fanout=6)        1.078   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X20Y42.COUT    Topcya                0.395   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_lut<4>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X20Y43.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X20Y43.CLK     Tcinck                0.329   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (1.588ns logic, 2.985ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/vcounter_8 (FF)
  Destination:          vgaOut/vcounter_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.494ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/vcounter_8 to vgaOut/vcounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.AQ      Tcko                  0.408   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    SLICE_X20Y36.C1      net (fanout=4)        1.137   vgaOut/vcounter<8>
    SLICE_X20Y36.CMUX    Tilo                  0.251   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>_SW0
    SLICE_X20Y36.A1      net (fanout=5)        0.660   N23
    SLICE_X20Y36.A       Tilo                  0.205   vgaOut/VS
                                                       vgaOut/vcounter[10]_GND_15_o_equal_9_o<10>
    SLICE_X20Y42.B2      net (fanout=6)        1.126   vgaOut/vcounter[10]_GND_15_o_equal_9_o
    SLICE_X20Y42.COUT    Topcyb                0.375   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_lut<5>
                                                       vgaOut/Mcount_vcounter_cy<7>
    SLICE_X20Y43.CIN     net (fanout=1)        0.003   vgaOut/Mcount_vcounter_cy<7>
    SLICE_X20Y43.CLK     Tcinck                0.329   vgaOut/vcounter<9>
                                                       vgaOut/Mcount_vcounter_xor<9>
                                                       vgaOut/vcounter_9
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.568ns logic, 2.926ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_8 (SLICE_X20Y43.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_1 (FF)
  Destination:          vgaOut/vcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.421 - 0.442)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_1 to vgaOut/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.BQ      Tcko                  0.447   vgaOut/hcounter<3>
                                                       vgaOut/hcounter_1
    SLICE_X15Y22.B4      net (fanout=10)       0.915   vgaOut/hcounter<1>
    SLICE_X15Y22.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>_SW0
    SLICE_X15Y22.A5      net (fanout=5)        0.206   N15
    SLICE_X15Y22.A       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>
    SLICE_X20Y43.CE      net (fanout=9)        2.159   vgaOut/hcounter[10]_GND_15_o_equal_3_o
    SLICE_X20Y43.CLK     Tceck                 0.335   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (1.300ns logic, 3.280ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_10 (FF)
  Destination:          vgaOut/vcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.421 - 0.440)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_10 to vgaOut/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.447   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_10
    SLICE_X15Y22.B3      net (fanout=4)        0.668   vgaOut/hcounter<10>
    SLICE_X15Y22.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>_SW0
    SLICE_X15Y22.A5      net (fanout=5)        0.206   N15
    SLICE_X15Y22.A       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>
    SLICE_X20Y43.CE      net (fanout=9)        2.159   vgaOut/hcounter[10]_GND_15_o_equal_3_o
    SLICE_X20Y43.CLK     Tceck                 0.335   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (1.300ns logic, 3.033ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgaOut/hcounter_7 (FF)
  Destination:          vgaOut/vcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.421 - 0.440)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.126ns

  Clock Uncertainty:          0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgaOut/hcounter_7 to vgaOut/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.447   vgaOut/hcounter<7>
                                                       vgaOut/hcounter_7
    SLICE_X15Y22.B1      net (fanout=4)        0.625   vgaOut/hcounter<7>
    SLICE_X15Y22.B       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>_SW0
    SLICE_X15Y22.A5      net (fanout=5)        0.206   N15
    SLICE_X15Y22.A       Tilo                  0.259   vgaOut/hcounter[10]_GND_15_o_equal_3_o_inv
                                                       vgaOut/hcounter[10]_GND_15_o_equal_3_o<10>
    SLICE_X20Y43.CE      net (fanout=9)        2.159   vgaOut/hcounter[10]_GND_15_o_equal_3_o
    SLICE_X20Y43.CLK     Tceck                 0.335   vgaOut/vcounter<9>
                                                       vgaOut/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (1.300ns logic, 2.990ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_3 (SLICE_X20Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/vcounter_3 (FF)
  Destination:          vgaOut/vcounter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/vcounter_3 to vgaOut/vcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.DQ      Tcko                  0.200   vgaOut/vcounter<3>
                                                       vgaOut/vcounter_3
    SLICE_X20Y41.D6      net (fanout=63)       0.066   vgaOut/vcounter<3>
    SLICE_X20Y41.CLK     Tah         (-Th)    -0.237   vgaOut/vcounter<3>
                                                       vgaOut/Mcount_vcounter_lut<3>
                                                       vgaOut/Mcount_vcounter_cy<3>
                                                       vgaOut/vcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.437ns logic, 0.066ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/hcounter_8 (SLICE_X14Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/hcounter_8 (FF)
  Destination:          vgaOut/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/hcounter_8 to vgaOut/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.AQ      Tcko                  0.234   vgaOut/hcounter<10>
                                                       vgaOut/hcounter_8
    SLICE_X14Y24.A6      net (fanout=7)        0.042   vgaOut/hcounter<8>
    SLICE_X14Y24.CLK     Tah         (-Th)    -0.243   vgaOut/hcounter<10>
                                                       vgaOut/Mcount_hcounter_lut<8>
                                                       vgaOut/Mcount_hcounter_xor<10>
                                                       vgaOut/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.477ns logic, 0.042ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

Paths for end point vgaOut/vcounter_5 (SLICE_X20Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaOut/vcounter_5 (FF)
  Destination:          vgaOut/vcounter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaOut/vcounter_5 to vgaOut/vcounter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.BQ      Tcko                  0.200   vgaOut/vcounter<7>
                                                       vgaOut/vcounter_5
    SLICE_X20Y42.B5      net (fanout=53)       0.102   vgaOut/vcounter<5>
    SLICE_X20Y42.CLK     Tah         (-Th)    -0.234   vgaOut/vcounter<7>
                                                       vgaOut/Mcount_vcounter_lut<5>
                                                       vgaOut/Mcount_vcounter_cy<7>
                                                       vgaOut/vcounter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.434ns logic, 0.102ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout1_buf/I0
  Logical resource: CLK_24MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLK_24MHz/clkout0
--------------------------------------------------------------------------------
Slack: 39.075ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: CLK_24MHz/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: CLK_24MHz/clkout0
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vgaOut/vcounter<3>/CLK
  Logical resource: vgaOut/vcounter_0/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout1" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 
nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1332 paths analyzed, 244 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.280ns.
--------------------------------------------------------------------------------

Paths for end point segs/currentVal_0 (SLICE_X29Y25.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_8 (FF)
  Destination:          segs/currentVal_0 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.663ns (Levels of Logic = 1)
  Clock Path Skew:      -0.104ns (1.415 - 1.519)
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_24MHz rising at 208.333ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_8 to segs/currentVal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.CMUX    Tshcko                0.461   imgbuf/num_lines<10>
                                                       imgbuf/num_lines_8
    SLICE_X29Y25.A3      net (fanout=6)        0.880   imgbuf/num_lines<8>
    SLICE_X29Y25.CLK     Tas                   0.322   segs/currentVal<3>
                                                       segs/Mmux_count[1]_values[15]_wide_mux_5_OUT11
                                                       segs/currentVal_0
    -------------------------------------------------  ---------------------------
    Total                                      1.663ns (0.783ns logic, 0.880ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point segs/currentVal_3 (SLICE_X29Y25.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_3 (FF)
  Destination:          segs/currentVal_3 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.111ns (1.415 - 1.526)
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_24MHz rising at 208.333ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_3 to segs/currentVal_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y28.DQ      Tcko                  0.447   imgbuf/num_lines<3>
                                                       imgbuf/num_lines_3
    SLICE_X29Y25.D4      net (fanout=23)       0.824   imgbuf/num_lines<3>
    SLICE_X29Y25.CLK     Tas                   0.322   segs/currentVal<3>
                                                       segs/Mmux_count[1]_values[15]_wide_mux_5_OUT41
                                                       segs/currentVal_3
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.769ns logic, 0.824ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point segs/currentVal_0 (SLICE_X29Y25.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_4 (FF)
  Destination:          segs/currentVal_0 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.529ns (Levels of Logic = 1)
  Clock Path Skew:      -0.104ns (1.415 - 1.519)
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_24MHz rising at 208.333ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_4 to segs/currentVal_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.AQ      Tcko                  0.391   imgbuf/num_lines<10>
                                                       imgbuf/num_lines_4
    SLICE_X29Y25.A1      net (fanout=15)       0.816   imgbuf/num_lines<4>
    SLICE_X29Y25.CLK     Tas                   0.322   segs/currentVal<3>
                                                       segs/Mmux_count[1]_values[15]_wide_mux_5_OUT11
                                                       segs/currentVal_0
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.713ns logic, 0.816ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout1" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

--------------------------------------------------------------------------------

Paths for end point clks/fifo_count_4 (SLICE_X36Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_4 (FF)
  Destination:          clks/fifo_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_4 to clks/fifo_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y30.DQ      Tcko                  0.200   clks/fifo_count<4>
                                                       clks/fifo_count_4
    SLICE_X36Y30.D6      net (fanout=2)        0.023   clks/fifo_count<4>
    SLICE_X36Y30.CLK     Tah         (-Th)    -0.190   clks/fifo_count<4>
                                                       clks/Result<4>21
                                                       clks/fifo_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point segs/anodes_2 (SLICE_X36Y25.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               segs/count_1 (FF)
  Destination:          segs/anodes_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: segs/count_1 to segs/anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y25.CQ      Tcko                  0.198   segs/count<1>
                                                       segs/count_1
    SLICE_X36Y25.B4      net (fanout=7)        0.136   segs/count<1>
    SLICE_X36Y25.CLK     Tah         (-Th)    -0.121   segs/anodes<3>
                                                       segs/Mram_count[1]_GND_8_o_wide_mux_4_OUT21
                                                       segs/anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.319ns logic, 0.136ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point segs/count_0 (SLICE_X37Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               segs/count_0 (FF)
  Destination:          segs/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: segs/count_0 to segs/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y25.AQ      Tcko                  0.198   segs/count<1>
                                                       segs/count_0
    SLICE_X37Y25.A6      net (fanout=8)        0.040   segs/count<0>
    SLICE_X37Y25.CLK     Tah         (-Th)    -0.215   segs/count<1>
                                                       segs/Mcount_count_xor<0>11_INV_0
                                                       segs/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.413ns logic, 0.040ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout1" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS  

--------------------------------------------------------------------------------
Slack: 39.936ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout2_buf/I0
  Logical resource: CLK_24MHz/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_24MHz/clkout1
--------------------------------------------------------------------------------
Slack: 40.027ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK0
  Logical resource: clkfwd0/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: clk_24MHz
--------------------------------------------------------------------------------
Slack: 40.263ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK1
  Logical resource: clkfwd0/CK1
  Location pin: OLOGIC_X0Y24.CLK1
  Clock network: clk_24MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkout2" derived from  
NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 20.00 to 200 nS  
 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 144703 paths analyzed, 10922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.423ns.
--------------------------------------------------------------------------------

Paths for end point imgbuf/Mram_pixel_array_102_RAMA (SLICE_X26Y61.CE), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     190.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_4 (FF)
  Destination:          imgbuf/Mram_pixel_array_102_RAMA (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.442 - 0.457)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_4 to imgbuf/Mram_pixel_array_102_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.AQ      Tcko                  0.391   imgbuf/num_lines<10>
                                                       imgbuf/num_lines_4
    SLICE_X23Y29.A6      net (fanout=15)       1.009   imgbuf/num_lines<4>
    SLICE_X23Y29.A       Tilo                  0.259   N25
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X20Y28.A3      net (fanout=1)        0.644   N25
    SLICE_X20Y28.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X21Y37.A5      net (fanout=8)        1.782   imgbuf/Mmux_BUS_000117
    SLICE_X21Y37.A       Tilo                  0.259   imgbuf/write_ctrl110
                                                       imgbuf/GND_27_o_BUS_0001_AND_32_o11
    SLICE_X19Y58.C3      net (fanout=17)       3.382   imgbuf/GND_27_o_BUS_0001_AND_32_o1
    SLICE_X19Y58.C       Tilo                  0.259   imgbuf/write_ctrl24
                                                       imgbuf/write_ctrl24
    SLICE_X26Y61.CE      net (fanout=3)        0.745   imgbuf/write_ctrl24
    SLICE_X26Y61.CLK     Tceck                 0.304   imgbuf/Mram_pixel_array_102_RAMD_O
                                                       imgbuf/Mram_pixel_array_102_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.239ns (1.677ns logic, 7.562ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_6 (FF)
  Destination:          imgbuf/Mram_pixel_array_102_RAMA (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.442 - 0.457)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_6 to imgbuf/Mram_pixel_array_102_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.BMUX    Tshcko                0.461   imgbuf/num_lines<10>
                                                       imgbuf/num_lines_6
    SLICE_X23Y29.A3      net (fanout=6)        0.754   imgbuf/num_lines<6>
    SLICE_X23Y29.A       Tilo                  0.259   N25
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X20Y28.A3      net (fanout=1)        0.644   N25
    SLICE_X20Y28.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X21Y37.A5      net (fanout=8)        1.782   imgbuf/Mmux_BUS_000117
    SLICE_X21Y37.A       Tilo                  0.259   imgbuf/write_ctrl110
                                                       imgbuf/GND_27_o_BUS_0001_AND_32_o11
    SLICE_X19Y58.C3      net (fanout=17)       3.382   imgbuf/GND_27_o_BUS_0001_AND_32_o1
    SLICE_X19Y58.C       Tilo                  0.259   imgbuf/write_ctrl24
                                                       imgbuf/write_ctrl24
    SLICE_X26Y61.CE      net (fanout=3)        0.745   imgbuf/write_ctrl24
    SLICE_X26Y61.CLK     Tceck                 0.304   imgbuf/Mram_pixel_array_102_RAMD_O
                                                       imgbuf/Mram_pixel_array_102_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.054ns (1.747ns logic, 7.307ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_2_1 (FF)
  Destination:          imgbuf/Mram_pixel_array_102_RAMA (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.043ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.442 - 0.466)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_2_1 to imgbuf/Mram_pixel_array_102_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.AQ      Tcko                  0.391   imgbuf/num_lines_2_1
                                                       imgbuf/num_lines_2_1
    SLICE_X23Y29.A2      net (fanout=2)        0.813   imgbuf/num_lines_2_1
    SLICE_X23Y29.A       Tilo                  0.259   N25
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X20Y28.A3      net (fanout=1)        0.644   N25
    SLICE_X20Y28.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X21Y37.A5      net (fanout=8)        1.782   imgbuf/Mmux_BUS_000117
    SLICE_X21Y37.A       Tilo                  0.259   imgbuf/write_ctrl110
                                                       imgbuf/GND_27_o_BUS_0001_AND_32_o11
    SLICE_X19Y58.C3      net (fanout=17)       3.382   imgbuf/GND_27_o_BUS_0001_AND_32_o1
    SLICE_X19Y58.C       Tilo                  0.259   imgbuf/write_ctrl24
                                                       imgbuf/write_ctrl24
    SLICE_X26Y61.CE      net (fanout=3)        0.745   imgbuf/write_ctrl24
    SLICE_X26Y61.CLK     Tceck                 0.304   imgbuf/Mram_pixel_array_102_RAMD_O
                                                       imgbuf/Mram_pixel_array_102_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.043ns (1.677ns logic, 7.366ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/Mram_pixel_array_102_RAMB (SLICE_X26Y61.CE), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     190.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_4 (FF)
  Destination:          imgbuf/Mram_pixel_array_102_RAMB (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.442 - 0.457)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_4 to imgbuf/Mram_pixel_array_102_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.AQ      Tcko                  0.391   imgbuf/num_lines<10>
                                                       imgbuf/num_lines_4
    SLICE_X23Y29.A6      net (fanout=15)       1.009   imgbuf/num_lines<4>
    SLICE_X23Y29.A       Tilo                  0.259   N25
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X20Y28.A3      net (fanout=1)        0.644   N25
    SLICE_X20Y28.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X21Y37.A5      net (fanout=8)        1.782   imgbuf/Mmux_BUS_000117
    SLICE_X21Y37.A       Tilo                  0.259   imgbuf/write_ctrl110
                                                       imgbuf/GND_27_o_BUS_0001_AND_32_o11
    SLICE_X19Y58.C3      net (fanout=17)       3.382   imgbuf/GND_27_o_BUS_0001_AND_32_o1
    SLICE_X19Y58.C       Tilo                  0.259   imgbuf/write_ctrl24
                                                       imgbuf/write_ctrl24
    SLICE_X26Y61.CE      net (fanout=3)        0.745   imgbuf/write_ctrl24
    SLICE_X26Y61.CLK     Tceck                 0.304   imgbuf/Mram_pixel_array_102_RAMD_O
                                                       imgbuf/Mram_pixel_array_102_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.239ns (1.677ns logic, 7.562ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_6 (FF)
  Destination:          imgbuf/Mram_pixel_array_102_RAMB (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.442 - 0.457)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_6 to imgbuf/Mram_pixel_array_102_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.BMUX    Tshcko                0.461   imgbuf/num_lines<10>
                                                       imgbuf/num_lines_6
    SLICE_X23Y29.A3      net (fanout=6)        0.754   imgbuf/num_lines<6>
    SLICE_X23Y29.A       Tilo                  0.259   N25
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X20Y28.A3      net (fanout=1)        0.644   N25
    SLICE_X20Y28.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X21Y37.A5      net (fanout=8)        1.782   imgbuf/Mmux_BUS_000117
    SLICE_X21Y37.A       Tilo                  0.259   imgbuf/write_ctrl110
                                                       imgbuf/GND_27_o_BUS_0001_AND_32_o11
    SLICE_X19Y58.C3      net (fanout=17)       3.382   imgbuf/GND_27_o_BUS_0001_AND_32_o1
    SLICE_X19Y58.C       Tilo                  0.259   imgbuf/write_ctrl24
                                                       imgbuf/write_ctrl24
    SLICE_X26Y61.CE      net (fanout=3)        0.745   imgbuf/write_ctrl24
    SLICE_X26Y61.CLK     Tceck                 0.304   imgbuf/Mram_pixel_array_102_RAMD_O
                                                       imgbuf/Mram_pixel_array_102_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.054ns (1.747ns logic, 7.307ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_2_1 (FF)
  Destination:          imgbuf/Mram_pixel_array_102_RAMB (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.043ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.442 - 0.466)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_2_1 to imgbuf/Mram_pixel_array_102_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.AQ      Tcko                  0.391   imgbuf/num_lines_2_1
                                                       imgbuf/num_lines_2_1
    SLICE_X23Y29.A2      net (fanout=2)        0.813   imgbuf/num_lines_2_1
    SLICE_X23Y29.A       Tilo                  0.259   N25
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X20Y28.A3      net (fanout=1)        0.644   N25
    SLICE_X20Y28.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X21Y37.A5      net (fanout=8)        1.782   imgbuf/Mmux_BUS_000117
    SLICE_X21Y37.A       Tilo                  0.259   imgbuf/write_ctrl110
                                                       imgbuf/GND_27_o_BUS_0001_AND_32_o11
    SLICE_X19Y58.C3      net (fanout=17)       3.382   imgbuf/GND_27_o_BUS_0001_AND_32_o1
    SLICE_X19Y58.C       Tilo                  0.259   imgbuf/write_ctrl24
                                                       imgbuf/write_ctrl24
    SLICE_X26Y61.CE      net (fanout=3)        0.745   imgbuf/write_ctrl24
    SLICE_X26Y61.CLK     Tceck                 0.304   imgbuf/Mram_pixel_array_102_RAMD_O
                                                       imgbuf/Mram_pixel_array_102_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.043ns (1.677ns logic, 7.366ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/Mram_pixel_array_102_RAMC (SLICE_X26Y61.CE), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     190.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_4 (FF)
  Destination:          imgbuf/Mram_pixel_array_102_RAMC (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.442 - 0.457)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_4 to imgbuf/Mram_pixel_array_102_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.AQ      Tcko                  0.391   imgbuf/num_lines<10>
                                                       imgbuf/num_lines_4
    SLICE_X23Y29.A6      net (fanout=15)       1.009   imgbuf/num_lines<4>
    SLICE_X23Y29.A       Tilo                  0.259   N25
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X20Y28.A3      net (fanout=1)        0.644   N25
    SLICE_X20Y28.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X21Y37.A5      net (fanout=8)        1.782   imgbuf/Mmux_BUS_000117
    SLICE_X21Y37.A       Tilo                  0.259   imgbuf/write_ctrl110
                                                       imgbuf/GND_27_o_BUS_0001_AND_32_o11
    SLICE_X19Y58.C3      net (fanout=17)       3.382   imgbuf/GND_27_o_BUS_0001_AND_32_o1
    SLICE_X19Y58.C       Tilo                  0.259   imgbuf/write_ctrl24
                                                       imgbuf/write_ctrl24
    SLICE_X26Y61.CE      net (fanout=3)        0.745   imgbuf/write_ctrl24
    SLICE_X26Y61.CLK     Tceck                 0.304   imgbuf/Mram_pixel_array_102_RAMD_O
                                                       imgbuf/Mram_pixel_array_102_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.239ns (1.677ns logic, 7.562ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_6 (FF)
  Destination:          imgbuf/Mram_pixel_array_102_RAMC (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.442 - 0.457)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_6 to imgbuf/Mram_pixel_array_102_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.BMUX    Tshcko                0.461   imgbuf/num_lines<10>
                                                       imgbuf/num_lines_6
    SLICE_X23Y29.A3      net (fanout=6)        0.754   imgbuf/num_lines<6>
    SLICE_X23Y29.A       Tilo                  0.259   N25
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X20Y28.A3      net (fanout=1)        0.644   N25
    SLICE_X20Y28.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X21Y37.A5      net (fanout=8)        1.782   imgbuf/Mmux_BUS_000117
    SLICE_X21Y37.A       Tilo                  0.259   imgbuf/write_ctrl110
                                                       imgbuf/GND_27_o_BUS_0001_AND_32_o11
    SLICE_X19Y58.C3      net (fanout=17)       3.382   imgbuf/GND_27_o_BUS_0001_AND_32_o1
    SLICE_X19Y58.C       Tilo                  0.259   imgbuf/write_ctrl24
                                                       imgbuf/write_ctrl24
    SLICE_X26Y61.CE      net (fanout=3)        0.745   imgbuf/write_ctrl24
    SLICE_X26Y61.CLK     Tceck                 0.304   imgbuf/Mram_pixel_array_102_RAMD_O
                                                       imgbuf/Mram_pixel_array_102_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.054ns (1.747ns logic, 7.307ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     190.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               imgbuf/num_lines_2_1 (FF)
  Destination:          imgbuf/Mram_pixel_array_102_RAMC (RAM)
  Requirement:          200.000ns
  Data Path Delay:      9.043ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.442 - 0.466)
  Source Clock:         clk_5MHz rising at 0.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: imgbuf/num_lines_2_1 to imgbuf/Mram_pixel_array_102_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.AQ      Tcko                  0.391   imgbuf/num_lines_2_1
                                                       imgbuf/num_lines_2_1
    SLICE_X23Y29.A2      net (fanout=2)        0.813   imgbuf/num_lines_2_1
    SLICE_X23Y29.A       Tilo                  0.259   N25
                                                       imgbuf/Mmux_BUS_000118_SW0
    SLICE_X20Y28.A3      net (fanout=1)        0.644   N25
    SLICE_X20Y28.A       Tilo                  0.205   imgbuf/write_ctrl101
                                                       imgbuf/Mmux_BUS_000118
    SLICE_X21Y37.A5      net (fanout=8)        1.782   imgbuf/Mmux_BUS_000117
    SLICE_X21Y37.A       Tilo                  0.259   imgbuf/write_ctrl110
                                                       imgbuf/GND_27_o_BUS_0001_AND_32_o11
    SLICE_X19Y58.C3      net (fanout=17)       3.382   imgbuf/GND_27_o_BUS_0001_AND_32_o1
    SLICE_X19Y58.C       Tilo                  0.259   imgbuf/write_ctrl24
                                                       imgbuf/write_ctrl24
    SLICE_X26Y61.CE      net (fanout=3)        0.745   imgbuf/write_ctrl24
    SLICE_X26Y61.CLK     Tceck                 0.304   imgbuf/Mram_pixel_array_102_RAMD_O
                                                       imgbuf/Mram_pixel_array_102_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.043ns (1.677ns logic, 7.366ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkout2" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 20.00 to 200 nS  

--------------------------------------------------------------------------------

Paths for end point imgbuf/pixel_8 (SLICE_X20Y26.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imgbuf/pixel_9 (FF)
  Destination:          imgbuf/pixel_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imgbuf/pixel_9 to imgbuf/pixel_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.CQ      Tcko                  0.200   imgbuf/pixel<9>
                                                       imgbuf/pixel_9
    SLICE_X20Y26.C5      net (fanout=6)        0.076   imgbuf/pixel<9>
    SLICE_X20Y26.CLK     Tah         (-Th)    -0.121   imgbuf/pixel<9>
                                                       imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT91
                                                       imgbuf/pixel_8
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/pixel_7 (SLICE_X16Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imgbuf/pixel_7 (FF)
  Destination:          imgbuf/pixel_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imgbuf/pixel_7 to imgbuf/pixel_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.200   imgbuf/pixel<7>
                                                       imgbuf/pixel_7
    SLICE_X16Y27.D6      net (fanout=8)        0.043   imgbuf/pixel<7>
    SLICE_X16Y27.CLK     Tah         (-Th)    -0.190   imgbuf/pixel<7>
                                                       imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT8
                                                       imgbuf/pixel_7
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.390ns logic, 0.043ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point imgbuf/pixel_4 (SLICE_X15Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               imgbuf/pixel_4 (FF)
  Destination:          imgbuf/pixel_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_5MHz rising at 200.000ns
  Destination Clock:    clk_5MHz rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: imgbuf/pixel_4 to imgbuf/pixel_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.198   imgbuf/pixel<4>
                                                       imgbuf/pixel_4
    SLICE_X15Y27.D6      net (fanout=11)       0.035   imgbuf/pixel<4>
    SLICE_X15Y27.CLK     Tah         (-Th)    -0.215   imgbuf/pixel<4>
                                                       imgbuf/Mmux_pixel[9]_pixel[9]_mux_39_OUT51
                                                       imgbuf/pixel_4
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.413ns logic, 0.035ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkout2" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 20.00 to 200 nS  

--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout3_buf/I0
  Logical resource: CLK_24MHz/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_24MHz/clkout2
--------------------------------------------------------------------------------
Slack: 198.361ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: FIFO_RCK_OBUF/CLK0
  Logical resource: clkfwd1/CK0
  Location pin: OLOGIC_X0Y32.CLK0
  Clock network: clk_5MHz
--------------------------------------------------------------------------------
Slack: 198.597ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: FIFO_RCK_OBUF/CLK1
  Logical resource: clkfwd1/CK1
  Location pin: OLOGIC_X0Y32.CLK1
  Clock network: clk_5MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_24MHz/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_24MHz/clkin1               |     10.000ns|      3.334ns|      2.467ns|            0|            0|            0|       147559|
| CLK_24MHz/clkout0             |     40.000ns|      5.164ns|          N/A|            0|            0|         1524|            0|
| CLK_24MHz/clkout1             |     41.667ns|     10.280ns|          N/A|            0|            0|         1332|            0|
| CLK_24MHz/clkout2             |    200.000ns|      9.423ns|          N/A|            0|            0|       144703|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    9.423|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 147559 paths, 0 nets, and 3729 connections

Design statistics:
   Minimum period:  10.280ns{1}   (Maximum frequency:  97.276MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 13 19:02:30 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 284 MB



