# Async_fifo
Verilog implementation of Asynchronous FIFO using gray coding and two flop synchronizer
