WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1250084 cumulative IPC: 4 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1250084 cumulative IPC: 4 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 4043985 heartbeat IPC: 2.473 cumulative IPC: 1.79 (Simulation time: 00 hr 01 min 32 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 2793903 cumulative IPC: 1.79 (Simulation time: 00 hr 01 min 32 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 2793903 cumulative IPC: 1.79 (Simulation time: 00 hr 01 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_163B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.79 instructions: 5000003 cycles: 2793903
CPU 0 Branch Prediction Accuracy: 98.45% MPKI: 2.259 Average ROB Occupancy at Mispredict: 157.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.26
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      26093 HIT:      14409 MISS:      11684
LLC LOAD         ACCESS:      13554 HIT:       4067 MISS:       9487
LLC RFO          ACCESS:       2273 HIT:        193 MISS:       2080
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       9696 HIT:       9695 MISS:          1
LLC TRANSLATION  ACCESS:        570 HIT:        454 MISS:        116
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 196.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1073042 HIT:    1042869 MISS:      30173
cpu0_DTLB LOAD         ACCESS:    1073042 HIT:    1042869 MISS:      30173
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.99 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1340434 HIT:    1237077 MISS:     103357
cpu0_L1D LOAD         ACCESS:     813345 HIT:     740197 MISS:      73148
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     524204 HIT:     495994 MISS:      28210
cpu0_L1D TRANSLATION  ACCESS:       2885 HIT:        886 MISS:       1999
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 24.35 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      53196 HIT:      36791 MISS:      16405
cpu0_L2C LOAD         ACCESS:      33427 HIT:      19873 MISS:      13554
cpu0_L2C RFO          ACCESS:       4595 HIT:       2322 MISS:       2273
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      13214 HIT:      13206 MISS:          8
cpu0_L2C TRANSLATION  ACCESS:       1960 HIT:       1390 MISS:        570
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 160.9 cycles
cpu0_STLB TOTAL        ACCESS:      21088 HIT:      18203 MISS:       2885
cpu0_STLB LOAD         ACCESS:      21088 HIT:      18203 MISS:       2885
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 82.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3938
  ROW_BUFFER_MISS:       7745
 AVG DBUS CONGESTED CYCLE: 3.608
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        261
  FULL:        551
