# Ignore all Icarus Verilog Simulation Output files
*.out

# Ignore all Verilog Dump Files 
*.vcd

# Ignore Github DS Store Files created on Mac
*.DS_Store