<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SR_FF_C.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SR_FF_C.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SR_FF_C.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="SR_FF_C.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SR_FF_C.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SR_FF_C.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SR_FF_C.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SR_FF_C.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SR_FF_C.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SR_FF_C.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SR_FF_C.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SR_FF_C.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SR_FF_C.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SR_FF_C.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SR_FF_C.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SR_FF_C.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SR_FF_C.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SR_FF_C.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SR_FF_C.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SR_FF_C.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SR_FF_C.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SR_FF_C.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SR_FF_C.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SR_FF_C_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SR_FF_C_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SR_FF_C_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SR_FF_C_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SR_FF_C_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SR_FF_C_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SR_FF_C_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SR_FF_C_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SR_FF_C_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SR_FF_C_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SR_FF_C_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SR_FF_C_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SR_FF_C_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SR_FF_C_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SR_FF_C_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sr_ff_c.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sr_ff_c.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sr_ff_c.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1635904257" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1635904257">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1635904259" xil_pn:in_ck="131063483809509278" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2613431878858740800" xil_pn:start_ts="1635904257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SR_FF_C.vf"/>
    </transform>
    <transform xil_pn:end_ts="1635904259" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6542263801668630519" xil_pn:start_ts="1635904259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635904259" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1635904259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635904259" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3117678990509275262" xil_pn:start_ts="1635904259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635904259" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1635904259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635904260" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6600739121273091455" xil_pn:start_ts="1635904259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635904422" xil_pn:in_ck="3971620721500380" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3123646842753297983" xil_pn:start_ts="1635904414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SR_FF_C.jhd"/>
      <outfile xil_pn:name="SR_FF_C.lso"/>
      <outfile xil_pn:name="SR_FF_C.ngc"/>
      <outfile xil_pn:name="SR_FF_C.ngr"/>
      <outfile xil_pn:name="SR_FF_C.prj"/>
      <outfile xil_pn:name="SR_FF_C.stx"/>
      <outfile xil_pn:name="SR_FF_C.syr"/>
      <outfile xil_pn:name="SR_FF_C.xst"/>
      <outfile xil_pn:name="SR_FF_C_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1635904936" xil_pn:in_ck="131063483809511454" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981240461334548" xil_pn:start_ts="1635904936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635904943" xil_pn:in_ck="7816468749340236790" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5522860283650177032" xil_pn:start_ts="1635904936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SR_FF_C.bld"/>
      <outfile xil_pn:name="SR_FF_C.ngd"/>
      <outfile xil_pn:name="SR_FF_C_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1635904950" xil_pn:in_ck="7867010855853963607" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1635904943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SR_FF_C.pcf"/>
      <outfile xil_pn:name="SR_FF_C_map.map"/>
      <outfile xil_pn:name="SR_FF_C_map.mrp"/>
      <outfile xil_pn:name="SR_FF_C_map.ncd"/>
      <outfile xil_pn:name="SR_FF_C_map.ngm"/>
      <outfile xil_pn:name="SR_FF_C_map.xrpt"/>
      <outfile xil_pn:name="SR_FF_C_summary.xml"/>
      <outfile xil_pn:name="SR_FF_C_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1635904962" xil_pn:in_ck="800253393166096080" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1635904950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SR_FF_C.ncd"/>
      <outfile xil_pn:name="SR_FF_C.pad"/>
      <outfile xil_pn:name="SR_FF_C.par"/>
      <outfile xil_pn:name="SR_FF_C.ptwx"/>
      <outfile xil_pn:name="SR_FF_C.unroutes"/>
      <outfile xil_pn:name="SR_FF_C.xpi"/>
      <outfile xil_pn:name="SR_FF_C_pad.csv"/>
      <outfile xil_pn:name="SR_FF_C_pad.txt"/>
      <outfile xil_pn:name="SR_FF_C_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1635904972" xil_pn:in_ck="131063483809503829" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1635904963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SR_FF_C.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sr_ff_c.bgn"/>
      <outfile xil_pn:name="sr_ff_c.bit"/>
      <outfile xil_pn:name="sr_ff_c.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1635904472" xil_pn:in_ck="181560583993915583" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4500415081596399796" xil_pn:start_ts="1635904472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1635904962" xil_pn:in_ck="1195452796042023763" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1635904957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SR_FF_C.twr"/>
      <outfile xil_pn:name="SR_FF_C.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
