
module top();
   logic [7:0] data;
   logic [15:0] addr;
   logic 	rst_l; 
   logic 	clock_15;
   logic 	sndirq, sndnmi;

   
   
endmodule: top
