begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (C) 2015 Renesas Electronics Corp.  *  * This program is free software; you can redistribute it and/or modify  * it under the terms of the GNU General Public License as published by  * the Free Software Foundation; either version 2 of the License, or  * (at your option) any later version.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__DT_BINDINGS_CLOCK_R8A7790_CPG_MSSR_H__
end_ifndef

begin_define
define|#
directive|define
name|__DT_BINDINGS_CLOCK_R8A7790_CPG_MSSR_H__
end_define

begin_include
include|#
directive|include
file|<dt-bindings/clock/renesas-cpg-mssr.h>
end_include

begin_comment
comment|/* r8a7790 CPG Core Clocks */
end_comment

begin_define
define|#
directive|define
name|R8A7790_CLK_Z
value|0
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_Z2
value|1
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_ZG
value|2
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_ZTR
value|3
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_ZTRD2
value|4
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_ZT
value|5
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_ZX
value|6
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_ZS
value|7
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_HP
value|8
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_I
value|9
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_B
value|10
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_LB
value|11
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_P
value|12
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_CL
value|13
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_M2
value|14
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_ADSP
value|15
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_IMP
value|16
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_ZB3
value|17
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_ZB3D2
value|18
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_DDR
value|19
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_SDH
value|20
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_SD0
value|21
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_SD1
value|22
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_SD2
value|23
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_SD3
value|24
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_MMC0
value|25
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_MMC1
value|26
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_MP
value|27
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_SSP
value|28
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_SSPRS
value|29
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_QSPI
value|30
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_CP
value|31
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_RCAN
value|32
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_R
value|33
end_define

begin_define
define|#
directive|define
name|R8A7790_CLK_OSC
value|34
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* __DT_BINDINGS_CLOCK_R8A7790_CPG_MSSR_H__ */
end_comment

end_unit

