<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: PWR PVD detection level</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">PWR PVD detection level <div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___h_a_l___driver.html">STM32F4xx_HAL_Driver</a> &raquo; <a class="el" href="group___p_w_r.html">PWR</a> &raquo; <a class="el" href="group___p_w_r___exported___constants.html">PWR Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for PWR PVD detection level:</div>
<div class="dyncontent">
<div class="center"><img src="group___p_w_r___p_v_d__detection__level.png" border="0" usemap="#agroup______p__w__r______p__v__d____detection____level" loading="lazy" alt=""/></div>
<map name="agroup______p__w__r______p__v__d____detection____level" id="agroup______p__w__r______p__v__d____detection____level">
<area shape="rect" href="group___p_w_r___exported___constants.html" title=" " alt="" coords="5,5,179,32"/>
<area shape="rect" title=" " alt="" coords="227,5,400,32"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaddf4616a143ac3481f3043f2a4c21c18" id="r_gaddf4616a143ac3481f3043f2a4c21c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaddf4616a143ac3481f3043f2a4c21c18">PWR_PVDLEVEL_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a></td></tr>
<tr class="memitem:ga06e55b20a8777594f1a91ee71fac1f79" id="r_ga06e55b20a8777594f1a91ee71fac1f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga06e55b20a8777594f1a91ee71fac1f79">PWR_PVDLEVEL_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a></td></tr>
<tr class="memitem:gab26bb78650bbaef26ac9f9123c791cc7" id="r_gab26bb78650bbaef26ac9f9123c791cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab26bb78650bbaef26ac9f9123c791cc7">PWR_PVDLEVEL_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a></td></tr>
<tr class="memitem:ga7b751743b3e29c237e6a0e1d7bdd0503" id="r_ga7b751743b3e29c237e6a0e1d7bdd0503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7b751743b3e29c237e6a0e1d7bdd0503">PWR_PVDLEVEL_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a></td></tr>
<tr class="memitem:ga03c0d3ae547deb1a51b8acafac101698" id="r_ga03c0d3ae547deb1a51b8acafac101698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga03c0d3ae547deb1a51b8acafac101698">PWR_PVDLEVEL_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a></td></tr>
<tr class="memitem:ga46a1476440945c2b6426b4973172f24b" id="r_ga46a1476440945c2b6426b4973172f24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga46a1476440945c2b6426b4973172f24b">PWR_PVDLEVEL_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a></td></tr>
<tr class="memitem:ga5dda7d0ac3fd3d606666455ca3c8f537" id="r_ga5dda7d0ac3fd3d606666455ca3c8f537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5dda7d0ac3fd3d606666455ca3c8f537">PWR_PVDLEVEL_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a></td></tr>
<tr class="memitem:ga2c5cd8dd26b13bdf0164c1f7596b4bfd" id="r_ga2c5cd8dd26b13bdf0164c1f7596b4bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2c5cd8dd26b13bdf0164c1f7596b4bfd">PWR_PVDLEVEL_7</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<a name="doc-define-members" id="doc-define-members"></a><h2 id="header-doc-define-members" class="groupheader">Macro Definition Documentation</h2>
<a id="gaddf4616a143ac3481f3043f2a4c21c18" name="gaddf4616a143ac3481f3043f2a4c21c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddf4616a143ac3481f3043f2a4c21c18">&#9670;&#160;</a></span>PWR_PVDLEVEL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PVDLEVEL_0&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00075">75</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga06e55b20a8777594f1a91ee71fac1f79" name="ga06e55b20a8777594f1a91ee71fac1f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06e55b20a8777594f1a91ee71fac1f79">&#9670;&#160;</a></span>PWR_PVDLEVEL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PVDLEVEL_1&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00076">76</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="gab26bb78650bbaef26ac9f9123c791cc7" name="gab26bb78650bbaef26ac9f9123c791cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab26bb78650bbaef26ac9f9123c791cc7">&#9670;&#160;</a></span>PWR_PVDLEVEL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PVDLEVEL_2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00077">77</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga7b751743b3e29c237e6a0e1d7bdd0503" name="ga7b751743b3e29c237e6a0e1d7bdd0503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b751743b3e29c237e6a0e1d7bdd0503">&#9670;&#160;</a></span>PWR_PVDLEVEL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PVDLEVEL_3&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00078">78</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga03c0d3ae547deb1a51b8acafac101698" name="ga03c0d3ae547deb1a51b8acafac101698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03c0d3ae547deb1a51b8acafac101698">&#9670;&#160;</a></span>PWR_PVDLEVEL_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PVDLEVEL_4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00079">79</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga46a1476440945c2b6426b4973172f24b" name="ga46a1476440945c2b6426b4973172f24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46a1476440945c2b6426b4973172f24b">&#9670;&#160;</a></span>PWR_PVDLEVEL_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PVDLEVEL_5&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00080">80</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga5dda7d0ac3fd3d606666455ca3c8f537" name="ga5dda7d0ac3fd3d606666455ca3c8f537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dda7d0ac3fd3d606666455ca3c8f537">&#9670;&#160;</a></span>PWR_PVDLEVEL_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PVDLEVEL_6&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00081">81</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga2c5cd8dd26b13bdf0164c1f7596b4bfd" name="ga2c5cd8dd26b13bdf0164c1f7596b4bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c5cd8dd26b13bdf0164c1f7596b4bfd">&#9670;&#160;</a></span>PWR_PVDLEVEL_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_PVDLEVEL_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a><span class="comment">/* External input analog voltage </span></div>
<div class="line"><span class="comment">                                                          (Compare internally to VREFINT) */</span></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95e3b301b5470ae94d32c53a9fbdfc8b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a></div><div class="ttdeci">#define PWR_CR_PLS_LEV7</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l03818">stm32f401xc.h:3818</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__pwr_8h_source.html#l00082">82</a> of file <a class="el" href="stm32f4xx__hal__pwr_8h_source.html">stm32f4xx_hal_pwr.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
