
STM32 RTC Scheduler_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067e8  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08006928  08006928  00016928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a90  08006a90  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006a90  08006a90  00016a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a98  08006a98  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a98  08006a98  00016a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a9c  08006a9c  00016a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006aa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  20000070  08006b10  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  08006b10  00020294  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015169  00000000  00000000  0002009a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e64  00000000  00000000  00035203  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  00038068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012c0  00000000  00000000  00039450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df28  00000000  00000000  0003a710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000140b5  00000000  00000000  00058638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b882c  00000000  00000000  0006c6ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00124f19  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005624  00000000  00000000  00124f6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000070 	.word	0x20000070
 800015c:	00000000 	.word	0x00000000
 8000160:	08006910 	.word	0x08006910

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000074 	.word	0x20000074
 800017c:	08006910 	.word	0x08006910

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000234:	f000 b974 	b.w	8000520 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9e08      	ldr	r6, [sp, #32]
 8000256:	460d      	mov	r5, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14d      	bne.n	80002fc <__udivmoddi4+0xac>
 8000260:	428a      	cmp	r2, r1
 8000262:	4694      	mov	ip, r2
 8000264:	d968      	bls.n	8000338 <__udivmoddi4+0xe8>
 8000266:	fab2 f282 	clz	r2, r2
 800026a:	b152      	cbz	r2, 8000282 <__udivmoddi4+0x32>
 800026c:	fa01 f302 	lsl.w	r3, r1, r2
 8000270:	f1c2 0120 	rsb	r1, r2, #32
 8000274:	fa20 f101 	lsr.w	r1, r0, r1
 8000278:	fa0c fc02 	lsl.w	ip, ip, r2
 800027c:	ea41 0803 	orr.w	r8, r1, r3
 8000280:	4094      	lsls	r4, r2
 8000282:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000286:	0c21      	lsrs	r1, r4, #16
 8000288:	fbb8 fef5 	udiv	lr, r8, r5
 800028c:	fa1f f78c 	uxth.w	r7, ip
 8000290:	fb05 831e 	mls	r3, r5, lr, r8
 8000294:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000298:	fb0e f107 	mul.w	r1, lr, r7
 800029c:	4299      	cmp	r1, r3
 800029e:	d90b      	bls.n	80002b8 <__udivmoddi4+0x68>
 80002a0:	eb1c 0303 	adds.w	r3, ip, r3
 80002a4:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
 80002a8:	f080 811e 	bcs.w	80004e8 <__udivmoddi4+0x298>
 80002ac:	4299      	cmp	r1, r3
 80002ae:	f240 811b 	bls.w	80004e8 <__udivmoddi4+0x298>
 80002b2:	f1ae 0e02 	sub.w	lr, lr, #2
 80002b6:	4463      	add	r3, ip
 80002b8:	1a5b      	subs	r3, r3, r1
 80002ba:	b2a4      	uxth	r4, r4
 80002bc:	fbb3 f0f5 	udiv	r0, r3, r5
 80002c0:	fb05 3310 	mls	r3, r5, r0, r3
 80002c4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c8:	fb00 f707 	mul.w	r7, r0, r7
 80002cc:	42a7      	cmp	r7, r4
 80002ce:	d90a      	bls.n	80002e6 <__udivmoddi4+0x96>
 80002d0:	eb1c 0404 	adds.w	r4, ip, r4
 80002d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002d8:	f080 8108 	bcs.w	80004ec <__udivmoddi4+0x29c>
 80002dc:	42a7      	cmp	r7, r4
 80002de:	f240 8105 	bls.w	80004ec <__udivmoddi4+0x29c>
 80002e2:	4464      	add	r4, ip
 80002e4:	3802      	subs	r0, #2
 80002e6:	1be4      	subs	r4, r4, r7
 80002e8:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80002ec:	2100      	movs	r1, #0
 80002ee:	b11e      	cbz	r6, 80002f8 <__udivmoddi4+0xa8>
 80002f0:	40d4      	lsrs	r4, r2
 80002f2:	2300      	movs	r3, #0
 80002f4:	e9c6 4300 	strd	r4, r3, [r6]
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d908      	bls.n	8000312 <__udivmoddi4+0xc2>
 8000300:	2e00      	cmp	r6, #0
 8000302:	f000 80ee 	beq.w	80004e2 <__udivmoddi4+0x292>
 8000306:	2100      	movs	r1, #0
 8000308:	e9c6 0500 	strd	r0, r5, [r6]
 800030c:	4608      	mov	r0, r1
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	fab3 f183 	clz	r1, r3
 8000316:	2900      	cmp	r1, #0
 8000318:	d14a      	bne.n	80003b0 <__udivmoddi4+0x160>
 800031a:	42ab      	cmp	r3, r5
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xd4>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 80f9 	bhi.w	8000516 <__udivmoddi4+0x2c6>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb65 0303 	sbc.w	r3, r5, r3
 800032a:	2001      	movs	r0, #1
 800032c:	4698      	mov	r8, r3
 800032e:	2e00      	cmp	r6, #0
 8000330:	d0e2      	beq.n	80002f8 <__udivmoddi4+0xa8>
 8000332:	e9c6 4800 	strd	r4, r8, [r6]
 8000336:	e7df      	b.n	80002f8 <__udivmoddi4+0xa8>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xec>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f282 	clz	r2, r2
 8000340:	2a00      	cmp	r2, #0
 8000342:	f040 8091 	bne.w	8000468 <__udivmoddi4+0x218>
 8000346:	eba1 050c 	sub.w	r5, r1, ip
 800034a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800034e:	fa1f fe8c 	uxth.w	lr, ip
 8000352:	2101      	movs	r1, #1
 8000354:	fbb5 f3f7 	udiv	r3, r5, r7
 8000358:	fb07 5013 	mls	r0, r7, r3, r5
 800035c:	0c25      	lsrs	r5, r4, #16
 800035e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000362:	fb0e f003 	mul.w	r0, lr, r3
 8000366:	42a8      	cmp	r0, r5
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x12c>
 800036a:	eb1c 0505 	adds.w	r5, ip, r5
 800036e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x12a>
 8000374:	42a8      	cmp	r0, r5
 8000376:	f200 80cb 	bhi.w	8000510 <__udivmoddi4+0x2c0>
 800037a:	4643      	mov	r3, r8
 800037c:	1a2d      	subs	r5, r5, r0
 800037e:	b2a4      	uxth	r4, r4
 8000380:	fbb5 f0f7 	udiv	r0, r5, r7
 8000384:	fb07 5510 	mls	r5, r7, r0, r5
 8000388:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800038c:	fb0e fe00 	mul.w	lr, lr, r0
 8000390:	45a6      	cmp	lr, r4
 8000392:	d908      	bls.n	80003a6 <__udivmoddi4+0x156>
 8000394:	eb1c 0404 	adds.w	r4, ip, r4
 8000398:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 800039c:	d202      	bcs.n	80003a4 <__udivmoddi4+0x154>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f200 80bb 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003a4:	4628      	mov	r0, r5
 80003a6:	eba4 040e 	sub.w	r4, r4, lr
 80003aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ae:	e79e      	b.n	80002ee <__udivmoddi4+0x9e>
 80003b0:	f1c1 0720 	rsb	r7, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa20 f407 	lsr.w	r4, r0, r7
 80003c2:	fa05 f301 	lsl.w	r3, r5, r1
 80003c6:	431c      	orrs	r4, r3
 80003c8:	40fd      	lsrs	r5, r7
 80003ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ce:	fa00 f301 	lsl.w	r3, r0, r1
 80003d2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003d6:	0c20      	lsrs	r0, r4, #16
 80003d8:	fa1f fe8c 	uxth.w	lr, ip
 80003dc:	fb09 5518 	mls	r5, r9, r8, r5
 80003e0:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 80003e4:	fb08 f00e 	mul.w	r0, r8, lr
 80003e8:	42a8      	cmp	r0, r5
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	d90b      	bls.n	8000408 <__udivmoddi4+0x1b8>
 80003f0:	eb1c 0505 	adds.w	r5, ip, r5
 80003f4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003f8:	f080 8088 	bcs.w	800050c <__udivmoddi4+0x2bc>
 80003fc:	42a8      	cmp	r0, r5
 80003fe:	f240 8085 	bls.w	800050c <__udivmoddi4+0x2bc>
 8000402:	f1a8 0802 	sub.w	r8, r8, #2
 8000406:	4465      	add	r5, ip
 8000408:	1a2d      	subs	r5, r5, r0
 800040a:	b2a4      	uxth	r4, r4
 800040c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000410:	fb09 5510 	mls	r5, r9, r0, r5
 8000414:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000418:	fb00 fe0e 	mul.w	lr, r0, lr
 800041c:	45ae      	cmp	lr, r5
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x1e2>
 8000420:	eb1c 0505 	adds.w	r5, ip, r5
 8000424:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000428:	d26c      	bcs.n	8000504 <__udivmoddi4+0x2b4>
 800042a:	45ae      	cmp	lr, r5
 800042c:	d96a      	bls.n	8000504 <__udivmoddi4+0x2b4>
 800042e:	3802      	subs	r0, #2
 8000430:	4465      	add	r5, ip
 8000432:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000436:	fba0 9402 	umull	r9, r4, r0, r2
 800043a:	eba5 050e 	sub.w	r5, r5, lr
 800043e:	42a5      	cmp	r5, r4
 8000440:	46c8      	mov	r8, r9
 8000442:	46a6      	mov	lr, r4
 8000444:	d356      	bcc.n	80004f4 <__udivmoddi4+0x2a4>
 8000446:	d053      	beq.n	80004f0 <__udivmoddi4+0x2a0>
 8000448:	b15e      	cbz	r6, 8000462 <__udivmoddi4+0x212>
 800044a:	ebb3 0208 	subs.w	r2, r3, r8
 800044e:	eb65 050e 	sbc.w	r5, r5, lr
 8000452:	fa05 f707 	lsl.w	r7, r5, r7
 8000456:	fa22 f301 	lsr.w	r3, r2, r1
 800045a:	40cd      	lsrs	r5, r1
 800045c:	431f      	orrs	r7, r3
 800045e:	e9c6 7500 	strd	r7, r5, [r6]
 8000462:	2100      	movs	r1, #0
 8000464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000468:	f1c2 0320 	rsb	r3, r2, #32
 800046c:	fa20 f103 	lsr.w	r1, r0, r3
 8000470:	fa0c fc02 	lsl.w	ip, ip, r2
 8000474:	fa25 f303 	lsr.w	r3, r5, r3
 8000478:	4095      	lsls	r5, r2
 800047a:	430d      	orrs	r5, r1
 800047c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000480:	fa1f fe8c 	uxth.w	lr, ip
 8000484:	fbb3 f1f7 	udiv	r1, r3, r7
 8000488:	fb07 3011 	mls	r0, r7, r1, r3
 800048c:	0c2b      	lsrs	r3, r5, #16
 800048e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000492:	fb01 f00e 	mul.w	r0, r1, lr
 8000496:	4298      	cmp	r0, r3
 8000498:	fa04 f402 	lsl.w	r4, r4, r2
 800049c:	d908      	bls.n	80004b0 <__udivmoddi4+0x260>
 800049e:	eb1c 0303 	adds.w	r3, ip, r3
 80004a2:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 80004a6:	d22f      	bcs.n	8000508 <__udivmoddi4+0x2b8>
 80004a8:	4298      	cmp	r0, r3
 80004aa:	d92d      	bls.n	8000508 <__udivmoddi4+0x2b8>
 80004ac:	3902      	subs	r1, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	1a1b      	subs	r3, r3, r0
 80004b2:	b2ad      	uxth	r5, r5
 80004b4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004b8:	fb07 3310 	mls	r3, r7, r0, r3
 80004bc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004c0:	fb00 f30e 	mul.w	r3, r0, lr
 80004c4:	42ab      	cmp	r3, r5
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x28a>
 80004c8:	eb1c 0505 	adds.w	r5, ip, r5
 80004cc:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004d0:	d216      	bcs.n	8000500 <__udivmoddi4+0x2b0>
 80004d2:	42ab      	cmp	r3, r5
 80004d4:	d914      	bls.n	8000500 <__udivmoddi4+0x2b0>
 80004d6:	3802      	subs	r0, #2
 80004d8:	4465      	add	r5, ip
 80004da:	1aed      	subs	r5, r5, r3
 80004dc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004e0:	e738      	b.n	8000354 <__udivmoddi4+0x104>
 80004e2:	4631      	mov	r1, r6
 80004e4:	4630      	mov	r0, r6
 80004e6:	e707      	b.n	80002f8 <__udivmoddi4+0xa8>
 80004e8:	4686      	mov	lr, r0
 80004ea:	e6e5      	b.n	80002b8 <__udivmoddi4+0x68>
 80004ec:	4618      	mov	r0, r3
 80004ee:	e6fa      	b.n	80002e6 <__udivmoddi4+0x96>
 80004f0:	454b      	cmp	r3, r9
 80004f2:	d2a9      	bcs.n	8000448 <__udivmoddi4+0x1f8>
 80004f4:	ebb9 0802 	subs.w	r8, r9, r2
 80004f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004fc:	3801      	subs	r0, #1
 80004fe:	e7a3      	b.n	8000448 <__udivmoddi4+0x1f8>
 8000500:	4640      	mov	r0, r8
 8000502:	e7ea      	b.n	80004da <__udivmoddi4+0x28a>
 8000504:	4620      	mov	r0, r4
 8000506:	e794      	b.n	8000432 <__udivmoddi4+0x1e2>
 8000508:	4641      	mov	r1, r8
 800050a:	e7d1      	b.n	80004b0 <__udivmoddi4+0x260>
 800050c:	46d0      	mov	r8, sl
 800050e:	e77b      	b.n	8000408 <__udivmoddi4+0x1b8>
 8000510:	3b02      	subs	r3, #2
 8000512:	4465      	add	r5, ip
 8000514:	e732      	b.n	800037c <__udivmoddi4+0x12c>
 8000516:	4608      	mov	r0, r1
 8000518:	e709      	b.n	800032e <__udivmoddi4+0xde>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e742      	b.n	80003a6 <__udivmoddi4+0x156>

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000528:	bf00      	nop
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr

08000530 <calendar_init>:


/*
 *
 */
void calendar_init(RTC_HandleTypeDef* hrtc) {
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
	// store pointer to rtc structure
	_hrtc = hrtc;
 8000538:	4a04      	ldr	r2, [pc, #16]	; (800054c <calendar_init+0x1c>)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	6013      	str	r3, [r2, #0]

	// pass pointer to alarm control
	rtcAlarmControl_init(hrtc);
 800053e:	6878      	ldr	r0, [r7, #4]
 8000540:	f000 fd00 	bl	8000f44 <rtcAlarmControl_init>
}
 8000544:	bf00      	nop
 8000546:	3708      	adds	r7, #8
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	2000015c 	.word	0x2000015c

08000550 <calendar_setDateTime>:


/*
 *
 */
void calendar_setDateTime(DateTime dateTime) {
 8000550:	b5b0      	push	{r4, r5, r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af02      	add	r7, sp, #8
 8000556:	463b      	mov	r3, r7
 8000558:	e883 0003 	stmia.w	r3, {r0, r1}
	setDateTime(dateTime.year, dateTime.month, dateTime.day, dateTime.hour, dateTime.minute, dateTime.second);
 800055c:	7838      	ldrb	r0, [r7, #0]
 800055e:	7879      	ldrb	r1, [r7, #1]
 8000560:	78bc      	ldrb	r4, [r7, #2]
 8000562:	78fd      	ldrb	r5, [r7, #3]
 8000564:	793b      	ldrb	r3, [r7, #4]
 8000566:	797a      	ldrb	r2, [r7, #5]
 8000568:	9201      	str	r2, [sp, #4]
 800056a:	9300      	str	r3, [sp, #0]
 800056c:	462b      	mov	r3, r5
 800056e:	4622      	mov	r2, r4
 8000570:	f000 fcf6 	bl	8000f60 <setDateTime>
}
 8000574:	bf00      	nop
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bdb0      	pop	{r4, r5, r7, pc}

0800057c <calendar_getDateTime>:


/*
 *
 */
void calendar_getDateTime(DateTime* dateTime) {
 800057c:	b5b0      	push	{r4, r5, r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af02      	add	r7, sp, #8
 8000582:	6078      	str	r0, [r7, #4]
	getDateTime(&(dateTime->year), &(dateTime->month), &(dateTime->day), &(dateTime->hour), &(dateTime->minute), &(dateTime->second));
 8000584:	6878      	ldr	r0, [r7, #4]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	1c59      	adds	r1, r3, #1
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	1c9c      	adds	r4, r3, #2
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	1cdd      	adds	r5, r3, #3
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	3304      	adds	r3, #4
 8000596:	687a      	ldr	r2, [r7, #4]
 8000598:	3205      	adds	r2, #5
 800059a:	9201      	str	r2, [sp, #4]
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	462b      	mov	r3, r5
 80005a0:	4622      	mov	r2, r4
 80005a2:	f000 fda7 	bl	80010f4 <getDateTime>
}
 80005a6:	bf00      	nop
 80005a8:	3708      	adds	r7, #8
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bdb0      	pop	{r4, r5, r7, pc}
	...

080005b0 <calendar_setEvents>:


/*
 *
 */
void calendar_setEvents(CalendarEvent events[MAX_NUM_EVENTS], unsigned int numEvents) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	6039      	str	r1, [r7, #0]
	memcpy(_calendarEvents, events, sizeof(CalendarEvent)*MAX_NUM_EVENTS);
 80005ba:	22c8      	movs	r2, #200	; 0xc8
 80005bc:	6879      	ldr	r1, [r7, #4]
 80005be:	4805      	ldr	r0, [pc, #20]	; (80005d4 <calendar_setEvents+0x24>)
 80005c0:	f005 fd1e 	bl	8006000 <memcpy>
	_numberEvents = numEvents;
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	4a04      	ldr	r2, [pc, #16]	; (80005d8 <calendar_setEvents+0x28>)
 80005c8:	6013      	str	r3, [r2, #0]
}
 80005ca:	bf00      	nop
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	2000008c 	.word	0x2000008c
 80005d8:	20000154 	.word	0x20000154

080005dc <calendar_start>:


/*
 *
 */
void calendar_start(void) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
	DateTime nextAlarm;
	_ALARM_FOUND_STATUS status;

	// get calendar alarm for next alarm in event list relative to now
	status = getNextAlarm(&nextAlarm);
 80005e2:	463b      	mov	r3, r7
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 f8b1 	bl	800074c <getNextAlarm>
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]

	if (status) {
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d008      	beq.n	8000606 <calendar_start+0x2a>
		// set alarm for start of first event in list
		setAlarm_A(nextAlarm.day, nextAlarm.hour, nextAlarm.minute, nextAlarm.second);
 80005f4:	78b8      	ldrb	r0, [r7, #2]
 80005f6:	78f9      	ldrb	r1, [r7, #3]
 80005f8:	793a      	ldrb	r2, [r7, #4]
 80005fa:	797b      	ldrb	r3, [r7, #5]
 80005fc:	f000 fe0e 	bl	800121c <setAlarm_A>

		// make sure that alarm fired is cleared/reset
		_alarmFired = false;
 8000600:	4b03      	ldr	r3, [pc, #12]	; (8000610 <calendar_start+0x34>)
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]
	}
}
 8000606:	bf00      	nop
 8000608:	3708      	adds	r7, #8
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20000158 	.word	0x20000158

08000614 <calendar_handleAlarm>:


/*
 *
 */
void calendar_handleAlarm(void) {
 8000614:	b5b0      	push	{r4, r5, r7, lr}
 8000616:	b08a      	sub	sp, #40	; 0x28
 8000618:	af00      	add	r7, sp, #0
	DateTime nextAlarm;
	_ALARM_FOUND_STATUS status;

	if (_alarmFired) {
 800061a:	4b1a      	ldr	r3, [pc, #104]	; (8000684 <calendar_handleAlarm+0x70>)
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	b2db      	uxtb	r3, r3
 8000620:	2b00      	cmp	r3, #0
 8000622:	d02b      	beq.n	800067c <calendar_handleAlarm+0x68>
		// send message for debugging
		char messageBody[UART_MESSAGE_BODY_SIZE] = "\nALARM EVENT!\n\n\0";
 8000624:	4b18      	ldr	r3, [pc, #96]	; (8000688 <calendar_handleAlarm+0x74>)
 8000626:	1d3c      	adds	r4, r7, #4
 8000628:	461d      	mov	r5, r3
 800062a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062e:	682b      	ldr	r3, [r5, #0]
 8000630:	7023      	strb	r3, [r4, #0]
 8000632:	f107 0315 	add.w	r3, r7, #21
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
 800063a:	605a      	str	r2, [r3, #4]
 800063c:	f8c3 2007 	str.w	r2, [r3, #7]
		uartBasic_TX_Poll("\0\0\0\0", messageBody);
 8000640:	1d3b      	adds	r3, r7, #4
 8000642:	4619      	mov	r1, r3
 8000644:	4811      	ldr	r0, [pc, #68]	; (800068c <calendar_handleAlarm+0x78>)
 8000646:	f000 ffd9 	bl	80015fc <uartBasic_TX_Poll>

		// get calendar alarm for next alarm in event list relative to now
		status = getNextAlarm(&nextAlarm);
 800064a:	f107 0320 	add.w	r3, r7, #32
 800064e:	4618      	mov	r0, r3
 8000650:	f000 f87c 	bl	800074c <getNextAlarm>
 8000654:	4603      	mov	r3, r0
 8000656:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (status) {
 800065a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800065e:	2b00      	cmp	r3, #0
 8000660:	d009      	beq.n	8000676 <calendar_handleAlarm+0x62>
			// set alarm for start of first event in list
			setAlarm_A(nextAlarm.day, nextAlarm.hour, nextAlarm.minute, nextAlarm.second);
 8000662:	f897 0022 	ldrb.w	r0, [r7, #34]	; 0x22
 8000666:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800066a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800066e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000672:	f000 fdd3 	bl	800121c <setAlarm_A>
		}

		// reset alarm fired flag
		_alarmFired = false;
 8000676:	4b03      	ldr	r3, [pc, #12]	; (8000684 <calendar_handleAlarm+0x70>)
 8000678:	2200      	movs	r2, #0
 800067a:	701a      	strb	r2, [r3, #0]
	}

	else {

	}
}
 800067c:	bf00      	nop
 800067e:	3728      	adds	r7, #40	; 0x28
 8000680:	46bd      	mov	sp, r7
 8000682:	bdb0      	pop	{r4, r5, r7, pc}
 8000684:	20000158 	.word	0x20000158
 8000688:	08006930 	.word	0x08006930
 800068c:	08006928 	.word	0x08006928

08000690 <calendar_AlarmA_ISR>:


/*
 *
 */
void calendar_AlarmA_ISR(void) {
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
	// set flag that an alarm fired
	_alarmFired = true;
 8000694:	4b03      	ldr	r3, [pc, #12]	; (80006a4 <calendar_AlarmA_ISR+0x14>)
 8000696:	2201      	movs	r2, #1
 8000698:	701a      	strb	r2, [r3, #0]
}
 800069a:	bf00      	nop
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	20000158 	.word	0x20000158

080006a8 <compareDateTime>:

/* Find the time difference in seconds of dateTime1 and dateTime2.
 *
 * Note: Does not account for leap years.
 */
int32_t compareDateTime(DateTime dateTime_1, DateTime dateTime_2) {
 80006a8:	b590      	push	{r4, r7, lr}
 80006aa:	b087      	sub	sp, #28
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	f107 0408 	add.w	r4, r7, #8
 80006b2:	e884 0003 	stmia.w	r4, {r0, r1}
 80006b6:	4639      	mov	r1, r7
 80006b8:	e881 000c 	stmia.w	r1, {r2, r3}
	uint32_t dateTimeSeconds_1, dateTimeSeconds_2;

	dateTimeSeconds_1 = dateTimeToSeconds(dateTime_1);
 80006bc:	f107 0308 	add.w	r3, r7, #8
 80006c0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006c4:	f000 f80e 	bl	80006e4 <dateTimeToSeconds>
 80006c8:	6178      	str	r0, [r7, #20]
	dateTimeSeconds_2 = dateTimeToSeconds(dateTime_2);
 80006ca:	463b      	mov	r3, r7
 80006cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80006d0:	f000 f808 	bl	80006e4 <dateTimeToSeconds>
 80006d4:	6138      	str	r0, [r7, #16]

	// return net comparison (date time 1 - date time 2)
	return dateTimeSeconds_1 - dateTimeSeconds_2;
 80006d6:	697a      	ldr	r2, [r7, #20]
 80006d8:	693b      	ldr	r3, [r7, #16]
 80006da:	1ad3      	subs	r3, r2, r3
}
 80006dc:	4618      	mov	r0, r3
 80006de:	371c      	adds	r7, #28
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd90      	pop	{r4, r7, pc}

080006e4 <dateTimeToSeconds>:


/*
 *
 */
uint32_t dateTimeToSeconds(DateTime dateTime) {
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	463b      	mov	r3, r7
 80006ec:	e883 0003 	stmia.w	r3, {r0, r1}
	// Convert to seconds. Note: assumes 30 days in a month and
	// no leap years, it is not needed for the calculation because
	// they are used for relative comparisons, not absolute values.
	return (dateTime.second
 80006f0:	797b      	ldrb	r3, [r7, #5]
 80006f2:	4619      	mov	r1, r3
			+ (dateTime.minute * 60)
 80006f4:	793b      	ldrb	r3, [r7, #4]
 80006f6:	461a      	mov	r2, r3
 80006f8:	4613      	mov	r3, r2
 80006fa:	011b      	lsls	r3, r3, #4
 80006fc:	1a9b      	subs	r3, r3, r2
 80006fe:	009b      	lsls	r3, r3, #2
 8000700:	18ca      	adds	r2, r1, r3
			+ (dateTime.hour * 3600)
 8000702:	78fb      	ldrb	r3, [r7, #3]
 8000704:	4619      	mov	r1, r3
 8000706:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800070a:	fb01 f303 	mul.w	r3, r1, r3
 800070e:	441a      	add	r2, r3
			+ ((dateTime.day - 1) * 86400)
 8000710:	78bb      	ldrb	r3, [r7, #2]
 8000712:	3b01      	subs	r3, #1
 8000714:	490a      	ldr	r1, [pc, #40]	; (8000740 <dateTimeToSeconds+0x5c>)
 8000716:	fb01 f303 	mul.w	r3, r1, r3
 800071a:	441a      	add	r2, r3
			+ ((dateTime.month - 1) * 2592000)
 800071c:	787b      	ldrb	r3, [r7, #1]
 800071e:	3b01      	subs	r3, #1
 8000720:	4908      	ldr	r1, [pc, #32]	; (8000744 <dateTimeToSeconds+0x60>)
 8000722:	fb01 f303 	mul.w	r3, r1, r3
 8000726:	441a      	add	r2, r3
			+ (dateTime.year * 31104000));
 8000728:	783b      	ldrb	r3, [r7, #0]
 800072a:	4619      	mov	r1, r3
 800072c:	4b06      	ldr	r3, [pc, #24]	; (8000748 <dateTimeToSeconds+0x64>)
 800072e:	fb01 f303 	mul.w	r3, r1, r3
 8000732:	4413      	add	r3, r2
}
 8000734:	4618      	mov	r0, r3
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	bc80      	pop	{r7}
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	00015180 	.word	0x00015180
 8000744:	00278d00 	.word	0x00278d00
 8000748:	01da9c00 	.word	0x01da9c00

0800074c <getNextAlarm>:


/*
 *
 */
_ALARM_FOUND_STATUS getNextAlarm(DateTime* dateTime) {
 800074c:	b590      	push	{r4, r7, lr}
 800074e:	b08b      	sub	sp, #44	; 0x2c
 8000750:	af02      	add	r7, sp, #8
 8000752:	6078      	str	r0, [r7, #4]
	int eventIdx = 0;
 8000754:	2300      	movs	r3, #0
 8000756:	61fb      	str	r3, [r7, #28]
	bool nextAlarmFound = false;
 8000758:	2300      	movs	r3, #0
 800075a:	76fb      	strb	r3, [r7, #27]
	DateTime now = {0};
 800075c:	f107 0314 	add.w	r3, r7, #20
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	809a      	strh	r2, [r3, #4]
	DateTime nextAlarmDateTime = {0};
 8000766:	f107 030c 	add.w	r3, r7, #12
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	809a      	strh	r2, [r3, #4]

	// get the current date and time
	getDateTime(&now.year, &now.month, &now.day, &now.hour, &now.minute, &now.second);
 8000770:	f107 0314 	add.w	r3, r7, #20
 8000774:	1cdc      	adds	r4, r3, #3
 8000776:	f107 0314 	add.w	r3, r7, #20
 800077a:	1c9a      	adds	r2, r3, #2
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	1c59      	adds	r1, r3, #1
 8000782:	f107 0014 	add.w	r0, r7, #20
 8000786:	f107 0314 	add.w	r3, r7, #20
 800078a:	3305      	adds	r3, #5
 800078c:	9301      	str	r3, [sp, #4]
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	3304      	adds	r3, #4
 8000794:	9300      	str	r3, [sp, #0]
 8000796:	4623      	mov	r3, r4
 8000798:	f000 fcac 	bl	80010f4 <getDateTime>

	// Traverse over the events list and find where 'now' falls.  This can be before
	// any all the events, within an event, between events, or after all the events.
	eventIdx = 0;
 800079c:	2300      	movs	r3, #0
 800079e:	61fb      	str	r3, [r7, #28]
	nextAlarmFound = false;
 80007a0:	2300      	movs	r3, #0
 80007a2:	76fb      	strb	r3, [r7, #27]
	while (eventIdx < _numberEvents && !nextAlarmFound) {
 80007a4:	e0b1      	b.n	800090a <getNextAlarm+0x1be>
		// test if before event
		if (compareDateTime(now, _calendarEvents[eventIdx].start) < 0)
 80007a6:	496a      	ldr	r1, [pc, #424]	; (8000950 <getNextAlarm+0x204>)
 80007a8:	69fa      	ldr	r2, [r7, #28]
 80007aa:	4613      	mov	r3, r2
 80007ac:	009b      	lsls	r3, r3, #2
 80007ae:	4413      	add	r3, r2
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	440b      	add	r3, r1
 80007b4:	cb0c      	ldmia	r3, {r2, r3}
 80007b6:	f107 0114 	add.w	r1, r7, #20
 80007ba:	c903      	ldmia	r1, {r0, r1}
 80007bc:	f7ff ff74 	bl	80006a8 <compareDateTime>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	da3d      	bge.n	8000842 <getNextAlarm+0xf6>
		{
			// then the next alarm is the beginning of this event
			nextAlarmDateTime.year = _calendarEvents[eventIdx].start.year;
 80007c6:	4962      	ldr	r1, [pc, #392]	; (8000950 <getNextAlarm+0x204>)
 80007c8:	69fa      	ldr	r2, [r7, #28]
 80007ca:	4613      	mov	r3, r2
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4413      	add	r3, r2
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	440b      	add	r3, r1
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	733b      	strb	r3, [r7, #12]
			nextAlarmDateTime.month = _calendarEvents[eventIdx].start.month;
 80007d8:	495d      	ldr	r1, [pc, #372]	; (8000950 <getNextAlarm+0x204>)
 80007da:	69fa      	ldr	r2, [r7, #28]
 80007dc:	4613      	mov	r3, r2
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	4413      	add	r3, r2
 80007e2:	009b      	lsls	r3, r3, #2
 80007e4:	440b      	add	r3, r1
 80007e6:	3301      	adds	r3, #1
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	737b      	strb	r3, [r7, #13]
			nextAlarmDateTime.day = _calendarEvents[eventIdx].start.day;
 80007ec:	4958      	ldr	r1, [pc, #352]	; (8000950 <getNextAlarm+0x204>)
 80007ee:	69fa      	ldr	r2, [r7, #28]
 80007f0:	4613      	mov	r3, r2
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	4413      	add	r3, r2
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	440b      	add	r3, r1
 80007fa:	3302      	adds	r3, #2
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	73bb      	strb	r3, [r7, #14]
			nextAlarmDateTime.hour = _calendarEvents[eventIdx].start.hour;
 8000800:	4953      	ldr	r1, [pc, #332]	; (8000950 <getNextAlarm+0x204>)
 8000802:	69fa      	ldr	r2, [r7, #28]
 8000804:	4613      	mov	r3, r2
 8000806:	009b      	lsls	r3, r3, #2
 8000808:	4413      	add	r3, r2
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	440b      	add	r3, r1
 800080e:	3303      	adds	r3, #3
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	73fb      	strb	r3, [r7, #15]
			nextAlarmDateTime.minute = _calendarEvents[eventIdx].start.minute;
 8000814:	494e      	ldr	r1, [pc, #312]	; (8000950 <getNextAlarm+0x204>)
 8000816:	69fa      	ldr	r2, [r7, #28]
 8000818:	4613      	mov	r3, r2
 800081a:	009b      	lsls	r3, r3, #2
 800081c:	4413      	add	r3, r2
 800081e:	009b      	lsls	r3, r3, #2
 8000820:	440b      	add	r3, r1
 8000822:	3304      	adds	r3, #4
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	743b      	strb	r3, [r7, #16]
			nextAlarmDateTime.second = _calendarEvents[eventIdx].start.second;
 8000828:	4949      	ldr	r1, [pc, #292]	; (8000950 <getNextAlarm+0x204>)
 800082a:	69fa      	ldr	r2, [r7, #28]
 800082c:	4613      	mov	r3, r2
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	4413      	add	r3, r2
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	440b      	add	r3, r1
 8000836:	3305      	adds	r3, #5
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	747b      	strb	r3, [r7, #17]

			// set found
			nextAlarmFound = true;
 800083c:	2301      	movs	r3, #1
 800083e:	76fb      	strb	r3, [r7, #27]
 8000840:	e063      	b.n	800090a <getNextAlarm+0x1be>
		}

		// test if within event
		else if(compareDateTime(now, _calendarEvents[eventIdx].start) >= 0
 8000842:	4943      	ldr	r1, [pc, #268]	; (8000950 <getNextAlarm+0x204>)
 8000844:	69fa      	ldr	r2, [r7, #28]
 8000846:	4613      	mov	r3, r2
 8000848:	009b      	lsls	r3, r3, #2
 800084a:	4413      	add	r3, r2
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	440b      	add	r3, r1
 8000850:	cb0c      	ldmia	r3, {r2, r3}
 8000852:	f107 0114 	add.w	r1, r7, #20
 8000856:	c903      	ldmia	r1, {r0, r1}
 8000858:	f7ff ff26 	bl	80006a8 <compareDateTime>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	db50      	blt.n	8000904 <getNextAlarm+0x1b8>
				&& compareDateTime(now, _calendarEvents[eventIdx].end) < 0) {
 8000862:	493b      	ldr	r1, [pc, #236]	; (8000950 <getNextAlarm+0x204>)
 8000864:	69fa      	ldr	r2, [r7, #28]
 8000866:	4613      	mov	r3, r2
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	4413      	add	r3, r2
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	440b      	add	r3, r1
 8000870:	3308      	adds	r3, #8
 8000872:	3304      	adds	r3, #4
 8000874:	cb0c      	ldmia	r3, {r2, r3}
 8000876:	f107 0114 	add.w	r1, r7, #20
 800087a:	c903      	ldmia	r1, {r0, r1}
 800087c:	f7ff ff14 	bl	80006a8 <compareDateTime>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	da3e      	bge.n	8000904 <getNextAlarm+0x1b8>
			// then the next alarm is the end of this event
			nextAlarmDateTime.year = _calendarEvents[eventIdx].end.year;
 8000886:	4932      	ldr	r1, [pc, #200]	; (8000950 <getNextAlarm+0x204>)
 8000888:	69fa      	ldr	r2, [r7, #28]
 800088a:	4613      	mov	r3, r2
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	4413      	add	r3, r2
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	440b      	add	r3, r1
 8000894:	330c      	adds	r3, #12
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	733b      	strb	r3, [r7, #12]
			nextAlarmDateTime.month = _calendarEvents[eventIdx].end.month;
 800089a:	492d      	ldr	r1, [pc, #180]	; (8000950 <getNextAlarm+0x204>)
 800089c:	69fa      	ldr	r2, [r7, #28]
 800089e:	4613      	mov	r3, r2
 80008a0:	009b      	lsls	r3, r3, #2
 80008a2:	4413      	add	r3, r2
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	440b      	add	r3, r1
 80008a8:	330d      	adds	r3, #13
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	737b      	strb	r3, [r7, #13]
			nextAlarmDateTime.day = _calendarEvents[eventIdx].end.day;
 80008ae:	4928      	ldr	r1, [pc, #160]	; (8000950 <getNextAlarm+0x204>)
 80008b0:	69fa      	ldr	r2, [r7, #28]
 80008b2:	4613      	mov	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	4413      	add	r3, r2
 80008b8:	009b      	lsls	r3, r3, #2
 80008ba:	440b      	add	r3, r1
 80008bc:	330e      	adds	r3, #14
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	73bb      	strb	r3, [r7, #14]
			nextAlarmDateTime.hour = _calendarEvents[eventIdx].end.hour;
 80008c2:	4923      	ldr	r1, [pc, #140]	; (8000950 <getNextAlarm+0x204>)
 80008c4:	69fa      	ldr	r2, [r7, #28]
 80008c6:	4613      	mov	r3, r2
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	4413      	add	r3, r2
 80008cc:	009b      	lsls	r3, r3, #2
 80008ce:	440b      	add	r3, r1
 80008d0:	330f      	adds	r3, #15
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	73fb      	strb	r3, [r7, #15]
			nextAlarmDateTime.minute = _calendarEvents[eventIdx].end.minute;
 80008d6:	491e      	ldr	r1, [pc, #120]	; (8000950 <getNextAlarm+0x204>)
 80008d8:	69fa      	ldr	r2, [r7, #28]
 80008da:	4613      	mov	r3, r2
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	4413      	add	r3, r2
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	440b      	add	r3, r1
 80008e4:	3310      	adds	r3, #16
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	743b      	strb	r3, [r7, #16]
			nextAlarmDateTime.second = _calendarEvents[eventIdx].end.second;
 80008ea:	4919      	ldr	r1, [pc, #100]	; (8000950 <getNextAlarm+0x204>)
 80008ec:	69fa      	ldr	r2, [r7, #28]
 80008ee:	4613      	mov	r3, r2
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	4413      	add	r3, r2
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	440b      	add	r3, r1
 80008f8:	3311      	adds	r3, #17
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	747b      	strb	r3, [r7, #17]

			// set found
			nextAlarmFound = true;
 80008fe:	2301      	movs	r3, #1
 8000900:	76fb      	strb	r3, [r7, #27]
 8000902:	e002      	b.n	800090a <getNextAlarm+0x1be>
		}

		// traverse to next event
		else {
			eventIdx++;
 8000904:	69fb      	ldr	r3, [r7, #28]
 8000906:	3301      	adds	r3, #1
 8000908:	61fb      	str	r3, [r7, #28]
	while (eventIdx < _numberEvents && !nextAlarmFound) {
 800090a:	4b12      	ldr	r3, [pc, #72]	; (8000954 <getNextAlarm+0x208>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	69fa      	ldr	r2, [r7, #28]
 8000910:	429a      	cmp	r2, r3
 8000912:	da06      	bge.n	8000922 <getNextAlarm+0x1d6>
 8000914:	7efb      	ldrb	r3, [r7, #27]
 8000916:	f083 0301 	eor.w	r3, r3, #1
 800091a:	b2db      	uxtb	r3, r3
 800091c:	2b00      	cmp	r3, #0
 800091e:	f47f af42 	bne.w	80007a6 <getNextAlarm+0x5a>
		}
	}

	// If there is no next alarm, then return no alarm
	if (!nextAlarmFound) {
 8000922:	7efb      	ldrb	r3, [r7, #27]
 8000924:	f083 0301 	eor.w	r3, r3, #1
 8000928:	b2db      	uxtb	r3, r3
 800092a:	2b00      	cmp	r3, #0
 800092c:	d003      	beq.n	8000936 <getNextAlarm+0x1ea>
		dateTime = NULL;
 800092e:	2300      	movs	r3, #0
 8000930:	607b      	str	r3, [r7, #4]
		return NO_ALARM_FOUND;
 8000932:	2300      	movs	r3, #0
 8000934:	e008      	b.n	8000948 <getNextAlarm+0x1fc>
	}

	// Return the next alarm found.
	*dateTime = nextAlarmDateTime;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	461a      	mov	r2, r3
 800093a:	f107 030c 	add.w	r3, r7, #12
 800093e:	6818      	ldr	r0, [r3, #0]
 8000940:	6010      	str	r0, [r2, #0]
 8000942:	889b      	ldrh	r3, [r3, #4]
 8000944:	8093      	strh	r3, [r2, #4]
	return ALARM_FOUND;
 8000946:	2301      	movs	r3, #1
}
 8000948:	4618      	mov	r0, r3
 800094a:	3724      	adds	r7, #36	; 0x24
 800094c:	46bd      	mov	sp, r7
 800094e:	bd90      	pop	{r4, r7, pc}
 8000950:	2000008c 	.word	0x2000008c
 8000954:	20000154 	.word	0x20000154

08000958 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000960:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000968:	f023 0218 	bic.w	r2, r3, #24
 800096c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	4313      	orrs	r3, r2
 8000974:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000978:	bf00      	nop
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	bc80      	pop	{r7}
 8000980:	4770      	bx	lr

08000982 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000982:	b480      	push	{r7}
 8000984:	b085      	sub	sp, #20
 8000986:	af00      	add	r7, sp, #0
 8000988:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800098a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800098e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000990:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	4313      	orrs	r3, r2
 8000998:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800099a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800099e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4013      	ands	r3, r2
 80009a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009a6:	68fb      	ldr	r3, [r7, #12]
}
 80009a8:	bf00      	nop
 80009aa:	3714      	adds	r7, #20
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bc80      	pop	{r7}
 80009b0:	4770      	bx	lr
	...

080009b4 <HAL_UART_ErrorCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == USART1)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a06      	ldr	r2, [pc, #24]	; (80009dc <HAL_UART_ErrorCallback+0x28>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d006      	beq.n	80009d4 <HAL_UART_ErrorCallback+0x20>
		(void)0;  // no operation

	else if (UartHandle->Instance == USART2)
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a05      	ldr	r2, [pc, #20]	; (80009e0 <HAL_UART_ErrorCallback+0x2c>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d101      	bne.n	80009d4 <HAL_UART_ErrorCallback+0x20>
		uartBasic_Error_ISR();
 80009d0:	f000 fe7c 	bl	80016cc <uartBasic_Error_ISR>
}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40013800 	.word	0x40013800
 80009e0:	40004400 	.word	0x40004400

080009e4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == USART1)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a06      	ldr	r2, [pc, #24]	; (8000a0c <HAL_UART_TxCpltCallback+0x28>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d006      	beq.n	8000a04 <HAL_UART_TxCpltCallback+0x20>
		(void)0;  // no operation

	else if (UartHandle->Instance == USART2)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a05      	ldr	r2, [pc, #20]	; (8000a10 <HAL_UART_TxCpltCallback+0x2c>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d101      	bne.n	8000a04 <HAL_UART_TxCpltCallback+0x20>
		uartBasic_TX_Complete_ISR();
 8000a00:	f000 fe58 	bl	80016b4 <uartBasic_TX_Complete_ISR>
}
 8000a04:	bf00      	nop
 8000a06:	3708      	adds	r7, #8
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40013800 	.word	0x40013800
 8000a10:	40004400 	.word	0x40004400

08000a14 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == USART1)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a06      	ldr	r2, [pc, #24]	; (8000a3c <HAL_UART_RxCpltCallback+0x28>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d006      	beq.n	8000a34 <HAL_UART_RxCpltCallback+0x20>
		(void)0;  // no operation

	else if (UartHandle->Instance == USART2)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a05      	ldr	r2, [pc, #20]	; (8000a40 <HAL_UART_RxCpltCallback+0x2c>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d101      	bne.n	8000a34 <HAL_UART_RxCpltCallback+0x20>
		uartBasic_RX_Complete_ISR();
 8000a30:	f000 fe34 	bl	800169c <uartBasic_RX_Complete_ISR>
}
 8000a34:	bf00      	nop
 8000a36:	3708      	adds	r7, #8
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40013800 	.word	0x40013800
 8000a40:	40004400 	.word	0x40004400

08000a44 <HAL_RTC_AlarmAEventCallback>:


void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
	// call ISR for handling calendar events
	calendar_AlarmA_ISR();
 8000a4c:	f7ff fe20 	bl	8000690 <calendar_AlarmA_ISR>
}
 8000a50:	bf00      	nop
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a5a:	b0c7      	sub	sp, #284	; 0x11c
 8000a5c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a5e:	f000 febf 	bl	80017e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a62:	f000 f90b 	bl	8000c7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a66:	f000 fa5b 	bl	8000f20 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a6a:	f000 fa03 	bl	8000e74 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000a6e:	f000 f963 	bl	8000d38 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Boot CPU2 */
  HAL_PWREx_ReleaseCore(PWR_CORE_CPU2);
 8000a72:	2001      	movs	r0, #1
 8000a74:	f001 fa7a 	bl	8001f6c <HAL_PWREx_ReleaseCore>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // initialize the desktop communication module (doesn't establish connection!)
  uartBasic_init(&huart2);
 8000a78:	487b      	ldr	r0, [pc, #492]	; (8000c68 <main+0x210>)
 8000a7a:	f000 fd9d 	bl	80015b8 <uartBasic_init>

  // initialize calendar
  calendar_init(&hrtc);
 8000a7e:	487b      	ldr	r0, [pc, #492]	; (8000c6c <main+0x214>)
 8000a80:	f7ff fd56 	bl	8000530 <calendar_init>

  // set calendar time
  DateTime now = {
 8000a84:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000a88:	2200      	movs	r2, #0
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	809a      	strh	r2, [r3, #4]
		  .day = 0,
		  .hour = 0,
		  .minute = 0,
		  .second = 0
  };
  calendar_setDateTime(now);
 8000a8e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000a92:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000a96:	f7ff fd5b 	bl	8000550 <calendar_setDateTime>

  // set some events
  CalendarEvent events[MAX_NUM_EVENTS] = {0};
 8000a9a:	f107 0320 	add.w	r3, r7, #32
 8000a9e:	22c8      	movs	r2, #200	; 0xc8
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f005 faba 	bl	800601c <memset>

  events[0].start.year = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	f887 3020 	strb.w	r3, [r7, #32]
  events[0].start.month = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  events[0].start.day = 0;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  events[0].start.hour = 0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  events[0].start.minute = 0;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  events[0].start.second = 5;
 8000ac6:	2305      	movs	r3, #5
 8000ac8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  events[0].end.year = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  events[0].end.month = 0;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  events[0].end.day = 0;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  events[0].end.hour = 0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  events[0].end.minute = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  events[0].end.second = 10;
 8000aea:	230a      	movs	r3, #10
 8000aec:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

  events[1].start.year = 0;
 8000af0:	2300      	movs	r3, #0
 8000af2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  events[1].start.month = 0;
 8000af6:	2300      	movs	r3, #0
 8000af8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  events[1].start.day = 0;
 8000afc:	2300      	movs	r3, #0
 8000afe:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  events[1].start.hour = 0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  events[1].start.minute = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  events[1].start.second = 15;
 8000b0e:	230f      	movs	r3, #15
 8000b10:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  events[1].end.year = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
  events[1].end.month = 0;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
  events[1].end.day = 0;
 8000b20:	2300      	movs	r3, #0
 8000b22:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  events[1].end.hour = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  events[1].end.minute = 0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  events[1].end.second = 20;
 8000b32:	2314      	movs	r3, #20
 8000b34:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

  events[2].start.year = 0;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  events[2].start.month = 0;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  events[2].start.day = 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  events[2].start.hour = 0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  events[2].start.minute = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  events[2].start.second = 20;
 8000b56:	2314      	movs	r3, #20
 8000b58:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
  events[2].end.year = 0;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  events[2].end.month = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
  events[2].end.day = 0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
  events[2].end.hour = 0;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  events[2].end.minute = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
  events[2].end.second = 25;
 8000b7a:	2319      	movs	r3, #25
 8000b7c:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59

  calendar_setEvents(events, 3);
 8000b80:	f107 0320 	add.w	r3, r7, #32
 8000b84:	2103      	movs	r1, #3
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fd12 	bl	80005b0 <calendar_setEvents>

  // start calendar
//  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
//  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
  calendar_start();
 8000b8c:	f7ff fd26 	bl	80005dc <calendar_start>

  // begin listening for messages from desktop
  uartBasic_RX_IT();
 8000b90:	f000 fd20 	bl	80015d4 <uartBasic_RX_IT>

  char messageHeader[UART_MESSAGE_HEADER_SIZE];
  char messageBody[UART_MESSAGE_BODY_SIZE];
  bool messageStatus;
  int messageCount = 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  int timeSeconds = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  int timeMinutes = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  while (1)
  {
	  // handle a calendar alarm event
	  calendar_handleAlarm();
 8000ba6:	f7ff fd35 	bl	8000614 <calendar_handleAlarm>

	  // check for message in the process queue
	  messageStatus = uartBasic_get_RX(messageHeader, messageBody);
 8000baa:	463a      	mov	r2, r7
 8000bac:	f107 031c 	add.w	r3, r7, #28
 8000bb0:	4611      	mov	r1, r2
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f000 fd48 	bl	8001648 <uartBasic_get_RX>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef

	  // if message present, handle message
	  if (messageStatus == true) {
 8000bbe:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d00d      	beq.n	8000be2 <main+0x18a>
		  // echo back to computer
		  uartBasic_TX_Poll(messageHeader, messageBody);
 8000bc6:	463a      	mov	r2, r7
 8000bc8:	f107 031c 	add.w	r3, r7, #28
 8000bcc:	4611      	mov	r1, r2
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 fd14 	bl	80015fc <uartBasic_TX_Poll>
		  messageCount++;
 8000bd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8000bd8:	3301      	adds	r3, #1
 8000bda:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
		  uartBasic_RX_IT();
 8000bde:	f000 fcf9 	bl	80015d4 <uartBasic_RX_IT>
	  }

	  calendar_getDateTime(&now);
 8000be2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff fcc8 	bl	800057c <calendar_getDateTime>
	  memset(messageBody,0,UART_MESSAGE_BODY_SIZE);
 8000bec:	463b      	mov	r3, r7
 8000bee:	221c      	movs	r2, #28
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f005 fa12 	bl	800601c <memset>
	  snprintf(messageBody, UART_MESSAGE_BODY_SIZE, "20%02d/%02d/%02d  %02d:%02d:%02d\n", now.year, now.month, now.day, now.hour, now.minute, now.second);
 8000bf8:	f897 30e8 	ldrb.w	r3, [r7, #232]	; 0xe8
 8000bfc:	461e      	mov	r6, r3
 8000bfe:	f897 30e9 	ldrb.w	r3, [r7, #233]	; 0xe9
 8000c02:	f897 20ea 	ldrb.w	r2, [r7, #234]	; 0xea
 8000c06:	f897 10eb 	ldrb.w	r1, [r7, #235]	; 0xeb
 8000c0a:	f897 00ec 	ldrb.w	r0, [r7, #236]	; 0xec
 8000c0e:	4604      	mov	r4, r0
 8000c10:	f897 00ed 	ldrb.w	r0, [r7, #237]	; 0xed
 8000c14:	4605      	mov	r5, r0
 8000c16:	4638      	mov	r0, r7
 8000c18:	9504      	str	r5, [sp, #16]
 8000c1a:	9403      	str	r4, [sp, #12]
 8000c1c:	9102      	str	r1, [sp, #8]
 8000c1e:	9201      	str	r2, [sp, #4]
 8000c20:	9300      	str	r3, [sp, #0]
 8000c22:	4633      	mov	r3, r6
 8000c24:	4a12      	ldr	r2, [pc, #72]	; (8000c70 <main+0x218>)
 8000c26:	211c      	movs	r1, #28
 8000c28:	f005 fa00 	bl	800602c <sniprintf>
	  uartBasic_TX_Poll("TIME", messageBody);
 8000c2c:	463b      	mov	r3, r7
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4810      	ldr	r0, [pc, #64]	; (8000c74 <main+0x21c>)
 8000c32:	f000 fce3 	bl	80015fc <uartBasic_TX_Poll>
	  timeSeconds++;
 8000c36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
	  timeMinutes++;
 8000c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8000c44:	3301      	adds	r3, #1
 8000c46:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4

	  long int i = 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
	  while (i < 65535*2)
 8000c50:	e004      	b.n	8000c5c <main+0x204>
		  i++;
 8000c52:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8000c56:	3301      	adds	r3, #1
 8000c58:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
	  while (i < 65535*2)
 8000c5c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8000c60:	4a05      	ldr	r2, [pc, #20]	; (8000c78 <main+0x220>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	ddf5      	ble.n	8000c52 <main+0x1fa>
  {
 8000c66:	e79e      	b.n	8000ba6 <main+0x14e>
 8000c68:	20000198 	.word	0x20000198
 8000c6c:	20000160 	.word	0x20000160
 8000c70:	0800694c 	.word	0x0800694c
 8000c74:	08006970 	.word	0x08006970
 8000c78:	0001fffd 	.word	0x0001fffd

08000c7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b09a      	sub	sp, #104	; 0x68
 8000c80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c82:	f107 0320 	add.w	r3, r7, #32
 8000c86:	2248      	movs	r2, #72	; 0x48
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f005 f9c6 	bl	800601c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
 8000c9c:	611a      	str	r2, [r3, #16]
 8000c9e:	615a      	str	r2, [r3, #20]
 8000ca0:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000ca2:	f001 f93b 	bl	8001f1c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f7ff fe56 	bl	8000958 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000cac:	4b21      	ldr	r3, [pc, #132]	; (8000d34 <SystemClock_Config+0xb8>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000cb4:	4a1f      	ldr	r2, [pc, #124]	; (8000d34 <SystemClock_Config+0xb8>)
 8000cb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cba:	6013      	str	r3, [r2, #0]
 8000cbc:	4b1d      	ldr	r3, [pc, #116]	; (8000d34 <SystemClock_Config+0xb8>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000cc4:	603b      	str	r3, [r7, #0]
 8000cc6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000cc8:	232c      	movs	r3, #44	; 0x2c
 8000cca:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000ccc:	2381      	movs	r3, #129	; 0x81
 8000cce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000cd8:	2360      	movs	r3, #96	; 0x60
 8000cda:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ce8:	f107 0320 	add.w	r3, r7, #32
 8000cec:	4618      	mov	r0, r3
 8000cee:	f001 fbff 	bl	80024f0 <HAL_RCC_OscConfig>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000cf8:	f000 f91f 	bl	8000f3a <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK2
 8000cfc:	236f      	movs	r3, #111	; 0x6f
 8000cfe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000d00:	2300      	movs	r3, #0
 8000d02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d04:	2300      	movs	r3, #0
 8000d06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000d10:	2300      	movs	r3, #0
 8000d12:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000d14:	2300      	movs	r3, #0
 8000d16:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d18:	1d3b      	adds	r3, r7, #4
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f001 ff69 	bl	8002bf4 <HAL_RCC_ClockConfig>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000d28:	f000 f907 	bl	8000f3a <Error_Handler>
  }
}
 8000d2c:	bf00      	nop
 8000d2e:	3768      	adds	r7, #104	; 0x68
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	58000400 	.word	0x58000400

08000d38 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b092      	sub	sp, #72	; 0x48
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d3e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	609a      	str	r2, [r3, #8]
 8000d4a:	60da      	str	r2, [r3, #12]
 8000d4c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000d4e:	2300      	movs	r3, #0
 8000d50:	633b      	str	r3, [r7, #48]	; 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8000d52:	1d3b      	adds	r3, r7, #4
 8000d54:	222c      	movs	r2, #44	; 0x2c
 8000d56:	2100      	movs	r1, #0
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f005 f95f 	bl	800601c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d5e:	4b43      	ldr	r3, [pc, #268]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d60:	4a43      	ldr	r2, [pc, #268]	; (8000e70 <MX_RTC_Init+0x138>)
 8000d62:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d64:	4b41      	ldr	r3, [pc, #260]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d6a:	4b40      	ldr	r3, [pc, #256]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d6c:	227f      	movs	r2, #127	; 0x7f
 8000d6e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d70:	4b3e      	ldr	r3, [pc, #248]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d72:	22ff      	movs	r2, #255	; 0xff
 8000d74:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d76:	4b3d      	ldr	r3, [pc, #244]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000d7c:	4b3b      	ldr	r3, [pc, #236]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d82:	4b3a      	ldr	r3, [pc, #232]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d88:	4b38      	ldr	r3, [pc, #224]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d8e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000d90:	4b36      	ldr	r3, [pc, #216]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8000d96:	4b35      	ldr	r3, [pc, #212]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d9c:	4833      	ldr	r0, [pc, #204]	; (8000e6c <MX_RTC_Init+0x134>)
 8000d9e:	f002 fc03 	bl	80035a8 <HAL_RTC_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000da8:	f000 f8c7 	bl	8000f3a <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  sTime.Minutes = 0x0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  sTime.Seconds = 0x0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000dc6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000dca:	2201      	movs	r2, #1
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4827      	ldr	r0, [pc, #156]	; (8000e6c <MX_RTC_Init+0x134>)
 8000dd0:	f002 fc6c 	bl	80036ac <HAL_RTC_SetTime>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_RTC_Init+0xa6>
  {
    Error_Handler();
 8000dda:	f000 f8ae 	bl	8000f3a <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000dde:	2301      	movs	r3, #1
 8000de0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8000de4:	2301      	movs	r3, #1
 8000de6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sDate.Date = 0x1;
 8000dea:	2301      	movs	r3, #1
 8000dec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sDate.Year = 0x0;
 8000df0:	2300      	movs	r3, #0
 8000df2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000df6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	481b      	ldr	r0, [pc, #108]	; (8000e6c <MX_RTC_Init+0x134>)
 8000e00:	f002 fd52 	bl	80038a8 <HAL_RTC_SetDate>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_RTC_Init+0xd6>
  {
    Error_Handler();
 8000e0a:	f000 f896 	bl	8000f3a <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e22:	2300      	movs	r3, #0
 8000e24:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e32:	2301      	movs	r3, #1
 8000e34:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000e38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	2201      	movs	r2, #1
 8000e42:	4619      	mov	r1, r3
 8000e44:	4809      	ldr	r0, [pc, #36]	; (8000e6c <MX_RTC_Init+0x134>)
 8000e46:	f002 fe03 	bl	8003a50 <HAL_RTC_SetAlarm_IT>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_RTC_Init+0x11c>
  {
    Error_Handler();
 8000e50:	f000 f873 	bl	8000f3a <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000e54:	2200      	movs	r2, #0
 8000e56:	2100      	movs	r1, #0
 8000e58:	202a      	movs	r0, #42	; 0x2a
 8000e5a:	f000 fe0e 	bl	8001a7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000e5e:	202a      	movs	r0, #42	; 0x2a
 8000e60:	f000 fe25 	bl	8001aae <HAL_NVIC_EnableIRQ>
  /* USER CODE END RTC_Init 2 */

}
 8000e64:	bf00      	nop
 8000e66:	3748      	adds	r7, #72	; 0x48
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000160 	.word	0x20000160
 8000e70:	40002800 	.word	0x40002800

08000e74 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e78:	4b27      	ldr	r3, [pc, #156]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000e7a:	4a28      	ldr	r2, [pc, #160]	; (8000f1c <MX_USART2_UART_Init+0xa8>)
 8000e7c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000e7e:	4b26      	ldr	r3, [pc, #152]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000e80:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000e84:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e86:	4b24      	ldr	r3, [pc, #144]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000e8c:	4b22      	ldr	r3, [pc, #136]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000e8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e92:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_ODD;
 8000e94:	4b20      	ldr	r3, [pc, #128]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000e96:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000e9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e9c:	4b1e      	ldr	r3, [pc, #120]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ea2:	4b1d      	ldr	r3, [pc, #116]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ea8:	4b1b      	ldr	r3, [pc, #108]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000eae:	4b1a      	ldr	r3, [pc, #104]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000eb4:	4b18      	ldr	r3, [pc, #96]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000eba:	4b17      	ldr	r3, [pc, #92]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000ebc:	2230      	movs	r2, #48	; 0x30
 8000ebe:	629a      	str	r2, [r3, #40]	; 0x28
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000ec0:	4b15      	ldr	r3, [pc, #84]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000ec2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ec6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000ec8:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000eca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ece:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ed0:	4811      	ldr	r0, [pc, #68]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000ed2:	f002 ffef 	bl	8003eb4 <HAL_UART_Init>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000edc:	f000 f82d 	bl	8000f3a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	480d      	ldr	r0, [pc, #52]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000ee4:	f004 ff99 	bl	8005e1a <HAL_UARTEx_SetTxFifoThreshold>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000eee:	f000 f824 	bl	8000f3a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	4808      	ldr	r0, [pc, #32]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000ef6:	f004 ffce 	bl	8005e96 <HAL_UARTEx_SetRxFifoThreshold>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8000f00:	f000 f81b 	bl	8000f3a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000f04:	4804      	ldr	r0, [pc, #16]	; (8000f18 <MX_USART2_UART_Init+0xa4>)
 8000f06:	f004 ff50 	bl	8005daa <HAL_UARTEx_DisableFifoMode>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_USART2_UART_Init+0xa0>
  {
    Error_Handler();
 8000f10:	f000 f813 	bl	8000f3a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20000198 	.word	0x20000198
 8000f1c:	40004400 	.word	0x40004400

08000f20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f24:	2001      	movs	r0, #1
 8000f26:	f7ff fd2c 	bl	8000982 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2a:	2004      	movs	r0, #4
 8000f2c:	f7ff fd29 	bl	8000982 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f30:	2002      	movs	r0, #2
 8000f32:	f7ff fd26 	bl	8000982 <LL_AHB2_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f3e:	b672      	cpsid	i
}
 8000f40:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f42:	e7fe      	b.n	8000f42 <Error_Handler+0x8>

08000f44 <rtcAlarmControl_init>:


/*
 *
 */
void rtcAlarmControl_init(RTC_HandleTypeDef* hrtc) {
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	_rtc_handle = hrtc;
 8000f4c:	4a03      	ldr	r2, [pc, #12]	; (8000f5c <rtcAlarmControl_init+0x18>)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6013      	str	r3, [r2, #0]
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr
 8000f5c:	2000022c 	.word	0x2000022c

08000f60 <setDateTime>:


/*
 *
 */
void setDateTime(uint8_t year, uint8_t month, uint8_t day, uint8_t hour, uint8_t minute, uint8_t second) {
 8000f60:	b590      	push	{r4, r7, lr}
 8000f62:	b089      	sub	sp, #36	; 0x24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4604      	mov	r4, r0
 8000f68:	4608      	mov	r0, r1
 8000f6a:	4611      	mov	r1, r2
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4623      	mov	r3, r4
 8000f70:	71fb      	strb	r3, [r7, #7]
 8000f72:	4603      	mov	r3, r0
 8000f74:	71bb      	strb	r3, [r7, #6]
 8000f76:	460b      	mov	r3, r1
 8000f78:	717b      	strb	r3, [r7, #5]
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	713b      	strb	r3, [r7, #4]
  RTC_DateTypeDef date;
  RTC_TimeTypeDef time;

  date.Year = ((year/10) << 4) | (year % 10);
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	4a5a      	ldr	r2, [pc, #360]	; (80010ec <setDateTime+0x18c>)
 8000f82:	fba2 2303 	umull	r2, r3, r2, r3
 8000f86:	08db      	lsrs	r3, r3, #3
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	011b      	lsls	r3, r3, #4
 8000f8c:	b258      	sxtb	r0, r3
 8000f8e:	79fa      	ldrb	r2, [r7, #7]
 8000f90:	4b56      	ldr	r3, [pc, #344]	; (80010ec <setDateTime+0x18c>)
 8000f92:	fba3 1302 	umull	r1, r3, r3, r2
 8000f96:	08d9      	lsrs	r1, r3, #3
 8000f98:	460b      	mov	r3, r1
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	440b      	add	r3, r1
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	b25b      	sxtb	r3, r3
 8000fa6:	4303      	orrs	r3, r0
 8000fa8:	b25b      	sxtb	r3, r3
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	77fb      	strb	r3, [r7, #31]
  date.Month = ((month/10) << 4) | (month % 10);
 8000fae:	79bb      	ldrb	r3, [r7, #6]
 8000fb0:	4a4e      	ldr	r2, [pc, #312]	; (80010ec <setDateTime+0x18c>)
 8000fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb6:	08db      	lsrs	r3, r3, #3
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	011b      	lsls	r3, r3, #4
 8000fbc:	b258      	sxtb	r0, r3
 8000fbe:	79ba      	ldrb	r2, [r7, #6]
 8000fc0:	4b4a      	ldr	r3, [pc, #296]	; (80010ec <setDateTime+0x18c>)
 8000fc2:	fba3 1302 	umull	r1, r3, r3, r2
 8000fc6:	08d9      	lsrs	r1, r3, #3
 8000fc8:	460b      	mov	r3, r1
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	440b      	add	r3, r1
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	b25b      	sxtb	r3, r3
 8000fd6:	4303      	orrs	r3, r0
 8000fd8:	b25b      	sxtb	r3, r3
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	777b      	strb	r3, [r7, #29]
  date.Date = ((day/10) << 4) | (day % 10);
 8000fde:	797b      	ldrb	r3, [r7, #5]
 8000fe0:	4a42      	ldr	r2, [pc, #264]	; (80010ec <setDateTime+0x18c>)
 8000fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe6:	08db      	lsrs	r3, r3, #3
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	011b      	lsls	r3, r3, #4
 8000fec:	b258      	sxtb	r0, r3
 8000fee:	797a      	ldrb	r2, [r7, #5]
 8000ff0:	4b3e      	ldr	r3, [pc, #248]	; (80010ec <setDateTime+0x18c>)
 8000ff2:	fba3 1302 	umull	r1, r3, r3, r2
 8000ff6:	08d9      	lsrs	r1, r3, #3
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	440b      	add	r3, r1
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	b2db      	uxtb	r3, r3
 8001004:	b25b      	sxtb	r3, r3
 8001006:	4303      	orrs	r3, r0
 8001008:	b25b      	sxtb	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	77bb      	strb	r3, [r7, #30]
  date.WeekDay = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	773b      	strb	r3, [r7, #28]
  time.Hours = ((hour/10) << 4) | (hour % 10);
 8001012:	793b      	ldrb	r3, [r7, #4]
 8001014:	4a35      	ldr	r2, [pc, #212]	; (80010ec <setDateTime+0x18c>)
 8001016:	fba2 2303 	umull	r2, r3, r2, r3
 800101a:	08db      	lsrs	r3, r3, #3
 800101c:	b2db      	uxtb	r3, r3
 800101e:	011b      	lsls	r3, r3, #4
 8001020:	b258      	sxtb	r0, r3
 8001022:	793a      	ldrb	r2, [r7, #4]
 8001024:	4b31      	ldr	r3, [pc, #196]	; (80010ec <setDateTime+0x18c>)
 8001026:	fba3 1302 	umull	r1, r3, r3, r2
 800102a:	08d9      	lsrs	r1, r3, #3
 800102c:	460b      	mov	r3, r1
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	440b      	add	r3, r1
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	b2db      	uxtb	r3, r3
 8001038:	b25b      	sxtb	r3, r3
 800103a:	4303      	orrs	r3, r0
 800103c:	b25b      	sxtb	r3, r3
 800103e:	b2db      	uxtb	r3, r3
 8001040:	723b      	strb	r3, [r7, #8]
  time.Minutes = ((minute/10) << 4) | (minute % 10);
 8001042:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001046:	4a29      	ldr	r2, [pc, #164]	; (80010ec <setDateTime+0x18c>)
 8001048:	fba2 2303 	umull	r2, r3, r2, r3
 800104c:	08db      	lsrs	r3, r3, #3
 800104e:	b2db      	uxtb	r3, r3
 8001050:	011b      	lsls	r3, r3, #4
 8001052:	b258      	sxtb	r0, r3
 8001054:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001058:	4b24      	ldr	r3, [pc, #144]	; (80010ec <setDateTime+0x18c>)
 800105a:	fba3 1302 	umull	r1, r3, r3, r2
 800105e:	08d9      	lsrs	r1, r3, #3
 8001060:	460b      	mov	r3, r1
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	440b      	add	r3, r1
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	b2db      	uxtb	r3, r3
 800106c:	b25b      	sxtb	r3, r3
 800106e:	4303      	orrs	r3, r0
 8001070:	b25b      	sxtb	r3, r3
 8001072:	b2db      	uxtb	r3, r3
 8001074:	727b      	strb	r3, [r7, #9]
  time.Seconds = ((second/10) << 4) | (second % 10);
 8001076:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800107a:	4a1c      	ldr	r2, [pc, #112]	; (80010ec <setDateTime+0x18c>)
 800107c:	fba2 2303 	umull	r2, r3, r2, r3
 8001080:	08db      	lsrs	r3, r3, #3
 8001082:	b2db      	uxtb	r3, r3
 8001084:	011b      	lsls	r3, r3, #4
 8001086:	b258      	sxtb	r0, r3
 8001088:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800108c:	4b17      	ldr	r3, [pc, #92]	; (80010ec <setDateTime+0x18c>)
 800108e:	fba3 1302 	umull	r1, r3, r3, r2
 8001092:	08d9      	lsrs	r1, r3, #3
 8001094:	460b      	mov	r3, r1
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	440b      	add	r3, r1
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	b25b      	sxtb	r3, r3
 80010a2:	4303      	orrs	r3, r0
 80010a4:	b25b      	sxtb	r3, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	72bb      	strb	r3, [r7, #10]

  // Set the date.
  if (HAL_RTC_SetDate(_rtc_handle, &date, RTC_FORMAT) != HAL_OK) {
 80010aa:	4b11      	ldr	r3, [pc, #68]	; (80010f0 <setDateTime+0x190>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f107 011c 	add.w	r1, r7, #28
 80010b2:	2201      	movs	r2, #1
 80010b4:	4618      	mov	r0, r3
 80010b6:	f002 fbf7 	bl	80038a8 <HAL_RTC_SetDate>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d002      	beq.n	80010c6 <setDateTime+0x166>
  __ASM volatile ("cpsid i" : : : "memory");
 80010c0:	b672      	cpsid	i
}
 80010c2:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 80010c4:	e7fe      	b.n	80010c4 <setDateTime+0x164>
  }

  // Set the time.
  if (HAL_RTC_SetTime(_rtc_handle, &time, RTC_FORMAT) != HAL_OK) {
 80010c6:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <setDateTime+0x190>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f107 0108 	add.w	r1, r7, #8
 80010ce:	2201      	movs	r2, #1
 80010d0:	4618      	mov	r0, r3
 80010d2:	f002 faeb 	bl	80036ac <HAL_RTC_SetTime>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d002      	beq.n	80010e2 <setDateTime+0x182>
  __ASM volatile ("cpsid i" : : : "memory");
 80010dc:	b672      	cpsid	i
}
 80010de:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 80010e0:	e7fe      	b.n	80010e0 <setDateTime+0x180>
  }
}
 80010e2:	bf00      	nop
 80010e4:	3724      	adds	r7, #36	; 0x24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd90      	pop	{r4, r7, pc}
 80010ea:	bf00      	nop
 80010ec:	cccccccd 	.word	0xcccccccd
 80010f0:	2000022c 	.word	0x2000022c

080010f4 <getDateTime>:


/*
 *
 */
void getDateTime(uint8_t* year, uint8_t* month, uint8_t* day, uint8_t* hour, uint8_t* minute, uint8_t* second) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08a      	sub	sp, #40	; 0x28
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	60b9      	str	r1, [r7, #8]
 80010fe:	607a      	str	r2, [r7, #4]
 8001100:	603b      	str	r3, [r7, #0]
  RTC_TimeTypeDef time = {0};
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
 800110c:	609a      	str	r2, [r3, #8]
 800110e:	60da      	str	r2, [r3, #12]
 8001110:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef date = {0};
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]

  // Get the time and the date.
  if(HAL_RTC_GetTime(_rtc_handle, &time, RTC_FORMAT) != HAL_OK) {
 8001116:	4b40      	ldr	r3, [pc, #256]	; (8001218 <getDateTime+0x124>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f107 0114 	add.w	r1, r7, #20
 800111e:	2201      	movs	r2, #1
 8001120:	4618      	mov	r0, r3
 8001122:	f002 fb5f 	bl	80037e4 <HAL_RTC_GetTime>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d002      	beq.n	8001132 <getDateTime+0x3e>
  __ASM volatile ("cpsid i" : : : "memory");
 800112c:	b672      	cpsid	i
}
 800112e:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 8001130:	e7fe      	b.n	8001130 <getDateTime+0x3c>
  }
  if(HAL_RTC_GetDate(_rtc_handle, &date, RTC_FORMAT) != HAL_OK) {
 8001132:	4b39      	ldr	r3, [pc, #228]	; (8001218 <getDateTime+0x124>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f107 0110 	add.w	r1, r7, #16
 800113a:	2201      	movs	r2, #1
 800113c:	4618      	mov	r0, r3
 800113e:	f002 fc39 	bl	80039b4 <HAL_RTC_GetDate>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d002      	beq.n	800114e <getDateTime+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001148:	b672      	cpsid	i
}
 800114a:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 800114c:	e7fe      	b.n	800114c <getDateTime+0x58>
  }

  // Return through parameters
  *year = ((date.Year & 0xF0) >> 4) * 10 + (date.Year & 0x0F);
 800114e:	7cfb      	ldrb	r3, [r7, #19]
 8001150:	091b      	lsrs	r3, r3, #4
 8001152:	b2db      	uxtb	r3, r3
 8001154:	461a      	mov	r2, r3
 8001156:	0092      	lsls	r2, r2, #2
 8001158:	4413      	add	r3, r2
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	b2da      	uxtb	r2, r3
 800115e:	7cfb      	ldrb	r3, [r7, #19]
 8001160:	f003 030f 	and.w	r3, r3, #15
 8001164:	b2db      	uxtb	r3, r3
 8001166:	4413      	add	r3, r2
 8001168:	b2da      	uxtb	r2, r3
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	701a      	strb	r2, [r3, #0]
  *month = ((date.Month & 0xF0) >> 4) * 10 + (date.Month & 0x0F);
 800116e:	7c7b      	ldrb	r3, [r7, #17]
 8001170:	091b      	lsrs	r3, r3, #4
 8001172:	b2db      	uxtb	r3, r3
 8001174:	461a      	mov	r2, r3
 8001176:	0092      	lsls	r2, r2, #2
 8001178:	4413      	add	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	b2da      	uxtb	r2, r3
 800117e:	7c7b      	ldrb	r3, [r7, #17]
 8001180:	f003 030f 	and.w	r3, r3, #15
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4413      	add	r3, r2
 8001188:	b2da      	uxtb	r2, r3
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	701a      	strb	r2, [r3, #0]
  *day = ((date.Date & 0xF0) >> 4) * 10 + (date.Date & 0x0F);
 800118e:	7cbb      	ldrb	r3, [r7, #18]
 8001190:	091b      	lsrs	r3, r3, #4
 8001192:	b2db      	uxtb	r3, r3
 8001194:	461a      	mov	r2, r3
 8001196:	0092      	lsls	r2, r2, #2
 8001198:	4413      	add	r3, r2
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	b2da      	uxtb	r2, r3
 800119e:	7cbb      	ldrb	r3, [r7, #18]
 80011a0:	f003 030f 	and.w	r3, r3, #15
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	4413      	add	r3, r2
 80011a8:	b2da      	uxtb	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	701a      	strb	r2, [r3, #0]
  *hour = ((time.Hours & 0xF0) >> 4) * 10 + (time.Hours & 0x0F);
 80011ae:	7d3b      	ldrb	r3, [r7, #20]
 80011b0:	091b      	lsrs	r3, r3, #4
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	461a      	mov	r2, r3
 80011b6:	0092      	lsls	r2, r2, #2
 80011b8:	4413      	add	r3, r2
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	7d3b      	ldrb	r3, [r7, #20]
 80011c0:	f003 030f 	and.w	r3, r3, #15
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	4413      	add	r3, r2
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	701a      	strb	r2, [r3, #0]
  *minute = ((time.Minutes & 0xF0) >> 4) * 10 + (time.Minutes & 0x0F);
 80011ce:	7d7b      	ldrb	r3, [r7, #21]
 80011d0:	091b      	lsrs	r3, r3, #4
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	461a      	mov	r2, r3
 80011d6:	0092      	lsls	r2, r2, #2
 80011d8:	4413      	add	r3, r2
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	7d7b      	ldrb	r3, [r7, #21]
 80011e0:	f003 030f 	and.w	r3, r3, #15
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	4413      	add	r3, r2
 80011e8:	b2da      	uxtb	r2, r3
 80011ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011ec:	701a      	strb	r2, [r3, #0]
  *second = ((time.Seconds & 0xF0) >> 4) * 10 + (time.Seconds & 0x0F);
 80011ee:	7dbb      	ldrb	r3, [r7, #22]
 80011f0:	091b      	lsrs	r3, r3, #4
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	461a      	mov	r2, r3
 80011f6:	0092      	lsls	r2, r2, #2
 80011f8:	4413      	add	r3, r2
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	7dbb      	ldrb	r3, [r7, #22]
 8001200:	f003 030f 	and.w	r3, r3, #15
 8001204:	b2db      	uxtb	r3, r3
 8001206:	4413      	add	r3, r2
 8001208:	b2da      	uxtb	r2, r3
 800120a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800120c:	701a      	strb	r2, [r3, #0]
}
 800120e:	bf00      	nop
 8001210:	3728      	adds	r7, #40	; 0x28
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000022c 	.word	0x2000022c

0800121c <setAlarm_A>:


/*
 *
 */
void setAlarm_A(uint8_t day, uint8_t hour, uint8_t minute, uint8_t second) {
 800121c:	b590      	push	{r4, r7, lr}
 800121e:	b08f      	sub	sp, #60	; 0x3c
 8001220:	af00      	add	r7, sp, #0
 8001222:	4604      	mov	r4, r0
 8001224:	4608      	mov	r0, r1
 8001226:	4611      	mov	r1, r2
 8001228:	461a      	mov	r2, r3
 800122a:	4623      	mov	r3, r4
 800122c:	71fb      	strb	r3, [r7, #7]
 800122e:	4603      	mov	r3, r0
 8001230:	71bb      	strb	r3, [r7, #6]
 8001232:	460b      	mov	r3, r1
 8001234:	717b      	strb	r3, [r7, #5]
 8001236:	4613      	mov	r3, r2
 8001238:	713b      	strb	r3, [r7, #4]
  RTC_AlarmTypeDef alarm = {0};
 800123a:	f107 030c 	add.w	r3, r7, #12
 800123e:	222c      	movs	r2, #44	; 0x2c
 8001240:	2100      	movs	r1, #0
 8001242:	4618      	mov	r0, r3
 8001244:	f004 feea 	bl	800601c <memset>

  alarm.AlarmDateWeekDay = ((day/10) << 4) | (day % 10);
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	4a40      	ldr	r2, [pc, #256]	; (800134c <setAlarm_A+0x130>)
 800124c:	fba2 2303 	umull	r2, r3, r2, r3
 8001250:	08db      	lsrs	r3, r3, #3
 8001252:	b2db      	uxtb	r3, r3
 8001254:	011b      	lsls	r3, r3, #4
 8001256:	b258      	sxtb	r0, r3
 8001258:	79fa      	ldrb	r2, [r7, #7]
 800125a:	4b3c      	ldr	r3, [pc, #240]	; (800134c <setAlarm_A+0x130>)
 800125c:	fba3 1302 	umull	r1, r3, r3, r2
 8001260:	08d9      	lsrs	r1, r3, #3
 8001262:	460b      	mov	r3, r1
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	440b      	add	r3, r1
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	b2db      	uxtb	r3, r3
 800126e:	b25b      	sxtb	r3, r3
 8001270:	4303      	orrs	r3, r0
 8001272:	b25b      	sxtb	r3, r3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  alarm.AlarmTime.Hours = ((hour/10) << 4) | (hour % 10);
 800127a:	79bb      	ldrb	r3, [r7, #6]
 800127c:	4a33      	ldr	r2, [pc, #204]	; (800134c <setAlarm_A+0x130>)
 800127e:	fba2 2303 	umull	r2, r3, r2, r3
 8001282:	08db      	lsrs	r3, r3, #3
 8001284:	b2db      	uxtb	r3, r3
 8001286:	011b      	lsls	r3, r3, #4
 8001288:	b258      	sxtb	r0, r3
 800128a:	79ba      	ldrb	r2, [r7, #6]
 800128c:	4b2f      	ldr	r3, [pc, #188]	; (800134c <setAlarm_A+0x130>)
 800128e:	fba3 1302 	umull	r1, r3, r3, r2
 8001292:	08d9      	lsrs	r1, r3, #3
 8001294:	460b      	mov	r3, r1
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	440b      	add	r3, r1
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	b25b      	sxtb	r3, r3
 80012a2:	4303      	orrs	r3, r0
 80012a4:	b25b      	sxtb	r3, r3
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	733b      	strb	r3, [r7, #12]
  alarm.AlarmTime.Minutes = ((minute/10) << 4) | (minute % 10);
 80012aa:	797b      	ldrb	r3, [r7, #5]
 80012ac:	4a27      	ldr	r2, [pc, #156]	; (800134c <setAlarm_A+0x130>)
 80012ae:	fba2 2303 	umull	r2, r3, r2, r3
 80012b2:	08db      	lsrs	r3, r3, #3
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	011b      	lsls	r3, r3, #4
 80012b8:	b258      	sxtb	r0, r3
 80012ba:	797a      	ldrb	r2, [r7, #5]
 80012bc:	4b23      	ldr	r3, [pc, #140]	; (800134c <setAlarm_A+0x130>)
 80012be:	fba3 1302 	umull	r1, r3, r3, r2
 80012c2:	08d9      	lsrs	r1, r3, #3
 80012c4:	460b      	mov	r3, r1
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	440b      	add	r3, r1
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	b25b      	sxtb	r3, r3
 80012d2:	4303      	orrs	r3, r0
 80012d4:	b25b      	sxtb	r3, r3
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	737b      	strb	r3, [r7, #13]
  alarm.AlarmTime.Seconds = ((second/10) << 4) | (second % 10);
 80012da:	793b      	ldrb	r3, [r7, #4]
 80012dc:	4a1b      	ldr	r2, [pc, #108]	; (800134c <setAlarm_A+0x130>)
 80012de:	fba2 2303 	umull	r2, r3, r2, r3
 80012e2:	08db      	lsrs	r3, r3, #3
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	011b      	lsls	r3, r3, #4
 80012e8:	b258      	sxtb	r0, r3
 80012ea:	793a      	ldrb	r2, [r7, #4]
 80012ec:	4b17      	ldr	r3, [pc, #92]	; (800134c <setAlarm_A+0x130>)
 80012ee:	fba3 1302 	umull	r1, r3, r3, r2
 80012f2:	08d9      	lsrs	r1, r3, #3
 80012f4:	460b      	mov	r3, r1
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	440b      	add	r3, r1
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	b25b      	sxtb	r3, r3
 8001302:	4303      	orrs	r3, r0
 8001304:	b25b      	sxtb	r3, r3
 8001306:	b2db      	uxtb	r3, r3
 8001308:	73bb      	strb	r3, [r7, #14]
  alarm.AlarmTime.SubSeconds = 0x0;
 800130a:	2300      	movs	r3, #0
 800130c:	613b      	str	r3, [r7, #16]
  alarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800130e:	2300      	movs	r3, #0
 8001310:	61bb      	str	r3, [r7, #24]
  alarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001312:	2300      	movs	r3, #0
 8001314:	61fb      	str	r3, [r7, #28]
  alarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001316:	2300      	movs	r3, #0
 8001318:	623b      	str	r3, [r7, #32]
  alarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
  alarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800131e:	2300      	movs	r3, #0
 8001320:	62fb      	str	r3, [r7, #44]	; 0x2c
  alarm.Alarm = RTC_ALARM_A;
 8001322:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001326:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RTC_SetAlarm_IT(_rtc_handle, &alarm, RTC_FORMAT) != HAL_OK)
 8001328:	4b09      	ldr	r3, [pc, #36]	; (8001350 <setAlarm_A+0x134>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f107 010c 	add.w	r1, r7, #12
 8001330:	2201      	movs	r2, #1
 8001332:	4618      	mov	r0, r3
 8001334:	f002 fb8c 	bl	8003a50 <HAL_RTC_SetAlarm_IT>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d002      	beq.n	8001344 <setAlarm_A+0x128>
  __ASM volatile ("cpsid i" : : : "memory");
 800133e:	b672      	cpsid	i
}
 8001340:	bf00      	nop
  {
    __disable_irq();
    while (1)
    	(void)0;
 8001342:	e7fe      	b.n	8001342 <setAlarm_A+0x126>
  }
}
 8001344:	bf00      	nop
 8001346:	373c      	adds	r7, #60	; 0x3c
 8001348:	46bd      	mov	sp, r7
 800134a:	bd90      	pop	{r4, r7, pc}
 800134c:	cccccccd 	.word	0xcccccccd
 8001350:	2000022c 	.word	0x2000022c

08001354 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001358:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800135c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001360:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001364:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001368:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	bc80      	pop	{r7}
 8001372:	4770      	bx	lr

08001374 <LL_AHB2_GRP1_EnableClock>:
{
 8001374:	b480      	push	{r7}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800137c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001380:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001382:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4313      	orrs	r3, r2
 800138a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800138c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001390:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4013      	ands	r3, r2
 8001396:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001398:	68fb      	ldr	r3, [r7, #12]
}
 800139a:	bf00      	nop
 800139c:	3714      	adds	r7, #20
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr

080013a4 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80013ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013b0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80013b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80013bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4013      	ands	r3, r2
 80013c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013c8:	68fb      	ldr	r3, [r7, #12]
}
 80013ca:	bf00      	nop
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr

080013d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b090      	sub	sp, #64	; 0x40
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013e8:	f107 0308 	add.w	r3, r7, #8
 80013ec:	2238      	movs	r2, #56	; 0x38
 80013ee:	2100      	movs	r1, #0
 80013f0:	4618      	mov	r0, r3
 80013f2:	f004 fe13 	bl	800601c <memset>
  if(hrtc->Instance==RTC)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a0e      	ldr	r2, [pc, #56]	; (8001434 <HAL_RTC_MspInit+0x54>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d115      	bne.n	800142c <HAL_RTC_MspInit+0x4c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001400:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001404:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001406:	f44f 7300 	mov.w	r3, #512	; 0x200
 800140a:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800140c:	f107 0308 	add.w	r3, r7, #8
 8001410:	4618      	mov	r0, r3
 8001412:	f001 ffaf 	bl	8003374 <HAL_RCCEx_PeriphCLKConfig>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800141c:	f7ff fd8d 	bl	8000f3a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001420:	f7ff ff98 	bl	8001354 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001424:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001428:	f7ff ffbc 	bl	80013a4 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800142c:	bf00      	nop
 800142e:	3740      	adds	r7, #64	; 0x40
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40002800 	.word	0x40002800

08001438 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b096      	sub	sp, #88	; 0x58
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001450:	f107 030c 	add.w	r3, r7, #12
 8001454:	2238      	movs	r2, #56	; 0x38
 8001456:	2100      	movs	r1, #0
 8001458:	4618      	mov	r0, r3
 800145a:	f004 fddf 	bl	800601c <memset>
  if(huart->Instance==USART2)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a1b      	ldr	r2, [pc, #108]	; (80014d0 <HAL_UART_MspInit+0x98>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d12e      	bne.n	80014c6 <HAL_UART_MspInit+0x8e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001468:	2302      	movs	r3, #2
 800146a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800146c:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001470:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001472:	f107 030c 	add.w	r3, r7, #12
 8001476:	4618      	mov	r0, r3
 8001478:	f001 ff7c 	bl	8003374 <HAL_RCCEx_PeriphCLKConfig>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001482:	f7ff fd5a 	bl	8000f3a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001486:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800148a:	f7ff ff8b 	bl	80013a4 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	2001      	movs	r0, #1
 8001490:	f7ff ff70 	bl	8001374 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8001494:	230c      	movs	r3, #12
 8001496:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014a4:	2307      	movs	r3, #7
 80014a6:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80014ac:	4619      	mov	r1, r3
 80014ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014b2:	f000 fbd3 	bl	8001c5c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2100      	movs	r1, #0
 80014ba:	2025      	movs	r0, #37	; 0x25
 80014bc:	f000 fadd 	bl	8001a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014c0:	2025      	movs	r0, #37	; 0x25
 80014c2:	f000 faf4 	bl	8001aae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014c6:	bf00      	nop
 80014c8:	3758      	adds	r7, #88	; 0x58
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40004400 	.word	0x40004400

080014d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014d8:	e7fe      	b.n	80014d8 <NMI_Handler+0x4>

080014da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014da:	b480      	push	{r7}
 80014dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014de:	e7fe      	b.n	80014de <HardFault_Handler+0x4>

080014e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <MemManage_Handler+0x4>

080014e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ea:	e7fe      	b.n	80014ea <BusFault_Handler+0x4>

080014ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <UsageFault_Handler+0x4>

080014f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bc80      	pop	{r7}
 80014fc:	4770      	bx	lr

080014fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr

0800150a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr

08001516 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800151a:	f000 f9bb 	bl	8001894 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001528:	4802      	ldr	r0, [pc, #8]	; (8001534 <USART2_IRQHandler+0x10>)
 800152a:	f002 fde5 	bl	80040f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20000198 	.word	0x20000198

08001538 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800153c:	4802      	ldr	r0, [pc, #8]	; (8001548 <RTC_Alarm_IRQHandler+0x10>)
 800153e:	f002 fb93 	bl	8003c68 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000160 	.word	0x20000160

0800154c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001554:	4a14      	ldr	r2, [pc, #80]	; (80015a8 <_sbrk+0x5c>)
 8001556:	4b15      	ldr	r3, [pc, #84]	; (80015ac <_sbrk+0x60>)
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001560:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <_sbrk+0x64>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d102      	bne.n	800156e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001568:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <_sbrk+0x64>)
 800156a:	4a12      	ldr	r2, [pc, #72]	; (80015b4 <_sbrk+0x68>)
 800156c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <_sbrk+0x64>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	429a      	cmp	r2, r3
 800157a:	d207      	bcs.n	800158c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800157c:	f004 fd16 	bl	8005fac <__errno>
 8001580:	4603      	mov	r3, r0
 8001582:	220c      	movs	r2, #12
 8001584:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001586:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800158a:	e009      	b.n	80015a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800158c:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <_sbrk+0x64>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001592:	4b07      	ldr	r3, [pc, #28]	; (80015b0 <_sbrk+0x64>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4413      	add	r3, r2
 800159a:	4a05      	ldr	r2, [pc, #20]	; (80015b0 <_sbrk+0x64>)
 800159c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800159e:	68fb      	ldr	r3, [r7, #12]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3718      	adds	r7, #24
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20008000 	.word	0x20008000
 80015ac:	00000400 	.word	0x00000400
 80015b0:	20000230 	.word	0x20000230
 80015b4:	20000298 	.word	0x20000298

080015b8 <uartBasic_init>:

/*
 *
 */
void uartBasic_init(UART_HandleTypeDef* uartHandle)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
	// initialize structure fields
	_uartHandle = uartHandle;
 80015c0:	4a03      	ldr	r2, [pc, #12]	; (80015d0 <uartBasic_init+0x18>)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6013      	str	r3, [r2, #0]
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr
 80015d0:	20000238 	.word	0x20000238

080015d4 <uartBasic_RX_IT>:

/*
 *
 */
bool uartBasic_RX_IT(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
	// if the buffer is not full
	if (!_rxBuffer_full)
 80015d8:	4b07      	ldr	r3, [pc, #28]	; (80015f8 <uartBasic_RX_IT+0x24>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	f083 0301 	eor.w	r3, r3, #1
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d003      	beq.n	80015f0 <uartBasic_RX_IT+0x1c>
	{
		// start receiving
		_rxMessage_IT();
 80015e8:	f000 f874 	bl	80016d4 <_rxMessage_IT>

		// return success
		return true;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e000      	b.n	80015f2 <uartBasic_RX_IT+0x1e>

	// rx buffer is full
	else
	{
		// return full buffer
		return false;
 80015f0:	2300      	movs	r3, #0
	}
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	2000027d 	.word	0x2000027d

080015fc <uartBasic_TX_Poll>:
/*
 * Start transmitting message over UART.
 */
bool uartBasic_TX_Poll(char header[UART_MESSAGE_HEADER_SIZE],
		char body[UART_MESSAGE_BODY_SIZE])
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
	// if the buffer is not full
	if (!_txBuffer_full)
 8001606:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <uartBasic_TX_Poll+0x44>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	b2db      	uxtb	r3, r3
 800160c:	f083 0301 	eor.w	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d00e      	beq.n	8001634 <uartBasic_TX_Poll+0x38>
	{
		// Compose header and body into one message
		composeMessage(header, body, _txBuffer);
 8001616:	4a0b      	ldr	r2, [pc, #44]	; (8001644 <uartBasic_TX_Poll+0x48>)
 8001618:	6839      	ldr	r1, [r7, #0]
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f000 f88a 	bl	8001734 <composeMessage>
		_txBuffer_full = true;
 8001620:	4b07      	ldr	r3, [pc, #28]	; (8001640 <uartBasic_TX_Poll+0x44>)
 8001622:	2201      	movs	r2, #1
 8001624:	701a      	strb	r2, [r3, #0]

		// and send
		_txMessage_Poll();
 8001626:	f000 f86d 	bl	8001704 <_txMessage_Poll>

		// clear buffer full
		_txBuffer_full = false;
 800162a:	4b05      	ldr	r3, [pc, #20]	; (8001640 <uartBasic_TX_Poll+0x44>)
 800162c:	2200      	movs	r2, #0
 800162e:	701a      	strb	r2, [r3, #0]

		// report successfully queued
		return true;
 8001630:	2301      	movs	r3, #1
 8001632:	e000      	b.n	8001636 <uartBasic_TX_Poll+0x3a>
	}

	else
	{
		// return full buffer
		return false;
 8001634:	2300      	movs	r3, #0
	}
}
 8001636:	4618      	mov	r0, r3
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	2000027c 	.word	0x2000027c
 8001644:	2000023c 	.word	0x2000023c

08001648 <uartBasic_get_RX>:
/*
 *
 */
bool uartBasic_get_RX(char header[UART_MESSAGE_HEADER_SIZE],
		char body[UART_MESSAGE_BODY_SIZE])
{
 8001648:	b5b0      	push	{r4, r5, r7, lr}
 800164a:	b08a      	sub	sp, #40	; 0x28
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
	char message[UART_MESSAGE_SIZE];

	// if the queue is not empty
	if (_rxBuffer_full)
 8001652:	4b10      	ldr	r3, [pc, #64]	; (8001694 <uartBasic_get_RX+0x4c>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	b2db      	uxtb	r3, r3
 8001658:	2b00      	cmp	r3, #0
 800165a:	d015      	beq.n	8001688 <uartBasic_get_RX+0x40>
	{
		// retrieve message from process queue
		memcpy(message, _rxBuffer, UART_MESSAGE_SIZE*sizeof(char));
 800165c:	4b0e      	ldr	r3, [pc, #56]	; (8001698 <uartBasic_get_RX+0x50>)
 800165e:	f107 0408 	add.w	r4, r7, #8
 8001662:	461d      	mov	r5, r3
 8001664:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001666:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001668:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800166c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		_rxBuffer_full = false;
 8001670:	4b08      	ldr	r3, [pc, #32]	; (8001694 <uartBasic_get_RX+0x4c>)
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]

		// decompose header and body from message
		decomposeMessage(header, body, message);
 8001676:	f107 0308 	add.w	r3, r7, #8
 800167a:	461a      	mov	r2, r3
 800167c:	6839      	ldr	r1, [r7, #0]
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f000 f86e 	bl	8001760 <decomposeMessage>

		// report successfully dequeued
		return true;
 8001684:	2301      	movs	r3, #1
 8001686:	e000      	b.n	800168a <uartBasic_get_RX+0x42>

	// report queue is empty
	else
	{
		// report empty
		return false;
 8001688:	2300      	movs	r3, #0
	}
}
 800168a:	4618      	mov	r0, r3
 800168c:	3728      	adds	r7, #40	; 0x28
 800168e:	46bd      	mov	sp, r7
 8001690:	bdb0      	pop	{r4, r5, r7, pc}
 8001692:	bf00      	nop
 8001694:	2000027d 	.word	0x2000027d
 8001698:	2000025c 	.word	0x2000025c

0800169c <uartBasic_RX_Complete_ISR>:

/*
 *
 */
void uartBasic_RX_Complete_ISR(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
	_rxBuffer_full = true;
 80016a0:	4b03      	ldr	r3, [pc, #12]	; (80016b0 <uartBasic_RX_Complete_ISR+0x14>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]
}
 80016a6:	bf00      	nop
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	2000027d 	.word	0x2000027d

080016b4 <uartBasic_TX_Complete_ISR>:

/*
 *
 */
void uartBasic_TX_Complete_ISR(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
	_txBuffer_full = false;
 80016b8:	4b03      	ldr	r3, [pc, #12]	; (80016c8 <uartBasic_TX_Complete_ISR+0x14>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
}
 80016be:	bf00      	nop
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc80      	pop	{r7}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	2000027c 	.word	0x2000027c

080016cc <uartBasic_Error_ISR>:

/*
 *
 */
void uartBasic_Error_ISR(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
	while (1)
		(void)0; // no operation
 80016d0:	e7fe      	b.n	80016d0 <uartBasic_Error_ISR+0x4>
	...

080016d4 <_rxMessage_IT>:

/*
 *
 */
void _rxMessage_IT(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
	if (HAL_UART_Receive_IT(_uartHandle, (uint8_t*)_rxBuffer, UART_MESSAGE_SIZE) == HAL_ERROR)
 80016d8:	4b07      	ldr	r3, [pc, #28]	; (80016f8 <_rxMessage_IT+0x24>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2220      	movs	r2, #32
 80016de:	4907      	ldr	r1, [pc, #28]	; (80016fc <_rxMessage_IT+0x28>)
 80016e0:	4618      	mov	r0, r3
 80016e2:	f002 fcbd 	bl	8004060 <HAL_UART_Receive_IT>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d102      	bne.n	80016f2 <_rxMessage_IT+0x1e>
		_rxError = true;
 80016ec:	4b04      	ldr	r3, [pc, #16]	; (8001700 <_rxMessage_IT+0x2c>)
 80016ee:	2201      	movs	r2, #1
 80016f0:	701a      	strb	r2, [r3, #0]
}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20000238 	.word	0x20000238
 80016fc:	2000025c 	.word	0x2000025c
 8001700:	20000235 	.word	0x20000235

08001704 <_txMessage_Poll>:

/*
 *
 */
void _txMessage_Poll(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	if (HAL_UART_Transmit(_uartHandle, (uint8_t*)_txBuffer, UART_MESSAGE_SIZE, TX_POLL_TIMEOUT) == HAL_ERROR)
 8001708:	4b07      	ldr	r3, [pc, #28]	; (8001728 <_txMessage_Poll+0x24>)
 800170a:	6818      	ldr	r0, [r3, #0]
 800170c:	23fa      	movs	r3, #250	; 0xfa
 800170e:	2220      	movs	r2, #32
 8001710:	4906      	ldr	r1, [pc, #24]	; (800172c <_txMessage_Poll+0x28>)
 8001712:	f002 fc1f 	bl	8003f54 <HAL_UART_Transmit>
 8001716:	4603      	mov	r3, r0
 8001718:	2b01      	cmp	r3, #1
 800171a:	d102      	bne.n	8001722 <_txMessage_Poll+0x1e>
		_txError = true;
 800171c:	4b04      	ldr	r3, [pc, #16]	; (8001730 <_txMessage_Poll+0x2c>)
 800171e:	2201      	movs	r2, #1
 8001720:	701a      	strb	r2, [r3, #0]
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000238 	.word	0x20000238
 800172c:	2000023c 	.word	0x2000023c
 8001730:	20000234 	.word	0x20000234

08001734 <composeMessage>:
/*
 *
 */
void composeMessage(char header[UART_MESSAGE_HEADER_SIZE], char body[UART_MESSAGE_BODY_SIZE],
		char message[UART_MESSAGE_SIZE])
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
	memcpy(message, header, UART_MESSAGE_HEADER_SIZE*sizeof(char));
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	601a      	str	r2, [r3, #0]
	memcpy(message+UART_MESSAGE_HEADER_SIZE, body, UART_MESSAGE_BODY_SIZE*sizeof(char));
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	3304      	adds	r3, #4
 800174e:	221c      	movs	r2, #28
 8001750:	68b9      	ldr	r1, [r7, #8]
 8001752:	4618      	mov	r0, r3
 8001754:	f004 fc54 	bl	8006000 <memcpy>
}
 8001758:	bf00      	nop
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <decomposeMessage>:
/*
 *
 */
void decomposeMessage(char header[UART_MESSAGE_HEADER_SIZE], char body[UART_MESSAGE_BODY_SIZE],
		char message[UART_MESSAGE_SIZE])
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	461a      	mov	r2, r3
	memcpy(header, message, UART_MESSAGE_HEADER_SIZE*sizeof(char));
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	601a      	str	r2, [r3, #0]
	memcpy(body, message+UART_MESSAGE_HEADER_SIZE, UART_MESSAGE_BODY_SIZE*sizeof(char));
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3304      	adds	r3, #4
 800177a:	221c      	movs	r2, #28
 800177c:	4619      	mov	r1, r3
 800177e:	68b8      	ldr	r0, [r7, #8]
 8001780:	f004 fc3e 	bl	8006000 <memcpy>
}
 8001784:	bf00      	nop
 8001786:	3710      	adds	r7, #16
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800178c:	480d      	ldr	r0, [pc, #52]	; (80017c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800178e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001790:	f7fe fec8 	bl	8000524 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001794:	480c      	ldr	r0, [pc, #48]	; (80017c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001796:	490d      	ldr	r1, [pc, #52]	; (80017cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001798:	4a0d      	ldr	r2, [pc, #52]	; (80017d0 <LoopForever+0xe>)
  movs r3, #0
 800179a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800179c:	e002      	b.n	80017a4 <LoopCopyDataInit>

0800179e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800179e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017a2:	3304      	adds	r3, #4

080017a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017a8:	d3f9      	bcc.n	800179e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017aa:	4a0a      	ldr	r2, [pc, #40]	; (80017d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017ac:	4c0a      	ldr	r4, [pc, #40]	; (80017d8 <LoopForever+0x16>)
  movs r3, #0
 80017ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017b0:	e001      	b.n	80017b6 <LoopFillZerobss>

080017b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017b4:	3204      	adds	r2, #4

080017b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017b8:	d3fb      	bcc.n	80017b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80017ba:	f004 fbfd 	bl	8005fb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017be:	f7ff f94b 	bl	8000a58 <main>

080017c2 <LoopForever>:

LoopForever:
    b LoopForever
 80017c2:	e7fe      	b.n	80017c2 <LoopForever>
  ldr   r0, =_estack
 80017c4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80017c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017cc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80017d0:	08006aa0 	.word	0x08006aa0
  ldr r2, =_sbss
 80017d4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80017d8:	20000294 	.word	0x20000294

080017dc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017dc:	e7fe      	b.n	80017dc <ADC_IRQHandler>
	...

080017e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017e6:	2300      	movs	r3, #0
 80017e8:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ea:	2003      	movs	r0, #3
 80017ec:	f000 f93a 	bl	8001a64 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80017f0:	f001 fbe2 	bl	8002fb8 <HAL_RCC_GetHCLKFreq>
 80017f4:	4603      	mov	r3, r0
 80017f6:	4a09      	ldr	r2, [pc, #36]	; (800181c <HAL_Init+0x3c>)
 80017f8:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017fa:	2000      	movs	r0, #0
 80017fc:	f000 f810 	bl	8001820 <HAL_InitTick>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d002      	beq.n	800180c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	71fb      	strb	r3, [r7, #7]
 800180a:	e001      	b.n	8001810 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800180c:	f7ff fde2 	bl	80013d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001810:	79fb      	ldrb	r3, [r7, #7]
}
 8001812:	4618      	mov	r0, r3
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20000000 	.word	0x20000000

08001820 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001828:	2300      	movs	r3, #0
 800182a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800182c:	4b17      	ldr	r3, [pc, #92]	; (800188c <HAL_InitTick+0x6c>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d024      	beq.n	800187e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001834:	f001 fbc0 	bl	8002fb8 <HAL_RCC_GetHCLKFreq>
 8001838:	4602      	mov	r2, r0
 800183a:	4b14      	ldr	r3, [pc, #80]	; (800188c <HAL_InitTick+0x6c>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	4619      	mov	r1, r3
 8001840:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001844:	fbb3 f3f1 	udiv	r3, r3, r1
 8001848:	fbb2 f3f3 	udiv	r3, r2, r3
 800184c:	4618      	mov	r0, r3
 800184e:	f000 f93c 	bl	8001aca <HAL_SYSTICK_Config>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d10f      	bne.n	8001878 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2b0f      	cmp	r3, #15
 800185c:	d809      	bhi.n	8001872 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800185e:	2200      	movs	r2, #0
 8001860:	6879      	ldr	r1, [r7, #4]
 8001862:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001866:	f000 f908 	bl	8001a7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800186a:	4a09      	ldr	r2, [pc, #36]	; (8001890 <HAL_InitTick+0x70>)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	e007      	b.n	8001882 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	73fb      	strb	r3, [r7, #15]
 8001876:	e004      	b.n	8001882 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	73fb      	strb	r3, [r7, #15]
 800187c:	e001      	b.n	8001882 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001882:	7bfb      	ldrb	r3, [r7, #15]
}
 8001884:	4618      	mov	r0, r3
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000008 	.word	0x20000008
 8001890:	20000004 	.word	0x20000004

08001894 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001898:	4b05      	ldr	r3, [pc, #20]	; (80018b0 <HAL_IncTick+0x1c>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	461a      	mov	r2, r3
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <HAL_IncTick+0x20>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4413      	add	r3, r2
 80018a4:	4a03      	ldr	r2, [pc, #12]	; (80018b4 <HAL_IncTick+0x20>)
 80018a6:	6013      	str	r3, [r2, #0]
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr
 80018b0:	20000008 	.word	0x20000008
 80018b4:	20000280 	.word	0x20000280

080018b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  return uwTick;
 80018bc:	4b02      	ldr	r3, [pc, #8]	; (80018c8 <HAL_GetTick+0x10>)
 80018be:	681b      	ldr	r3, [r3, #0]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr
 80018c8:	20000280 	.word	0x20000280

080018cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e8:	4013      	ands	r3, r2
 80018ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018fe:	4a04      	ldr	r2, [pc, #16]	; (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	60d3      	str	r3, [r2, #12]
}
 8001904:	bf00      	nop
 8001906:	3714      	adds	r7, #20
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001918:	4b04      	ldr	r3, [pc, #16]	; (800192c <__NVIC_GetPriorityGrouping+0x18>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	f003 0307 	and.w	r3, r3, #7
}
 8001922:	4618      	mov	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	2b00      	cmp	r3, #0
 8001940:	db0b      	blt.n	800195a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	f003 021f 	and.w	r2, r3, #31
 8001948:	4906      	ldr	r1, [pc, #24]	; (8001964 <__NVIC_EnableIRQ+0x34>)
 800194a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194e:	095b      	lsrs	r3, r3, #5
 8001950:	2001      	movs	r0, #1
 8001952:	fa00 f202 	lsl.w	r2, r0, r2
 8001956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr
 8001964:	e000e100 	.word	0xe000e100

08001968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	6039      	str	r1, [r7, #0]
 8001972:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001978:	2b00      	cmp	r3, #0
 800197a:	db0a      	blt.n	8001992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	b2da      	uxtb	r2, r3
 8001980:	490c      	ldr	r1, [pc, #48]	; (80019b4 <__NVIC_SetPriority+0x4c>)
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	0112      	lsls	r2, r2, #4
 8001988:	b2d2      	uxtb	r2, r2
 800198a:	440b      	add	r3, r1
 800198c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001990:	e00a      	b.n	80019a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	b2da      	uxtb	r2, r3
 8001996:	4908      	ldr	r1, [pc, #32]	; (80019b8 <__NVIC_SetPriority+0x50>)
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	f003 030f 	and.w	r3, r3, #15
 800199e:	3b04      	subs	r3, #4
 80019a0:	0112      	lsls	r2, r2, #4
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	440b      	add	r3, r1
 80019a6:	761a      	strb	r2, [r3, #24]
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000e100 	.word	0xe000e100
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019bc:	b480      	push	{r7}
 80019be:	b089      	sub	sp, #36	; 0x24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	f1c3 0307 	rsb	r3, r3, #7
 80019d6:	2b04      	cmp	r3, #4
 80019d8:	bf28      	it	cs
 80019da:	2304      	movcs	r3, #4
 80019dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3304      	adds	r3, #4
 80019e2:	2b06      	cmp	r3, #6
 80019e4:	d902      	bls.n	80019ec <NVIC_EncodePriority+0x30>
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	3b03      	subs	r3, #3
 80019ea:	e000      	b.n	80019ee <NVIC_EncodePriority+0x32>
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43da      	mvns	r2, r3
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	401a      	ands	r2, r3
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0e:	43d9      	mvns	r1, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a14:	4313      	orrs	r3, r2
         );
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3724      	adds	r7, #36	; 0x24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr

08001a20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a30:	d301      	bcc.n	8001a36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a32:	2301      	movs	r3, #1
 8001a34:	e00f      	b.n	8001a56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a36:	4a0a      	ldr	r2, [pc, #40]	; (8001a60 <SysTick_Config+0x40>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a3e:	210f      	movs	r1, #15
 8001a40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a44:	f7ff ff90 	bl	8001968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a48:	4b05      	ldr	r3, [pc, #20]	; (8001a60 <SysTick_Config+0x40>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a4e:	4b04      	ldr	r3, [pc, #16]	; (8001a60 <SysTick_Config+0x40>)
 8001a50:	2207      	movs	r2, #7
 8001a52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	e000e010 	.word	0xe000e010

08001a64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7ff ff2d 	bl	80018cc <__NVIC_SetPriorityGrouping>
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b086      	sub	sp, #24
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	4603      	mov	r3, r0
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	607a      	str	r2, [r7, #4]
 8001a86:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a88:	f7ff ff44 	bl	8001914 <__NVIC_GetPriorityGrouping>
 8001a8c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	68b9      	ldr	r1, [r7, #8]
 8001a92:	6978      	ldr	r0, [r7, #20]
 8001a94:	f7ff ff92 	bl	80019bc <NVIC_EncodePriority>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9e:	4611      	mov	r1, r2
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff ff61 	bl	8001968 <__NVIC_SetPriority>
}
 8001aa6:	bf00      	nop
 8001aa8:	3718      	adds	r7, #24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff ff37 	bl	8001930 <__NVIC_EnableIRQ>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b082      	sub	sp, #8
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ffa4 	bl	8001a20 <SysTick_Config>
 8001ad8:	4603      	mov	r3, r0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	b083      	sub	sp, #12
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d101      	bne.n	8001af4 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e04f      	b.n	8001b94 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d008      	beq.n	8001b12 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2204      	movs	r2, #4
 8001b04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e040      	b.n	8001b94 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f022 020e 	bic.w	r2, r2, #14
 8001b20:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b30:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f022 0201 	bic.w	r2, r2, #1
 8001b40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	f003 021c 	and.w	r2, r3, #28
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	2101      	movs	r1, #1
 8001b50:	fa01 f202 	lsl.w	r2, r1, r2
 8001b54:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001b5e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d00c      	beq.n	8001b82 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b76:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001b80:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr

08001b9e <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b084      	sub	sp, #16
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d005      	beq.n	8001bc2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2204      	movs	r2, #4
 8001bba:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	73fb      	strb	r3, [r7, #15]
 8001bc0:	e047      	b.n	8001c52 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f022 020e 	bic.w	r2, r2, #14
 8001bd0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f022 0201 	bic.w	r2, r2, #1
 8001be0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001bf0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf6:	f003 021c 	and.w	r2, r3, #28
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfe:	2101      	movs	r1, #1
 8001c00:	fa01 f202 	lsl.w	r2, r1, r2
 8001c04:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001c0e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d00c      	beq.n	8001c32 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c26:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001c30:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2201      	movs	r2, #1
 8001c36:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	4798      	blx	r3
    }
  }
  return status;
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3710      	adds	r7, #16
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b087      	sub	sp, #28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c66:	2300      	movs	r3, #0
 8001c68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c6a:	e140      	b.n	8001eee <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	2101      	movs	r1, #1
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	fa01 f303 	lsl.w	r3, r1, r3
 8001c78:	4013      	ands	r3, r2
 8001c7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f000 8132 	beq.w	8001ee8 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f003 0303 	and.w	r3, r3, #3
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d005      	beq.n	8001c9c <HAL_GPIO_Init+0x40>
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f003 0303 	and.w	r3, r3, #3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d130      	bne.n	8001cfe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	2203      	movs	r2, #3
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	43db      	mvns	r3, r3
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	68da      	ldr	r2, [r3, #12]
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	091b      	lsrs	r3, r3, #4
 8001ce8:	f003 0201 	and.w	r2, r3, #1
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f003 0303 	and.w	r3, r3, #3
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	d017      	beq.n	8001d3a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	2203      	movs	r2, #3
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	689a      	ldr	r2, [r3, #8]
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d123      	bne.n	8001d8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	08da      	lsrs	r2, r3, #3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	3208      	adds	r2, #8
 8001d4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	f003 0307 	and.w	r3, r3, #7
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	220f      	movs	r2, #15
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	43db      	mvns	r3, r3
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	4013      	ands	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	691a      	ldr	r2, [r3, #16]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	f003 0307 	and.w	r3, r3, #7
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	08da      	lsrs	r2, r3, #3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3208      	adds	r2, #8
 8001d88:	6939      	ldr	r1, [r7, #16]
 8001d8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	2203      	movs	r2, #3
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f003 0203 	and.w	r2, r3, #3
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f000 808c 	beq.w	8001ee8 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001dd0:	4a4e      	ldr	r2, [pc, #312]	; (8001f0c <HAL_GPIO_Init+0x2b0>)
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	089b      	lsrs	r3, r3, #2
 8001dd6:	3302      	adds	r3, #2
 8001dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	f003 0303 	and.w	r3, r3, #3
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	2207      	movs	r2, #7
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	4013      	ands	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001dfa:	d00d      	beq.n	8001e18 <HAL_GPIO_Init+0x1bc>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a44      	ldr	r2, [pc, #272]	; (8001f10 <HAL_GPIO_Init+0x2b4>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d007      	beq.n	8001e14 <HAL_GPIO_Init+0x1b8>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a43      	ldr	r2, [pc, #268]	; (8001f14 <HAL_GPIO_Init+0x2b8>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d101      	bne.n	8001e10 <HAL_GPIO_Init+0x1b4>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e004      	b.n	8001e1a <HAL_GPIO_Init+0x1be>
 8001e10:	2307      	movs	r3, #7
 8001e12:	e002      	b.n	8001e1a <HAL_GPIO_Init+0x1be>
 8001e14:	2301      	movs	r3, #1
 8001e16:	e000      	b.n	8001e1a <HAL_GPIO_Init+0x1be>
 8001e18:	2300      	movs	r3, #0
 8001e1a:	697a      	ldr	r2, [r7, #20]
 8001e1c:	f002 0203 	and.w	r2, r2, #3
 8001e20:	0092      	lsls	r2, r2, #2
 8001e22:	4093      	lsls	r3, r2
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e2a:	4938      	ldr	r1, [pc, #224]	; (8001f0c <HAL_GPIO_Init+0x2b0>)
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	089b      	lsrs	r3, r3, #2
 8001e30:	3302      	adds	r3, #2
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e38:	4b37      	ldr	r3, [pc, #220]	; (8001f18 <HAL_GPIO_Init+0x2bc>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	43db      	mvns	r3, r3
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4013      	ands	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d003      	beq.n	8001e5c <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8001e54:	693a      	ldr	r2, [r7, #16]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e5c:	4a2e      	ldr	r2, [pc, #184]	; (8001f18 <HAL_GPIO_Init+0x2bc>)
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001e62:	4b2d      	ldr	r3, [pc, #180]	; (8001f18 <HAL_GPIO_Init+0x2bc>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	43db      	mvns	r3, r3
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d003      	beq.n	8001e86 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e86:	4a24      	ldr	r2, [pc, #144]	; (8001f18 <HAL_GPIO_Init+0x2bc>)
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8001e8c:	4b22      	ldr	r3, [pc, #136]	; (8001f18 <HAL_GPIO_Init+0x2bc>)
 8001e8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e92:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	43db      	mvns	r3, r3
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d003      	beq.n	8001eb2 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8001eb2:	4a19      	ldr	r2, [pc, #100]	; (8001f18 <HAL_GPIO_Init+0x2bc>)
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8001eba:	4b17      	ldr	r3, [pc, #92]	; (8001f18 <HAL_GPIO_Init+0x2bc>)
 8001ebc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ec0:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d003      	beq.n	8001ee0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001ee0:	4a0d      	ldr	r2, [pc, #52]	; (8001f18 <HAL_GPIO_Init+0x2bc>)
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	3301      	adds	r3, #1
 8001eec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	f47f aeb7 	bne.w	8001c6c <HAL_GPIO_Init+0x10>
  }
}
 8001efe:	bf00      	nop
 8001f00:	bf00      	nop
 8001f02:	371c      	adds	r7, #28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bc80      	pop	{r7}
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	40010000 	.word	0x40010000
 8001f10:	48000400 	.word	0x48000400
 8001f14:	48000800 	.word	0x48000800
 8001f18:	58000800 	.word	0x58000800

08001f1c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f20:	4b04      	ldr	r3, [pc, #16]	; (8001f34 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a03      	ldr	r2, [pc, #12]	; (8001f34 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001f26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f2a:	6013      	str	r3, [r2, #0]
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr
 8001f34:	58000400 	.word	0x58000400

08001f38 <LL_PWR_EnableBootC2>:
  *         refer to function @ref LL_PWR_IsActiveFlag_C2BOOTS().
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8001f3c:	4b04      	ldr	r3, [pc, #16]	; (8001f50 <LL_PWR_EnableBootC2+0x18>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	4a03      	ldr	r2, [pc, #12]	; (8001f50 <LL_PWR_EnableBootC2+0x18>)
 8001f42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f46:	60d3      	str	r3, [r2, #12]
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr
 8001f50:	58000400 	.word	0x58000400

08001f54 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001f58:	4b03      	ldr	r3, [pc, #12]	; (8001f68 <HAL_PWREx_GetVoltageRange+0x14>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr
 8001f68:	58000400 	.word	0x58000400

08001f6c <HAL_PWREx_ReleaseCore>:
  *             This parameter can be one of the following values:
  *             @arg PWR_CORE_CPU2: Release the CPU2 from holding.
  * @retval None
  */
void HAL_PWREx_ReleaseCore(uint32_t CPU)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_CORE_HOLD_RELEASE(CPU));

  LL_PWR_EnableBootC2();
 8001f74:	f7ff ffe0 	bl	8001f38 <LL_PWR_EnableBootC2>
}
 8001f78:	bf00      	nop
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <LL_PWR_IsEnabledBkUpAccess>:
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8001f84:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f90:	d101      	bne.n	8001f96 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8001f92:	2301      	movs	r3, #1
 8001f94:	e000      	b.n	8001f98 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr
 8001fa0:	58000400 	.word	0x58000400

08001fa4 <LL_RCC_HSE_EnableTcxo>:
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001fa8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fb2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fb6:	6013      	str	r3, [r2, #0]
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <LL_RCC_HSE_DisableTcxo>:
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001fc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001fd2:	6013      	str	r3, [r2, #0]
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001fe0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001fee:	d101      	bne.n	8001ff4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e000      	b.n	8001ff6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr

08001ffe <LL_RCC_HSE_Enable>:
{
 8001ffe:	b480      	push	{r7}
 8002000:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002002:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800200c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002010:	6013      	str	r3, [r2, #0]
}
 8002012:	bf00      	nop
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr

0800201a <LL_RCC_HSE_Disable>:
{
 800201a:	b480      	push	{r7}
 800201c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800201e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002028:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800202c:	6013      	str	r3, [r2, #0]
}
 800202e:	bf00      	nop
 8002030:	46bd      	mov	sp, r7
 8002032:	bc80      	pop	{r7}
 8002034:	4770      	bx	lr

08002036 <LL_RCC_HSE_IsReady>:
{
 8002036:	b480      	push	{r7}
 8002038:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800203a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002044:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002048:	d101      	bne.n	800204e <LL_RCC_HSE_IsReady+0x18>
 800204a:	2301      	movs	r3, #1
 800204c:	e000      	b.n	8002050 <LL_RCC_HSE_IsReady+0x1a>
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr

08002058 <LL_RCC_HSI_Enable>:
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800205c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002066:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800206a:	6013      	str	r3, [r2, #0]
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr

08002074 <LL_RCC_HSI_Disable>:
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002078:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002082:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002086:	6013      	str	r3, [r2, #0]
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <LL_RCC_HSI_IsReady>:
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002094:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800209e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020a2:	d101      	bne.n	80020a8 <LL_RCC_HSI_IsReady+0x18>
 80020a4:	2301      	movs	r3, #1
 80020a6:	e000      	b.n	80020aa <LL_RCC_HSI_IsReady+0x1a>
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr

080020b2 <LL_RCC_HSI_SetCalibTrimming>:
{
 80020b2:	b480      	push	{r7}
 80020b4:	b083      	sub	sp, #12
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80020ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	061b      	lsls	r3, r3, #24
 80020c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80020cc:	4313      	orrs	r3, r2
 80020ce:	604b      	str	r3, [r1, #4]
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bc80      	pop	{r7}
 80020d8:	4770      	bx	lr

080020da <LL_RCC_LSE_IsReady>:
{
 80020da:	b480      	push	{r7}
 80020dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80020de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d101      	bne.n	80020f2 <LL_RCC_LSE_IsReady+0x18>
 80020ee:	2301      	movs	r3, #1
 80020f0:	e000      	b.n	80020f4 <LL_RCC_LSE_IsReady+0x1a>
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr

080020fc <LL_RCC_LSI_Enable>:
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002100:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002104:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002108:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr

0800211c <LL_RCC_LSI_Disable>:
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002120:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002124:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002128:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800212c:	f023 0301 	bic.w	r3, r3, #1
 8002130:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002134:	bf00      	nop
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr

0800213c <LL_RCC_LSI_IsReady>:
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002140:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002144:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b02      	cmp	r3, #2
 800214e:	d101      	bne.n	8002154 <LL_RCC_LSI_IsReady+0x18>
 8002150:	2301      	movs	r3, #1
 8002152:	e000      	b.n	8002156 <LL_RCC_LSI_IsReady+0x1a>
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr

0800215e <LL_RCC_MSI_Enable>:
{
 800215e:	b480      	push	{r7}
 8002160:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002162:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6013      	str	r3, [r2, #0]
}
 8002172:	bf00      	nop
 8002174:	46bd      	mov	sp, r7
 8002176:	bc80      	pop	{r7}
 8002178:	4770      	bx	lr

0800217a <LL_RCC_MSI_Disable>:
{
 800217a:	b480      	push	{r7}
 800217c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800217e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002188:	f023 0301 	bic.w	r3, r3, #1
 800218c:	6013      	str	r3, [r2, #0]
}
 800218e:	bf00      	nop
 8002190:	46bd      	mov	sp, r7
 8002192:	bc80      	pop	{r7}
 8002194:	4770      	bx	lr

08002196 <LL_RCC_MSI_IsReady>:
{
 8002196:	b480      	push	{r7}
 8002198:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800219a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d101      	bne.n	80021ac <LL_RCC_MSI_IsReady+0x16>
 80021a8:	2301      	movs	r3, #1
 80021aa:	e000      	b.n	80021ae <LL_RCC_MSI_IsReady+0x18>
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr

080021b6 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80021b6:	b480      	push	{r7}
 80021b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80021ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0308 	and.w	r3, r3, #8
 80021c4:	2b08      	cmp	r3, #8
 80021c6:	d101      	bne.n	80021cc <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80021c8:	2301      	movs	r3, #1
 80021ca:	e000      	b.n	80021ce <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bc80      	pop	{r7}
 80021d4:	4770      	bx	lr

080021d6 <LL_RCC_MSI_GetRange>:
{
 80021d6:	b480      	push	{r7}
 80021d8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80021da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bc80      	pop	{r7}
 80021ea:	4770      	bx	lr

080021ec <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80021f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021f8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr

08002204 <LL_RCC_MSI_SetCalibTrimming>:
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800220c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	021b      	lsls	r3, r3, #8
 800221a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800221e:	4313      	orrs	r3, r2
 8002220:	604b      	str	r3, [r1, #4]
}
 8002222:	bf00      	nop
 8002224:	370c      	adds	r7, #12
 8002226:	46bd      	mov	sp, r7
 8002228:	bc80      	pop	{r7}
 800222a:	4770      	bx	lr

0800222c <LL_RCC_SetSysClkSource>:
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002234:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f023 0203 	bic.w	r2, r3, #3
 800223e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4313      	orrs	r3, r2
 8002246:	608b      	str	r3, [r1, #8]
}
 8002248:	bf00      	nop
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	bc80      	pop	{r7}
 8002250:	4770      	bx	lr

08002252 <LL_RCC_GetSysClkSource>:
{
 8002252:	b480      	push	{r7}
 8002254:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002256:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f003 030c 	and.w	r3, r3, #12
}
 8002260:	4618      	mov	r0, r3
 8002262:	46bd      	mov	sp, r7
 8002264:	bc80      	pop	{r7}
 8002266:	4770      	bx	lr

08002268 <LL_RCC_SetAHBPrescaler>:
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002270:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800227a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4313      	orrs	r3, r2
 8002282:	608b      	str	r3, [r1, #8]
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr

0800228e <LL_C2_RCC_SetAHBPrescaler>:
{
 800228e:	b480      	push	{r7}
 8002290:	b083      	sub	sp, #12
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002296:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800229a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800229e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bc80      	pop	{r7}
 80022b6:	4770      	bx	lr

080022b8 <LL_RCC_SetAHB3Prescaler>:
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80022c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022c4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80022c8:	f023 020f 	bic.w	r2, r3, #15
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	091b      	lsrs	r3, r3, #4
 80022d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022d4:	4313      	orrs	r3, r2
 80022d6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr

080022e4 <LL_RCC_SetAPB1Prescaler>:
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80022ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	608b      	str	r3, [r1, #8]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr

0800230a <LL_RCC_SetAPB2Prescaler>:
{
 800230a:	b480      	push	{r7}
 800230c:	b083      	sub	sp, #12
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002312:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800231c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4313      	orrs	r3, r2
 8002324:	608b      	str	r3, [r1, #8]
}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr

08002330 <LL_RCC_GetAHBPrescaler>:
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002334:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800233e:	4618      	mov	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	bc80      	pop	{r7}
 8002344:	4770      	bx	lr

08002346 <LL_RCC_GetAHB3Prescaler>:
{
 8002346:	b480      	push	{r7}
 8002348:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800234a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800234e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002352:	011b      	lsls	r3, r3, #4
 8002354:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002358:	4618      	mov	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr

08002360 <LL_RCC_GetAPB1Prescaler>:
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002364:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800236e:	4618      	mov	r0, r3
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr

08002376 <LL_RCC_GetAPB2Prescaler>:
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800237a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr

0800238c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002390:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800239a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800239e:	6013      	str	r3, [r2, #0]
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr

080023a8 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80023ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80023b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023ba:	6013      	str	r3, [r2, #0]
}
 80023bc:	bf00      	nop
 80023be:	46bd      	mov	sp, r7
 80023c0:	bc80      	pop	{r7}
 80023c2:	4770      	bx	lr

080023c4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80023c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80023d6:	d101      	bne.n	80023dc <LL_RCC_PLL_IsReady+0x18>
 80023d8:	2301      	movs	r3, #1
 80023da:	e000      	b.n	80023de <LL_RCC_PLL_IsReady+0x1a>
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr

080023e6 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80023ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	0a1b      	lsrs	r3, r3, #8
 80023f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bc80      	pop	{r7}
 80023fc:	4770      	bx	lr

080023fe <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002402:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800240c:	4618      	mov	r0, r3
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr

08002414 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002418:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002422:	4618      	mov	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr

0800242a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800242a:	b480      	push	{r7}
 800242c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800242e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	f003 0303 	and.w	r3, r3, #3
}
 8002438:	4618      	mov	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr

08002440 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002444:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800244e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002452:	d101      	bne.n	8002458 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002454:	2301      	movs	r3, #1
 8002456:	e000      	b.n	800245a <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr

08002462 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002462:	b480      	push	{r7}
 8002464:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002466:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800246a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800246e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002472:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002476:	d101      	bne.n	800247c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002478:	2301      	movs	r3, #1
 800247a:	e000      	b.n	800247e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr

08002486 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002486:	b480      	push	{r7}
 8002488:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800248a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800248e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002492:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002496:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800249a:	d101      	bne.n	80024a0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800249c:	2301      	movs	r3, #1
 800249e:	e000      	b.n	80024a2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr

080024aa <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80024aa:	b480      	push	{r7}
 80024ac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80024ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80024bc:	d101      	bne.n	80024c2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bc80      	pop	{r7}
 80024ca:	4770      	bx	lr

080024cc <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80024d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024da:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80024de:	d101      	bne.n	80024e4 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80024e0:	2301      	movs	r3, #1
 80024e2:	e000      	b.n	80024e6 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bc80      	pop	{r7}
 80024ec:	4770      	bx	lr
	...

080024f0 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b088      	sub	sp, #32
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e36f      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002502:	f7ff fea6 	bl	8002252 <LL_RCC_GetSysClkSource>
 8002506:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002508:	f7ff ff8f 	bl	800242a <LL_RCC_PLL_GetMainSource>
 800250c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0320 	and.w	r3, r3, #32
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 80c4 	beq.w	80026a4 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d005      	beq.n	800252e <HAL_RCC_OscConfig+0x3e>
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	2b0c      	cmp	r3, #12
 8002526:	d176      	bne.n	8002616 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d173      	bne.n	8002616 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e353      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800253e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0308 	and.w	r3, r3, #8
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <HAL_RCC_OscConfig+0x68>
 800254c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002556:	e006      	b.n	8002566 <HAL_RCC_OscConfig+0x76>
 8002558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800255c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002560:	091b      	lsrs	r3, r3, #4
 8002562:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002566:	4293      	cmp	r3, r2
 8002568:	d222      	bcs.n	80025b0 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800256e:	4618      	mov	r0, r3
 8002570:	f000 fd5a 	bl	8003028 <RCC_SetFlashLatencyFromMSIRange>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e331      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800257e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002588:	f043 0308 	orr.w	r3, r3, #8
 800258c:	6013      	str	r3, [r2, #0]
 800258e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800259c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025a0:	4313      	orrs	r3, r2
 80025a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7ff fe2b 	bl	8002204 <LL_RCC_MSI_SetCalibTrimming>
 80025ae:	e021      	b.n	80025f4 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025ba:	f043 0308 	orr.w	r3, r3, #8
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025d2:	4313      	orrs	r3, r2
 80025d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff fe12 	bl	8002204 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e4:	4618      	mov	r0, r3
 80025e6:	f000 fd1f 	bl	8003028 <RCC_SetFlashLatencyFromMSIRange>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e2f6      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80025f4:	f000 fce0 	bl	8002fb8 <HAL_RCC_GetHCLKFreq>
 80025f8:	4603      	mov	r3, r0
 80025fa:	4aa7      	ldr	r2, [pc, #668]	; (8002898 <HAL_RCC_OscConfig+0x3a8>)
 80025fc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 80025fe:	4ba7      	ldr	r3, [pc, #668]	; (800289c <HAL_RCC_OscConfig+0x3ac>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff f90c 	bl	8001820 <HAL_InitTick>
 8002608:	4603      	mov	r3, r0
 800260a:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800260c:	7cfb      	ldrb	r3, [r7, #19]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d047      	beq.n	80026a2 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8002612:	7cfb      	ldrb	r3, [r7, #19]
 8002614:	e2e5      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a1b      	ldr	r3, [r3, #32]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d02c      	beq.n	8002678 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800261e:	f7ff fd9e 	bl	800215e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002622:	f7ff f949 	bl	80018b8 <HAL_GetTick>
 8002626:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800262a:	f7ff f945 	bl	80018b8 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e2d2      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 800263c:	f7ff fdab 	bl	8002196 <LL_RCC_MSI_IsReady>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d0f1      	beq.n	800262a <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002646:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002650:	f043 0308 	orr.w	r3, r3, #8
 8002654:	6013      	str	r3, [r2, #0]
 8002656:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002664:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002668:	4313      	orrs	r3, r2
 800266a:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff fdc7 	bl	8002204 <LL_RCC_MSI_SetCalibTrimming>
 8002676:	e015      	b.n	80026a4 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002678:	f7ff fd7f 	bl	800217a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800267c:	f7ff f91c 	bl	80018b8 <HAL_GetTick>
 8002680:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002684:	f7ff f918 	bl	80018b8 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e2a5      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002696:	f7ff fd7e 	bl	8002196 <LL_RCC_MSI_IsReady>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1f1      	bne.n	8002684 <HAL_RCC_OscConfig+0x194>
 80026a0:	e000      	b.n	80026a4 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80026a2:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d058      	beq.n	8002762 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	2b08      	cmp	r3, #8
 80026b4:	d005      	beq.n	80026c2 <HAL_RCC_OscConfig+0x1d2>
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	2b0c      	cmp	r3, #12
 80026ba:	d108      	bne.n	80026ce <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	2b03      	cmp	r3, #3
 80026c0:	d105      	bne.n	80026ce <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d14b      	bne.n	8002762 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e289      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80026ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026e0:	4313      	orrs	r3, r2
 80026e2:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026ec:	d102      	bne.n	80026f4 <HAL_RCC_OscConfig+0x204>
 80026ee:	f7ff fc86 	bl	8001ffe <LL_RCC_HSE_Enable>
 80026f2:	e00d      	b.n	8002710 <HAL_RCC_OscConfig+0x220>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80026fc:	d104      	bne.n	8002708 <HAL_RCC_OscConfig+0x218>
 80026fe:	f7ff fc51 	bl	8001fa4 <LL_RCC_HSE_EnableTcxo>
 8002702:	f7ff fc7c 	bl	8001ffe <LL_RCC_HSE_Enable>
 8002706:	e003      	b.n	8002710 <HAL_RCC_OscConfig+0x220>
 8002708:	f7ff fc87 	bl	800201a <LL_RCC_HSE_Disable>
 800270c:	f7ff fc58 	bl	8001fc0 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d012      	beq.n	800273e <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002718:	f7ff f8ce 	bl	80018b8 <HAL_GetTick>
 800271c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002720:	f7ff f8ca 	bl	80018b8 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b64      	cmp	r3, #100	; 0x64
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e257      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002732:	f7ff fc80 	bl	8002036 <LL_RCC_HSE_IsReady>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d0f1      	beq.n	8002720 <HAL_RCC_OscConfig+0x230>
 800273c:	e011      	b.n	8002762 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800273e:	f7ff f8bb 	bl	80018b8 <HAL_GetTick>
 8002742:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002744:	e008      	b.n	8002758 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002746:	f7ff f8b7 	bl	80018b8 <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	2b64      	cmp	r3, #100	; 0x64
 8002752:	d901      	bls.n	8002758 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e244      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002758:	f7ff fc6d 	bl	8002036 <LL_RCC_HSE_IsReady>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1f1      	bne.n	8002746 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d046      	beq.n	80027fc <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	2b04      	cmp	r3, #4
 8002772:	d005      	beq.n	8002780 <HAL_RCC_OscConfig+0x290>
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	2b0c      	cmp	r3, #12
 8002778:	d10e      	bne.n	8002798 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	2b02      	cmp	r3, #2
 800277e:	d10b      	bne.n	8002798 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	691b      	ldr	r3, [r3, #16]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e22a      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	695b      	ldr	r3, [r3, #20]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff fc8e 	bl	80020b2 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002796:	e031      	b.n	80027fc <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d019      	beq.n	80027d4 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027a0:	f7ff fc5a 	bl	8002058 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a4:	f7ff f888 	bl	80018b8 <HAL_GetTick>
 80027a8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80027aa:	e008      	b.n	80027be <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ac:	f7ff f884 	bl	80018b8 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e211      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 80027be:	f7ff fc67 	bl	8002090 <LL_RCC_HSI_IsReady>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d0f1      	beq.n	80027ac <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	695b      	ldr	r3, [r3, #20]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff fc70 	bl	80020b2 <LL_RCC_HSI_SetCalibTrimming>
 80027d2:	e013      	b.n	80027fc <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027d4:	f7ff fc4e 	bl	8002074 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d8:	f7ff f86e 	bl	80018b8 <HAL_GetTick>
 80027dc:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027e0:	f7ff f86a 	bl	80018b8 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e1f7      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 80027f2:	f7ff fc4d 	bl	8002090 <LL_RCC_HSI_IsReady>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1f1      	bne.n	80027e0 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0308 	and.w	r3, r3, #8
 8002804:	2b00      	cmp	r3, #0
 8002806:	d06e      	beq.n	80028e6 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d056      	beq.n	80028be <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8002810:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002814:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002818:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69da      	ldr	r2, [r3, #28]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f003 0310 	and.w	r3, r3, #16
 8002824:	429a      	cmp	r2, r3
 8002826:	d031      	beq.n	800288c <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d006      	beq.n	8002840 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e1d0      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b00      	cmp	r3, #0
 8002848:	d013      	beq.n	8002872 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 800284a:	f7ff fc67 	bl	800211c <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800284e:	f7ff f833 	bl	80018b8 <HAL_GetTick>
 8002852:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8002854:	e008      	b.n	8002868 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002856:	f7ff f82f 	bl	80018b8 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b11      	cmp	r3, #17
 8002862:	d901      	bls.n	8002868 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e1bc      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002868:	f7ff fc68 	bl	800213c <LL_RCC_LSI_IsReady>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1f1      	bne.n	8002856 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002872:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002876:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800287a:	f023 0210 	bic.w	r2, r3, #16
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	69db      	ldr	r3, [r3, #28]
 8002882:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002886:	4313      	orrs	r3, r2
 8002888:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800288c:	f7ff fc36 	bl	80020fc <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002890:	f7ff f812 	bl	80018b8 <HAL_GetTick>
 8002894:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002896:	e00c      	b.n	80028b2 <HAL_RCC_OscConfig+0x3c2>
 8002898:	20000000 	.word	0x20000000
 800289c:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a0:	f7ff f80a 	bl	80018b8 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b11      	cmp	r3, #17
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e197      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 80028b2:	f7ff fc43 	bl	800213c <LL_RCC_LSI_IsReady>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d0f1      	beq.n	80028a0 <HAL_RCC_OscConfig+0x3b0>
 80028bc:	e013      	b.n	80028e6 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028be:	f7ff fc2d 	bl	800211c <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c2:	f7fe fff9 	bl	80018b8 <HAL_GetTick>
 80028c6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80028c8:	e008      	b.n	80028dc <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ca:	f7fe fff5 	bl	80018b8 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	2b11      	cmp	r3, #17
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e182      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 80028dc:	f7ff fc2e 	bl	800213c <LL_RCC_LSI_IsReady>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f1      	bne.n	80028ca <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0304 	and.w	r3, r3, #4
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 80d8 	beq.w	8002aa4 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80028f4:	f7ff fb44 	bl	8001f80 <LL_PWR_IsEnabledBkUpAccess>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d113      	bne.n	8002926 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80028fe:	f7ff fb0d 	bl	8001f1c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002902:	f7fe ffd9 	bl	80018b8 <HAL_GetTick>
 8002906:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800290a:	f7fe ffd5 	bl	80018b8 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e162      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800291c:	f7ff fb30 	bl	8001f80 <LL_PWR_IsEnabledBkUpAccess>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0f1      	beq.n	800290a <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d07b      	beq.n	8002a26 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	2b85      	cmp	r3, #133	; 0x85
 8002934:	d003      	beq.n	800293e <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	2b05      	cmp	r3, #5
 800293c:	d109      	bne.n	8002952 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800293e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002942:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002946:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800294a:	f043 0304 	orr.w	r3, r3, #4
 800294e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002952:	f7fe ffb1 	bl	80018b8 <HAL_GetTick>
 8002956:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002958:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800295c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002960:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002964:	f043 0301 	orr.w	r3, r3, #1
 8002968:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800296c:	e00a      	b.n	8002984 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800296e:	f7fe ffa3 	bl	80018b8 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	f241 3288 	movw	r2, #5000	; 0x1388
 800297c:	4293      	cmp	r3, r2
 800297e:	d901      	bls.n	8002984 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e12e      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002984:	f7ff fba9 	bl	80020da <LL_RCC_LSE_IsReady>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d0ef      	beq.n	800296e <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	2b81      	cmp	r3, #129	; 0x81
 8002994:	d003      	beq.n	800299e <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	2b85      	cmp	r3, #133	; 0x85
 800299c:	d121      	bne.n	80029e2 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800299e:	f7fe ff8b 	bl	80018b8 <HAL_GetTick>
 80029a2:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80029a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80029b8:	e00a      	b.n	80029d0 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ba:	f7fe ff7d 	bl	80018b8 <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e108      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80029d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d0ec      	beq.n	80029ba <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80029e0:	e060      	b.n	8002aa4 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e2:	f7fe ff69 	bl	80018b8 <HAL_GetTick>
 80029e6:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80029e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80029fc:	e00a      	b.n	8002a14 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029fe:	f7fe ff5b 	bl	80018b8 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e0e6      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002a14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1ec      	bne.n	80029fe <HAL_RCC_OscConfig+0x50e>
 8002a24:	e03e      	b.n	8002aa4 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a26:	f7fe ff47 	bl	80018b8 <HAL_GetTick>
 8002a2a:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002a2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a34:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002a40:	e00a      	b.n	8002a58 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a42:	f7fe ff39 	bl	80018b8 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e0c4      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002a58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1ec      	bne.n	8002a42 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a68:	f7fe ff26 	bl	80018b8 <HAL_GetTick>
 8002a6c:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002a6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a76:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a7a:	f023 0301 	bic.w	r3, r3, #1
 8002a7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002a82:	e00a      	b.n	8002a9a <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a84:	f7fe ff18 	bl	80018b8 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e0a3      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002a9a:	f7ff fb1e 	bl	80020da <LL_RCC_LSE_IsReady>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1ef      	bne.n	8002a84 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 8099 	beq.w	8002be0 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	2b0c      	cmp	r3, #12
 8002ab2:	d06c      	beq.n	8002b8e <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d14b      	bne.n	8002b54 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002abc:	f7ff fc74 	bl	80023a8 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac0:	f7fe fefa 	bl	80018b8 <HAL_GetTick>
 8002ac4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac8:	f7fe fef6 	bl	80018b8 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b0a      	cmp	r3, #10
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e083      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002ada:	f7ff fc73 	bl	80023c4 <LL_RCC_PLL_IsReady>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d1f1      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ae4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ae8:	68da      	ldr	r2, [r3, #12]
 8002aea:	4b40      	ldr	r3, [pc, #256]	; (8002bec <HAL_RCC_OscConfig+0x6fc>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002af6:	4311      	orrs	r1, r2
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002afc:	0212      	lsls	r2, r2, #8
 8002afe:	4311      	orrs	r1, r2
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002b04:	4311      	orrs	r1, r2
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002b0a:	4311      	orrs	r1, r2
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002b10:	430a      	orrs	r2, r1
 8002b12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b16:	4313      	orrs	r3, r2
 8002b18:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b1a:	f7ff fc37 	bl	800238c <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b2c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2e:	f7fe fec3 	bl	80018b8 <HAL_GetTick>
 8002b32:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8002b34:	e008      	b.n	8002b48 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b36:	f7fe febf 	bl	80018b8 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b0a      	cmp	r3, #10
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e04c      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8002b48:	f7ff fc3c 	bl	80023c4 <LL_RCC_PLL_IsReady>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0f1      	beq.n	8002b36 <HAL_RCC_OscConfig+0x646>
 8002b52:	e045      	b.n	8002be0 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b54:	f7ff fc28 	bl	80023a8 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b58:	f7fe feae 	bl	80018b8 <HAL_GetTick>
 8002b5c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002b5e:	e008      	b.n	8002b72 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b60:	f7fe feaa 	bl	80018b8 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b0a      	cmp	r3, #10
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e037      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002b72:	f7ff fc27 	bl	80023c4 <LL_RCC_PLL_IsReady>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1f1      	bne.n	8002b60 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002b7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b80:	68da      	ldr	r2, [r3, #12]
 8002b82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b86:	4b1a      	ldr	r3, [pc, #104]	; (8002bf0 <HAL_RCC_OscConfig+0x700>)
 8002b88:	4013      	ands	r3, r2
 8002b8a:	60cb      	str	r3, [r1, #12]
 8002b8c:	e028      	b.n	8002be0 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d101      	bne.n	8002b9a <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e023      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	f003 0203 	and.w	r2, r3, #3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d115      	bne.n	8002bdc <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d10e      	bne.n	8002bdc <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc8:	021b      	lsls	r3, r3, #8
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d106      	bne.n	8002bdc <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d001      	beq.n	8002be0 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e000      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3720      	adds	r7, #32
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	11c1808c 	.word	0x11c1808c
 8002bf0:	eefefffc 	.word	0xeefefffc

08002bf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d101      	bne.n	8002c08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e12c      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c08:	4b98      	ldr	r3, [pc, #608]	; (8002e6c <HAL_RCC_ClockConfig+0x278>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d91b      	bls.n	8002c4e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c16:	4b95      	ldr	r3, [pc, #596]	; (8002e6c <HAL_RCC_ClockConfig+0x278>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f023 0207 	bic.w	r2, r3, #7
 8002c1e:	4993      	ldr	r1, [pc, #588]	; (8002e6c <HAL_RCC_ClockConfig+0x278>)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c26:	f7fe fe47 	bl	80018b8 <HAL_GetTick>
 8002c2a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c2c:	e008      	b.n	8002c40 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002c2e:	f7fe fe43 	bl	80018b8 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d901      	bls.n	8002c40 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e110      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c40:	4b8a      	ldr	r3, [pc, #552]	; (8002e6c <HAL_RCC_ClockConfig+0x278>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0307 	and.w	r3, r3, #7
 8002c48:	683a      	ldr	r2, [r7, #0]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d1ef      	bne.n	8002c2e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d016      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff fb02 	bl	8002268 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002c64:	f7fe fe28 	bl	80018b8 <HAL_GetTick>
 8002c68:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002c6a:	e008      	b.n	8002c7e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002c6c:	f7fe fe24 	bl	80018b8 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e0f1      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002c7e:	f7ff fbdf 	bl	8002440 <LL_RCC_IsActiveFlag_HPRE>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d0f1      	beq.n	8002c6c <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0320 	and.w	r3, r3, #32
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d016      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	695b      	ldr	r3, [r3, #20]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7ff faf8 	bl	800228e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002c9e:	f7fe fe0b 	bl	80018b8 <HAL_GetTick>
 8002ca2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002ca6:	f7fe fe07 	bl	80018b8 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e0d4      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002cb8:	f7ff fbd3 	bl	8002462 <LL_RCC_IsActiveFlag_C2HPRE>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d0f1      	beq.n	8002ca6 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d016      	beq.n	8002cfc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff faf0 	bl	80022b8 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002cd8:	f7fe fdee 	bl	80018b8 <HAL_GetTick>
 8002cdc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002ce0:	f7fe fdea 	bl	80018b8 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e0b7      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002cf2:	f7ff fbc8 	bl	8002486 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0f1      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 0304 	and.w	r3, r3, #4
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d016      	beq.n	8002d36 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fae9 	bl	80022e4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002d12:	f7fe fdd1 	bl	80018b8 <HAL_GetTick>
 8002d16:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002d18:	e008      	b.n	8002d2c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002d1a:	f7fe fdcd 	bl	80018b8 <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d901      	bls.n	8002d2c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e09a      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002d2c:	f7ff fbbd 	bl	80024aa <LL_RCC_IsActiveFlag_PPRE1>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d0f1      	beq.n	8002d1a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0308 	and.w	r3, r3, #8
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d017      	beq.n	8002d72 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff fade 	bl	800230a <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002d4e:	f7fe fdb3 	bl	80018b8 <HAL_GetTick>
 8002d52:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002d54:	e008      	b.n	8002d68 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002d56:	f7fe fdaf 	bl	80018b8 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d901      	bls.n	8002d68 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e07c      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002d68:	f7ff fbb0 	bl	80024cc <LL_RCC_IsActiveFlag_PPRE2>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d0f1      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d043      	beq.n	8002e06 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d106      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002d86:	f7ff f956 	bl	8002036 <LL_RCC_HSE_IsReady>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d11e      	bne.n	8002dce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e066      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	2b03      	cmp	r3, #3
 8002d9a:	d106      	bne.n	8002daa <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002d9c:	f7ff fb12 	bl	80023c4 <LL_RCC_PLL_IsReady>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d113      	bne.n	8002dce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e05b      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d106      	bne.n	8002dc0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002db2:	f7ff f9f0 	bl	8002196 <LL_RCC_MSI_IsReady>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d108      	bne.n	8002dce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e050      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002dc0:	f7ff f966 	bl	8002090 <LL_RCC_HSI_IsReady>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e049      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff fa2a 	bl	800222c <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dd8:	f7fe fd6e 	bl	80018b8 <HAL_GetTick>
 8002ddc:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dde:	e00a      	b.n	8002df6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002de0:	f7fe fd6a 	bl	80018b8 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e035      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002df6:	f7ff fa2c 	bl	8002252 <LL_RCC_GetSysClkSource>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d1ec      	bne.n	8002de0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e06:	4b19      	ldr	r3, [pc, #100]	; (8002e6c <HAL_RCC_ClockConfig+0x278>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	683a      	ldr	r2, [r7, #0]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d21b      	bcs.n	8002e4c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e14:	4b15      	ldr	r3, [pc, #84]	; (8002e6c <HAL_RCC_ClockConfig+0x278>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f023 0207 	bic.w	r2, r3, #7
 8002e1c:	4913      	ldr	r1, [pc, #76]	; (8002e6c <HAL_RCC_ClockConfig+0x278>)
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e24:	f7fe fd48 	bl	80018b8 <HAL_GetTick>
 8002e28:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2a:	e008      	b.n	8002e3e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002e2c:	f7fe fd44 	bl	80018b8 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e011      	b.n	8002e62 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e3e:	4b0b      	ldr	r3, [pc, #44]	; (8002e6c <HAL_RCC_ClockConfig+0x278>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0307 	and.w	r3, r3, #7
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d1ef      	bne.n	8002e2c <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002e4c:	f000 f8b4 	bl	8002fb8 <HAL_RCC_GetHCLKFreq>
 8002e50:	4603      	mov	r3, r0
 8002e52:	4a07      	ldr	r2, [pc, #28]	; (8002e70 <HAL_RCC_ClockConfig+0x27c>)
 8002e54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8002e56:	4b07      	ldr	r3, [pc, #28]	; (8002e74 <HAL_RCC_ClockConfig+0x280>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fe fce0 	bl	8001820 <HAL_InitTick>
 8002e60:	4603      	mov	r3, r0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	58004000 	.word	0x58004000
 8002e70:	20000000 	.word	0x20000000
 8002e74:	20000004 	.word	0x20000004

08002e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e78:	b590      	push	{r4, r7, lr}
 8002e7a:	b087      	sub	sp, #28
 8002e7c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e86:	f7ff f9e4 	bl	8002252 <LL_RCC_GetSysClkSource>
 8002e8a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e8c:	f7ff facd 	bl	800242a <LL_RCC_PLL_GetMainSource>
 8002e90:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d005      	beq.n	8002ea4 <HAL_RCC_GetSysClockFreq+0x2c>
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	2b0c      	cmp	r3, #12
 8002e9c:	d139      	bne.n	8002f12 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d136      	bne.n	8002f12 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002ea4:	f7ff f987 	bl	80021b6 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d115      	bne.n	8002eda <HAL_RCC_GetSysClockFreq+0x62>
 8002eae:	f7ff f982 	bl	80021b6 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d106      	bne.n	8002ec6 <HAL_RCC_GetSysClockFreq+0x4e>
 8002eb8:	f7ff f98d 	bl	80021d6 <LL_RCC_MSI_GetRange>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	0a1b      	lsrs	r3, r3, #8
 8002ec0:	f003 030f 	and.w	r3, r3, #15
 8002ec4:	e005      	b.n	8002ed2 <HAL_RCC_GetSysClockFreq+0x5a>
 8002ec6:	f7ff f991 	bl	80021ec <LL_RCC_MSI_GetRangeAfterStandby>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	0a1b      	lsrs	r3, r3, #8
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	4a36      	ldr	r2, [pc, #216]	; (8002fac <HAL_RCC_GetSysClockFreq+0x134>)
 8002ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed8:	e014      	b.n	8002f04 <HAL_RCC_GetSysClockFreq+0x8c>
 8002eda:	f7ff f96c 	bl	80021b6 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d106      	bne.n	8002ef2 <HAL_RCC_GetSysClockFreq+0x7a>
 8002ee4:	f7ff f977 	bl	80021d6 <LL_RCC_MSI_GetRange>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	091b      	lsrs	r3, r3, #4
 8002eec:	f003 030f 	and.w	r3, r3, #15
 8002ef0:	e005      	b.n	8002efe <HAL_RCC_GetSysClockFreq+0x86>
 8002ef2:	f7ff f97b 	bl	80021ec <LL_RCC_MSI_GetRangeAfterStandby>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	091b      	lsrs	r3, r3, #4
 8002efa:	f003 030f 	and.w	r3, r3, #15
 8002efe:	4a2b      	ldr	r2, [pc, #172]	; (8002fac <HAL_RCC_GetSysClockFreq+0x134>)
 8002f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f04:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d115      	bne.n	8002f38 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002f10:	e012      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	2b04      	cmp	r3, #4
 8002f16:	d102      	bne.n	8002f1e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f18:	4b25      	ldr	r3, [pc, #148]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002f1a:	617b      	str	r3, [r7, #20]
 8002f1c:	e00c      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	2b08      	cmp	r3, #8
 8002f22:	d109      	bne.n	8002f38 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002f24:	f7ff f85a 	bl	8001fdc <LL_RCC_HSE_IsEnabledDiv2>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d102      	bne.n	8002f34 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002f2e:	4b20      	ldr	r3, [pc, #128]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002f30:	617b      	str	r3, [r7, #20]
 8002f32:	e001      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002f34:	4b1f      	ldr	r3, [pc, #124]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002f36:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f38:	f7ff f98b 	bl	8002252 <LL_RCC_GetSysClkSource>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b0c      	cmp	r3, #12
 8002f40:	d12f      	bne.n	8002fa2 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002f42:	f7ff fa72 	bl	800242a <LL_RCC_PLL_GetMainSource>
 8002f46:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d003      	beq.n	8002f56 <HAL_RCC_GetSysClockFreq+0xde>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2b03      	cmp	r3, #3
 8002f52:	d003      	beq.n	8002f5c <HAL_RCC_GetSysClockFreq+0xe4>
 8002f54:	e00d      	b.n	8002f72 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002f56:	4b16      	ldr	r3, [pc, #88]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002f58:	60fb      	str	r3, [r7, #12]
        break;
 8002f5a:	e00d      	b.n	8002f78 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002f5c:	f7ff f83e 	bl	8001fdc <LL_RCC_HSE_IsEnabledDiv2>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d102      	bne.n	8002f6c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002f66:	4b12      	ldr	r3, [pc, #72]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8002f68:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002f6a:	e005      	b.n	8002f78 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002f6c:	4b11      	ldr	r3, [pc, #68]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002f6e:	60fb      	str	r3, [r7, #12]
        break;
 8002f70:	e002      	b.n	8002f78 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	60fb      	str	r3, [r7, #12]
        break;
 8002f76:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002f78:	f7ff fa35 	bl	80023e6 <LL_RCC_PLL_GetN>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	fb03 f402 	mul.w	r4, r3, r2
 8002f84:	f7ff fa46 	bl	8002414 <LL_RCC_PLL_GetDivider>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	091b      	lsrs	r3, r3, #4
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	fbb4 f4f3 	udiv	r4, r4, r3
 8002f92:	f7ff fa34 	bl	80023fe <LL_RCC_PLL_GetR>
 8002f96:	4603      	mov	r3, r0
 8002f98:	0f5b      	lsrs	r3, r3, #29
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	fbb4 f3f3 	udiv	r3, r4, r3
 8002fa0:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002fa2:	697b      	ldr	r3, [r7, #20]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	371c      	adds	r7, #28
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd90      	pop	{r4, r7, pc}
 8002fac:	080069f4 	.word	0x080069f4
 8002fb0:	00f42400 	.word	0x00f42400
 8002fb4:	01e84800 	.word	0x01e84800

08002fb8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fb8:	b598      	push	{r3, r4, r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002fbc:	f7ff ff5c 	bl	8002e78 <HAL_RCC_GetSysClockFreq>
 8002fc0:	4604      	mov	r4, r0
 8002fc2:	f7ff f9b5 	bl	8002330 <LL_RCC_GetAHBPrescaler>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	091b      	lsrs	r3, r3, #4
 8002fca:	f003 030f 	and.w	r3, r3, #15
 8002fce:	4a03      	ldr	r2, [pc, #12]	; (8002fdc <HAL_RCC_GetHCLKFreq+0x24>)
 8002fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fd4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	bd98      	pop	{r3, r4, r7, pc}
 8002fdc:	08006994 	.word	0x08006994

08002fe0 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fe0:	b598      	push	{r3, r4, r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002fe4:	f7ff ffe8 	bl	8002fb8 <HAL_RCC_GetHCLKFreq>
 8002fe8:	4604      	mov	r4, r0
 8002fea:	f7ff f9b9 	bl	8002360 <LL_RCC_GetAPB1Prescaler>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	0a1b      	lsrs	r3, r3, #8
 8002ff2:	4a03      	ldr	r2, [pc, #12]	; (8003000 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ff8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	bd98      	pop	{r3, r4, r7, pc}
 8003000:	080069d4 	.word	0x080069d4

08003004 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003004:	b598      	push	{r3, r4, r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003008:	f7ff ffd6 	bl	8002fb8 <HAL_RCC_GetHCLKFreq>
 800300c:	4604      	mov	r4, r0
 800300e:	f7ff f9b2 	bl	8002376 <LL_RCC_GetAPB2Prescaler>
 8003012:	4603      	mov	r3, r0
 8003014:	0adb      	lsrs	r3, r3, #11
 8003016:	4a03      	ldr	r2, [pc, #12]	; (8003024 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003020:	4618      	mov	r0, r3
 8003022:	bd98      	pop	{r3, r4, r7, pc}
 8003024:	080069d4 	.word	0x080069d4

08003028 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003028:	b590      	push	{r4, r7, lr}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	091b      	lsrs	r3, r3, #4
 8003034:	f003 030f 	and.w	r3, r3, #15
 8003038:	4a10      	ldr	r2, [pc, #64]	; (800307c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800303a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800303e:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003040:	f7ff f981 	bl	8002346 <LL_RCC_GetAHB3Prescaler>
 8003044:	4603      	mov	r3, r0
 8003046:	091b      	lsrs	r3, r3, #4
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	4a0c      	ldr	r2, [pc, #48]	; (8003080 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800304e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	fbb2 f3f3 	udiv	r3, r2, r3
 8003058:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	4a09      	ldr	r2, [pc, #36]	; (8003084 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800305e:	fba2 2303 	umull	r2, r3, r2, r3
 8003062:	0c9c      	lsrs	r4, r3, #18
 8003064:	f7fe ff76 	bl	8001f54 <HAL_PWREx_GetVoltageRange>
 8003068:	4603      	mov	r3, r0
 800306a:	4619      	mov	r1, r3
 800306c:	4620      	mov	r0, r4
 800306e:	f000 f80b 	bl	8003088 <RCC_SetFlashLatency>
 8003072:	4603      	mov	r3, r0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3714      	adds	r7, #20
 8003078:	46bd      	mov	sp, r7
 800307a:	bd90      	pop	{r4, r7, pc}
 800307c:	080069f4 	.word	0x080069f4
 8003080:	08006994 	.word	0x08006994
 8003084:	431bde83 	.word	0x431bde83

08003088 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b08e      	sub	sp, #56	; 0x38
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8003092:	4a3a      	ldr	r2, [pc, #232]	; (800317c <RCC_SetFlashLatency+0xf4>)
 8003094:	f107 0320 	add.w	r3, r7, #32
 8003098:	e892 0003 	ldmia.w	r2, {r0, r1}
 800309c:	6018      	str	r0, [r3, #0]
 800309e:	3304      	adds	r3, #4
 80030a0:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80030a2:	4a37      	ldr	r2, [pc, #220]	; (8003180 <RCC_SetFlashLatency+0xf8>)
 80030a4:	f107 0318 	add.w	r3, r7, #24
 80030a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80030ac:	6018      	str	r0, [r3, #0]
 80030ae:	3304      	adds	r3, #4
 80030b0:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80030b2:	4a34      	ldr	r2, [pc, #208]	; (8003184 <RCC_SetFlashLatency+0xfc>)
 80030b4:	f107 030c 	add.w	r3, r7, #12
 80030b8:	ca07      	ldmia	r2, {r0, r1, r2}
 80030ba:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80030be:	2300      	movs	r3, #0
 80030c0:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030c8:	d11b      	bne.n	8003102 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80030ca:	2300      	movs	r3, #0
 80030cc:	633b      	str	r3, [r7, #48]	; 0x30
 80030ce:	e014      	b.n	80030fa <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80030d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	3338      	adds	r3, #56	; 0x38
 80030d6:	443b      	add	r3, r7
 80030d8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80030dc:	461a      	mov	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d807      	bhi.n	80030f4 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80030e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	3338      	adds	r3, #56	; 0x38
 80030ea:	443b      	add	r3, r7
 80030ec:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80030f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80030f2:	e021      	b.n	8003138 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80030f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f6:	3301      	adds	r3, #1
 80030f8:	633b      	str	r3, [r7, #48]	; 0x30
 80030fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d9e7      	bls.n	80030d0 <RCC_SetFlashLatency+0x48>
 8003100:	e01a      	b.n	8003138 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003102:	2300      	movs	r3, #0
 8003104:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003106:	e014      	b.n	8003132 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	3338      	adds	r3, #56	; 0x38
 800310e:	443b      	add	r3, r7
 8003110:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003114:	461a      	mov	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4293      	cmp	r3, r2
 800311a:	d807      	bhi.n	800312c <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800311c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	3338      	adds	r3, #56	; 0x38
 8003122:	443b      	add	r3, r7
 8003124:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003128:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800312a:	e005      	b.n	8003138 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800312c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800312e:	3301      	adds	r3, #1
 8003130:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003134:	2b02      	cmp	r3, #2
 8003136:	d9e7      	bls.n	8003108 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003138:	4b13      	ldr	r3, [pc, #76]	; (8003188 <RCC_SetFlashLatency+0x100>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f023 0207 	bic.w	r2, r3, #7
 8003140:	4911      	ldr	r1, [pc, #68]	; (8003188 <RCC_SetFlashLatency+0x100>)
 8003142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003144:	4313      	orrs	r3, r2
 8003146:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003148:	f7fe fbb6 	bl	80018b8 <HAL_GetTick>
 800314c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800314e:	e008      	b.n	8003162 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003150:	f7fe fbb2 	bl	80018b8 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d901      	bls.n	8003162 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e007      	b.n	8003172 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003162:	4b09      	ldr	r3, [pc, #36]	; (8003188 <RCC_SetFlashLatency+0x100>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800316c:	429a      	cmp	r2, r3
 800316e:	d1ef      	bne.n	8003150 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3738      	adds	r7, #56	; 0x38
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	08006978 	.word	0x08006978
 8003180:	08006980 	.word	0x08006980
 8003184:	08006988 	.word	0x08006988
 8003188:	58004000 	.word	0x58004000

0800318c <LL_RCC_LSE_IsReady>:
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b02      	cmp	r3, #2
 800319e:	d101      	bne.n	80031a4 <LL_RCC_LSE_IsReady+0x18>
 80031a0:	2301      	movs	r3, #1
 80031a2:	e000      	b.n	80031a6 <LL_RCC_LSE_IsReady+0x1a>
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bc80      	pop	{r7}
 80031ac:	4770      	bx	lr

080031ae <LL_RCC_SetUSARTClockSource>:
{
 80031ae:	b480      	push	{r7}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80031b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	0c1b      	lsrs	r3, r3, #16
 80031c2:	43db      	mvns	r3, r3
 80031c4:	401a      	ands	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031ce:	4313      	orrs	r3, r2
 80031d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <LL_RCC_SetI2SClockSource>:
{
 80031de:	b480      	push	{r7}
 80031e0:	b083      	sub	sp, #12
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80031e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80031fe:	bf00      	nop
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr

08003208 <LL_RCC_SetLPUARTClockSource>:
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003210:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003218:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800321c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4313      	orrs	r3, r2
 8003224:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	bc80      	pop	{r7}
 8003230:	4770      	bx	lr

08003232 <LL_RCC_SetI2CClockSource>:
{
 8003232:	b480      	push	{r7}
 8003234:	b083      	sub	sp, #12
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800323a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800323e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	091b      	lsrs	r3, r3, #4
 8003246:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800324a:	43db      	mvns	r3, r3
 800324c:	401a      	ands	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003256:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800325a:	4313      	orrs	r3, r2
 800325c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	bc80      	pop	{r7}
 8003268:	4770      	bx	lr

0800326a <LL_RCC_SetLPTIMClockSource>:
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003272:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003276:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	0c1b      	lsrs	r3, r3, #16
 800327e:	041b      	lsls	r3, r3, #16
 8003280:	43db      	mvns	r3, r3
 8003282:	401a      	ands	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	041b      	lsls	r3, r3, #16
 8003288:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800328c:	4313      	orrs	r3, r2
 800328e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003292:	bf00      	nop
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	bc80      	pop	{r7}
 800329a:	4770      	bx	lr

0800329c <LL_RCC_SetRNGClockSource>:
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80032a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ac:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80032b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc80      	pop	{r7}
 80032c4:	4770      	bx	lr

080032c6 <LL_RCC_SetADCClockSource>:
{
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80032ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80032da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80032e6:	bf00      	nop
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr

080032f0 <LL_RCC_SetRTCClockSource>:
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80032f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003300:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003304:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4313      	orrs	r3, r2
 800330c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003310:	bf00      	nop
 8003312:	370c      	adds	r7, #12
 8003314:	46bd      	mov	sp, r7
 8003316:	bc80      	pop	{r7}
 8003318:	4770      	bx	lr

0800331a <LL_RCC_GetRTCClockSource>:
{
 800331a:	b480      	push	{r7}
 800331c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800331e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003322:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003326:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800332a:	4618      	mov	r0, r3
 800332c:	46bd      	mov	sp, r7
 800332e:	bc80      	pop	{r7}
 8003330:	4770      	bx	lr

08003332 <LL_RCC_ForceBackupDomainReset>:
{
 8003332:	b480      	push	{r7}
 8003334:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003336:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800333a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800333e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003342:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003346:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800334a:	bf00      	nop
 800334c:	46bd      	mov	sp, r7
 800334e:	bc80      	pop	{r7}
 8003350:	4770      	bx	lr

08003352 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003352:	b480      	push	{r7}
 8003354:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003356:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800335a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003362:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003366:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800336a:	bf00      	nop
 800336c:	46bd      	mov	sp, r7
 800336e:	bc80      	pop	{r7}
 8003370:	4770      	bx	lr
	...

08003374 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800337c:	2300      	movs	r3, #0
 800337e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8003380:	2300      	movs	r3, #0
 8003382:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003384:	2300      	movs	r3, #0
 8003386:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d058      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8003394:	f7fe fdc2 	bl	8001f1c <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003398:	f7fe fa8e 	bl	80018b8 <HAL_GetTick>
 800339c:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800339e:	e009      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a0:	f7fe fa8a 	bl	80018b8 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d902      	bls.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	74fb      	strb	r3, [r7, #19]
        break;
 80033b2:	e006      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80033b4:	4b7b      	ldr	r3, [pc, #492]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033c0:	d1ee      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80033c2:	7cfb      	ldrb	r3, [r7, #19]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d13c      	bne.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80033c8:	f7ff ffa7 	bl	800331a <LL_RCC_GetRTCClockSource>
 80033cc:	4602      	mov	r2, r0
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d00f      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033e2:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033e4:	f7ff ffa5 	bl	8003332 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033e8:	f7ff ffb3 	bl	8003352 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d014      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003400:	f7fe fa5a 	bl	80018b8 <HAL_GetTick>
 8003404:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8003406:	e00b      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003408:	f7fe fa56 	bl	80018b8 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	f241 3288 	movw	r2, #5000	; 0x1388
 8003416:	4293      	cmp	r3, r2
 8003418:	d902      	bls.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	74fb      	strb	r3, [r7, #19]
            break;
 800341e:	e004      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8003420:	f7ff feb4 	bl	800318c <LL_RCC_LSE_IsReady>
 8003424:	4603      	mov	r3, r0
 8003426:	2b01      	cmp	r3, #1
 8003428:	d1ee      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800342a:	7cfb      	ldrb	r3, [r7, #19]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d105      	bne.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff ff5b 	bl	80032f0 <LL_RCC_SetRTCClockSource>
 800343a:	e004      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800343c:	7cfb      	ldrb	r3, [r7, #19]
 800343e:	74bb      	strb	r3, [r7, #18]
 8003440:	e001      	b.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003442:	7cfb      	ldrb	r3, [r7, #19]
 8003444:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d004      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff fea9 	bl	80031ae <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d004      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff fe9e 	bl	80031ae <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0320 	and.w	r3, r3, #32
 800347a:	2b00      	cmp	r3, #0
 800347c:	d004      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	4618      	mov	r0, r3
 8003484:	f7ff fec0 	bl	8003208 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003490:	2b00      	cmp	r3, #0
 8003492:	d004      	beq.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a1b      	ldr	r3, [r3, #32]
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff fee6 	bl	800326a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d004      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff fedb 	bl	800326a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d004      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7ff fed0 	bl	800326a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d004      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff fea9 	bl	8003232 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d004      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7ff fe9e 	bl	8003232 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d004      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	69db      	ldr	r3, [r3, #28]
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff fe93 	bl	8003232 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0310 	and.w	r3, r3, #16
 8003514:	2b00      	cmp	r3, #0
 8003516:	d011      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff fe5e 	bl	80031de <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800352a:	d107      	bne.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800352c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003536:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800353a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d010      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354c:	4618      	mov	r0, r3
 800354e:	f7ff fea5 	bl	800329c <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003556:	2b00      	cmp	r3, #0
 8003558:	d107      	bne.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800355a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003564:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003568:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d011      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff fea3 	bl	80032c6 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003584:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003588:	d107      	bne.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800358a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003598:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800359a:	7cbb      	ldrb	r3, [r7, #18]
}
 800359c:	4618      	mov	r0, r3
 800359e:	3718      	adds	r7, #24
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	58000400 	.word	0x58000400

080035a8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d071      	beq.n	800369e <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d106      	bne.n	80035d4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fd ff06 	bl	80013e0 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2202      	movs	r2, #2
 80035d8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80035dc:	4b32      	ldr	r3, [pc, #200]	; (80036a8 <HAL_RTC_Init+0x100>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	f003 0310 	and.w	r3, r3, #16
 80035e4:	2b10      	cmp	r3, #16
 80035e6:	d051      	beq.n	800368c <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035e8:	4b2f      	ldr	r3, [pc, #188]	; (80036a8 <HAL_RTC_Init+0x100>)
 80035ea:	22ca      	movs	r2, #202	; 0xca
 80035ec:	625a      	str	r2, [r3, #36]	; 0x24
 80035ee:	4b2e      	ldr	r3, [pc, #184]	; (80036a8 <HAL_RTC_Init+0x100>)
 80035f0:	2253      	movs	r2, #83	; 0x53
 80035f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f000 fb87 	bl	8003d08 <RTC_EnterInitMode>
 80035fa:	4603      	mov	r3, r0
 80035fc:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d13f      	bne.n	8003684 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8003604:	4b28      	ldr	r3, [pc, #160]	; (80036a8 <HAL_RTC_Init+0x100>)
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	4a27      	ldr	r2, [pc, #156]	; (80036a8 <HAL_RTC_Init+0x100>)
 800360a:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800360e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003612:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8003614:	4b24      	ldr	r3, [pc, #144]	; (80036a8 <HAL_RTC_Init+0x100>)
 8003616:	699a      	ldr	r2, [r3, #24]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6859      	ldr	r1, [r3, #4]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	4319      	orrs	r1, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	430b      	orrs	r3, r1
 8003628:	491f      	ldr	r1, [pc, #124]	; (80036a8 <HAL_RTC_Init+0x100>)
 800362a:	4313      	orrs	r3, r2
 800362c:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	68da      	ldr	r2, [r3, #12]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	041b      	lsls	r3, r3, #16
 8003638:	491b      	ldr	r1, [pc, #108]	; (80036a8 <HAL_RTC_Init+0x100>)
 800363a:	4313      	orrs	r3, r2
 800363c:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800363e:	4b1a      	ldr	r3, [pc, #104]	; (80036a8 <HAL_RTC_Init+0x100>)
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800364e:	430b      	orrs	r3, r1
 8003650:	4915      	ldr	r1, [pc, #84]	; (80036a8 <HAL_RTC_Init+0x100>)
 8003652:	4313      	orrs	r3, r2
 8003654:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 fb8a 	bl	8003d70 <RTC_ExitInitMode>
 800365c:	4603      	mov	r3, r0
 800365e:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d10e      	bne.n	8003684 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8003666:	4b10      	ldr	r3, [pc, #64]	; (80036a8 <HAL_RTC_Init+0x100>)
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a19      	ldr	r1, [r3, #32]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	4319      	orrs	r1, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	430b      	orrs	r3, r1
 800367e:	490a      	ldr	r1, [pc, #40]	; (80036a8 <HAL_RTC_Init+0x100>)
 8003680:	4313      	orrs	r3, r2
 8003682:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003684:	4b08      	ldr	r3, [pc, #32]	; (80036a8 <HAL_RTC_Init+0x100>)
 8003686:	22ff      	movs	r2, #255	; 0xff
 8003688:	625a      	str	r2, [r3, #36]	; 0x24
 800368a:	e001      	b.n	8003690 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 800368c:	2300      	movs	r3, #0
 800368e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d103      	bne.n	800369e <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800369e:	7bfb      	ldrb	r3, [r7, #15]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	40002800 	.word	0x40002800

080036ac <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80036ac:	b590      	push	{r4, r7, lr}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d101      	bne.n	80036c6 <HAL_RTC_SetTime+0x1a>
 80036c2:	2302      	movs	r3, #2
 80036c4:	e088      	b.n	80037d8 <HAL_RTC_SetTime+0x12c>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2202      	movs	r2, #2
 80036d2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036d6:	4b42      	ldr	r3, [pc, #264]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 80036d8:	22ca      	movs	r2, #202	; 0xca
 80036da:	625a      	str	r2, [r3, #36]	; 0x24
 80036dc:	4b40      	ldr	r3, [pc, #256]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 80036de:	2253      	movs	r2, #83	; 0x53
 80036e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	f000 fb10 	bl	8003d08 <RTC_EnterInitMode>
 80036e8:	4603      	mov	r3, r0
 80036ea:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80036ec:	7cfb      	ldrb	r3, [r7, #19]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d15e      	bne.n	80037b0 <HAL_RTC_SetTime+0x104>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 80036f2:	4b3b      	ldr	r3, [pc, #236]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036fe:	d057      	beq.n	80037b0 <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d125      	bne.n	8003752 <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003706:	4b36      	ldr	r3, [pc, #216]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800370e:	2b00      	cmp	r3, #0
 8003710:	d102      	bne.n	8003718 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	2200      	movs	r2, #0
 8003716:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	4618      	mov	r0, r3
 800371e:	f000 fb65 	bl	8003dec <RTC_ByteToBcd2>
 8003722:	4603      	mov	r3, r0
 8003724:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	785b      	ldrb	r3, [r3, #1]
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fb5e 	bl	8003dec <RTC_ByteToBcd2>
 8003730:	4603      	mov	r3, r0
 8003732:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003734:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	789b      	ldrb	r3, [r3, #2]
 800373a:	4618      	mov	r0, r3
 800373c:	f000 fb56 	bl	8003dec <RTC_ByteToBcd2>
 8003740:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003742:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	78db      	ldrb	r3, [r3, #3]
 800374a:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800374c:	4313      	orrs	r3, r2
 800374e:	617b      	str	r3, [r7, #20]
 8003750:	e017      	b.n	8003782 <HAL_RTC_SetTime+0xd6>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003752:	4b23      	ldr	r3, [pc, #140]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800375a:	2b00      	cmp	r3, #0
 800375c:	d102      	bne.n	8003764 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2200      	movs	r2, #0
 8003762:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	785b      	ldrb	r3, [r3, #1]
 800376e:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003770:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003776:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	78db      	ldrb	r3, [r3, #3]
 800377c:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800377e:	4313      	orrs	r3, r2
 8003780:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8003782:	4a17      	ldr	r2, [pc, #92]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800378a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800378e:	6013      	str	r3, [r2, #0]
      
      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8003790:	4b13      	ldr	r3, [pc, #76]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	4a12      	ldr	r2, [pc, #72]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 8003796:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800379a:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 800379c:	4b10      	ldr	r3, [pc, #64]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 800379e:	699a      	ldr	r2, [r3, #24]
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	68d9      	ldr	r1, [r3, #12]
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	430b      	orrs	r3, r1
 80037aa:	490d      	ldr	r1, [pc, #52]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 80037b0:	68f8      	ldr	r0, [r7, #12]
 80037b2:	f000 fadd 	bl	8003d70 <RTC_ExitInitMode>
 80037b6:	4603      	mov	r3, r0
 80037b8:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037ba:	4b09      	ldr	r3, [pc, #36]	; (80037e0 <HAL_RTC_SetTime+0x134>)
 80037bc:	22ff      	movs	r2, #255	; 0xff
 80037be:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80037c0:	7cfb      	ldrb	r3, [r7, #19]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d103      	bne.n	80037ce <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 80037d6:	7cfb      	ldrb	r3, [r7, #19]
}
 80037d8:	4618      	mov	r0, r3
 80037da:	371c      	adds	r7, #28
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd90      	pop	{r4, r7, pc}
 80037e0:	40002800 	.word	0x40002800

080037e4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(RTC->SSR);
 80037f0:	4b2c      	ldr	r3, [pc, #176]	; (80038a4 <HAL_RTC_GetTime+0xc0>)
 80037f2:	689a      	ldr	r2, [r3, #8]
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 80037f8:	4b2a      	ldr	r3, [pc, #168]	; (80038a4 <HAL_RTC_GetTime+0xc0>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003800:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003804:	d049      	beq.n	800389a <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field*/
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 8003806:	4b27      	ldr	r3, [pc, #156]	; (80038a4 <HAL_RTC_GetTime+0xc0>)
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 8003812:	4b24      	ldr	r3, [pc, #144]	; (80038a4 <HAL_RTC_GetTime+0xc0>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800381a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800381e:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	0c1b      	lsrs	r3, r3, #16
 8003824:	b2db      	uxtb	r3, r3
 8003826:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800382a:	b2da      	uxtb	r2, r3
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	0a1b      	lsrs	r3, r3, #8
 8003834:	b2db      	uxtb	r3, r3
 8003836:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800383a:	b2da      	uxtb	r2, r3
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	b2db      	uxtb	r3, r3
 8003844:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003848:	b2da      	uxtb	r2, r3
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	0d9b      	lsrs	r3, r3, #22
 8003852:	b2db      	uxtb	r3, r3
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	b2da      	uxtb	r2, r3
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d11a      	bne.n	800389a <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	4618      	mov	r0, r3
 800386a:	f000 fade 	bl	8003e2a <RTC_Bcd2ToByte>
 800386e:	4603      	mov	r3, r0
 8003870:	461a      	mov	r2, r3
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	785b      	ldrb	r3, [r3, #1]
 800387a:	4618      	mov	r0, r3
 800387c:	f000 fad5 	bl	8003e2a <RTC_Bcd2ToByte>
 8003880:	4603      	mov	r3, r0
 8003882:	461a      	mov	r2, r3
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	789b      	ldrb	r3, [r3, #2]
 800388c:	4618      	mov	r0, r3
 800388e:	f000 facc 	bl	8003e2a <RTC_Bcd2ToByte>
 8003892:	4603      	mov	r3, r0
 8003894:	461a      	mov	r2, r3
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3718      	adds	r7, #24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40002800 	.word	0x40002800

080038a8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80038a8:	b590      	push	{r4, r7, lr}
 80038aa:	b087      	sub	sp, #28
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d101      	bne.n	80038c2 <HAL_RTC_SetDate+0x1a>
 80038be:	2302      	movs	r3, #2
 80038c0:	e071      	b.n	80039a6 <HAL_RTC_SetDate+0xfe>
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2202      	movs	r2, #2
 80038ce:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10e      	bne.n	80038f6 <HAL_RTC_SetDate+0x4e>
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	785b      	ldrb	r3, [r3, #1]
 80038dc:	f003 0310 	and.w	r3, r3, #16
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d008      	beq.n	80038f6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	785b      	ldrb	r3, [r3, #1]
 80038e8:	f023 0310 	bic.w	r3, r3, #16
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	330a      	adds	r3, #10
 80038f0:	b2da      	uxtb	r2, r3
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d11c      	bne.n	8003936 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	78db      	ldrb	r3, [r3, #3]
 8003900:	4618      	mov	r0, r3
 8003902:	f000 fa73 	bl	8003dec <RTC_ByteToBcd2>
 8003906:	4603      	mov	r3, r0
 8003908:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	785b      	ldrb	r3, [r3, #1]
 800390e:	4618      	mov	r0, r3
 8003910:	f000 fa6c 	bl	8003dec <RTC_ByteToBcd2>
 8003914:	4603      	mov	r3, r0
 8003916:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003918:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	789b      	ldrb	r3, [r3, #2]
 800391e:	4618      	mov	r0, r3
 8003920:	f000 fa64 	bl	8003dec <RTC_ByteToBcd2>
 8003924:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003926:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003930:	4313      	orrs	r3, r2
 8003932:	617b      	str	r3, [r7, #20]
 8003934:	e00e      	b.n	8003954 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	78db      	ldrb	r3, [r3, #3]
 800393a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	785b      	ldrb	r3, [r3, #1]
 8003940:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003942:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8003944:	68ba      	ldr	r2, [r7, #8]
 8003946:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003948:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003950:	4313      	orrs	r3, r2
 8003952:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003954:	4b16      	ldr	r3, [pc, #88]	; (80039b0 <HAL_RTC_SetDate+0x108>)
 8003956:	22ca      	movs	r2, #202	; 0xca
 8003958:	625a      	str	r2, [r3, #36]	; 0x24
 800395a:	4b15      	ldr	r3, [pc, #84]	; (80039b0 <HAL_RTC_SetDate+0x108>)
 800395c:	2253      	movs	r2, #83	; 0x53
 800395e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003960:	68f8      	ldr	r0, [r7, #12]
 8003962:	f000 f9d1 	bl	8003d08 <RTC_EnterInitMode>
 8003966:	4603      	mov	r3, r0
 8003968:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800396a:	7cfb      	ldrb	r3, [r7, #19]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10b      	bne.n	8003988 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8003970:	4a0f      	ldr	r2, [pc, #60]	; (80039b0 <HAL_RTC_SetDate+0x108>)
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003978:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800397c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 f9f6 	bl	8003d70 <RTC_ExitInitMode>
 8003984:	4603      	mov	r3, r0
 8003986:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003988:	4b09      	ldr	r3, [pc, #36]	; (80039b0 <HAL_RTC_SetDate+0x108>)
 800398a:	22ff      	movs	r2, #255	; 0xff
 800398c:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800398e:	7cfb      	ldrb	r3, [r7, #19]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d103      	bne.n	800399c <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 80039a4:	7cfb      	ldrb	r3, [r7, #19]
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	371c      	adds	r7, #28
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd90      	pop	{r4, r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40002800 	.word	0x40002800

080039b4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b086      	sub	sp, #24
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 80039c0:	4b22      	ldr	r3, [pc, #136]	; (8003a4c <HAL_RTC_GetDate+0x98>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80039c8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80039cc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	0c1b      	lsrs	r3, r3, #16
 80039d2:	b2da      	uxtb	r2, r3
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	0a1b      	lsrs	r3, r3, #8
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	f003 031f 	and.w	r3, r3, #31
 80039e2:	b2da      	uxtb	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039f0:	b2da      	uxtb	r2, r3
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	0b5b      	lsrs	r3, r3, #13
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d11a      	bne.n	8003a42 <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	78db      	ldrb	r3, [r3, #3]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f000 fa0a 	bl	8003e2a <RTC_Bcd2ToByte>
 8003a16:	4603      	mov	r3, r0
 8003a18:	461a      	mov	r2, r3
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	785b      	ldrb	r3, [r3, #1]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f000 fa01 	bl	8003e2a <RTC_Bcd2ToByte>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	789b      	ldrb	r3, [r3, #2]
 8003a34:	4618      	mov	r0, r3
 8003a36:	f000 f9f8 	bl	8003e2a <RTC_Bcd2ToByte>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3718      	adds	r7, #24
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	40002800 	.word	0x40002800

08003a50 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003a50:	b590      	push	{r4, r7, lr}
 8003a52:	b087      	sub	sp, #28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d101      	bne.n	8003a6e <HAL_RTC_SetAlarm_IT+0x1e>
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	e0f3      	b.n	8003c56 <HAL_RTC_SetAlarm_IT+0x206>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2201      	movs	r2, #1
 8003a72:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2202      	movs	r2, #2
 8003a7a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8003a7e:	4b78      	ldr	r3, [pc, #480]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a86:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a8e:	d06a      	beq.n	8003b66 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d13a      	bne.n	8003b0c <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003a96:	4b72      	ldr	r3, [pc, #456]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d102      	bne.n	8003aa8 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	695b      	ldr	r3, [r3, #20]
 8003aac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 f999 	bl	8003dec <RTC_ByteToBcd2>
 8003aba:	4603      	mov	r3, r0
 8003abc:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	785b      	ldrb	r3, [r3, #1]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 f992 	bl	8003dec <RTC_ByteToBcd2>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003acc:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	789b      	ldrb	r3, [r3, #2]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f000 f98a 	bl	8003dec <RTC_ByteToBcd2>
 8003ad8:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003ada:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	78db      	ldrb	r3, [r3, #3]
 8003ae2:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003ae4:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 f97c 	bl	8003dec <RTC_ByteToBcd2>
 8003af4:	4603      	mov	r3, r0
 8003af6:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003af8:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003b00:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003b06:	4313      	orrs	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]
 8003b0a:	e02c      	b.n	8003b66 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	695b      	ldr	r3, [r3, #20]
 8003b10:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 8003b14:	d00d      	beq.n	8003b32 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b1e:	d008      	beq.n	8003b32 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003b20:	4b4f      	ldr	r3, [pc, #316]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d102      	bne.n	8003b32 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	785b      	ldrb	r3, [r3, #1]
 8003b3c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003b3e:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003b40:	68ba      	ldr	r2, [r7, #8]
 8003b42:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003b44:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	78db      	ldrb	r3, [r3, #3]
 8003b4a:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003b4c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b54:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003b56:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003b5c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003b62:	4313      	orrs	r3, r2
 8003b64:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b66:	4b3e      	ldr	r3, [pc, #248]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003b68:	22ca      	movs	r2, #202	; 0xca
 8003b6a:	625a      	str	r2, [r3, #36]	; 0x24
 8003b6c:	4b3c      	ldr	r3, [pc, #240]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003b6e:	2253      	movs	r2, #83	; 0x53
 8003b70:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b7a:	d12c      	bne.n	8003bd6 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003b7c:	4b38      	ldr	r3, [pc, #224]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	4a37      	ldr	r2, [pc, #220]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003b82:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003b86:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003b88:	4b35      	ldr	r3, [pc, #212]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b94:	d107      	bne.n	8003ba6 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	699a      	ldr	r2, [r3, #24]
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	4930      	ldr	r1, [pc, #192]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	644b      	str	r3, [r1, #68]	; 0x44
 8003ba4:	e006      	b.n	8003bb4 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8003ba6:	4a2e      	ldr	r2, [pc, #184]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8003bac:	4a2c      	ldr	r2, [pc, #176]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8003bb4:	4a2a      	ldr	r2, [pc, #168]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc0:	f043 0201 	orr.w	r2, r3, #1
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003bc8:	4b25      	ldr	r3, [pc, #148]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	4a24      	ldr	r2, [pc, #144]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003bce:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8003bd2:	6193      	str	r3, [r2, #24]
 8003bd4:	e02b      	b.n	8003c2e <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003bd6:	4b22      	ldr	r3, [pc, #136]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	4a21      	ldr	r2, [pc, #132]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003bdc:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8003be0:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003be2:	4b1f      	ldr	r3, [pc, #124]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003be4:	2202      	movs	r2, #2
 8003be6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bee:	d107      	bne.n	8003c00 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	699a      	ldr	r2, [r3, #24]
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	69db      	ldr	r3, [r3, #28]
 8003bf8:	4919      	ldr	r1, [pc, #100]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003bfe:	e006      	b.n	8003c0e <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8003c00:	4a17      	ldr	r2, [pc, #92]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8003c06:	4a16      	ldr	r2, [pc, #88]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8003c0e:	4a14      	ldr	r2, [pc, #80]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1a:	f043 0202 	orr.w	r2, r3, #2
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003c22:	4b0f      	ldr	r3, [pc, #60]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	4a0e      	ldr	r2, [pc, #56]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003c28:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8003c2c:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003c2e:	4b0d      	ldr	r3, [pc, #52]	; (8003c64 <HAL_RTC_SetAlarm_IT+0x214>)
 8003c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c34:	4a0b      	ldr	r2, [pc, #44]	; (8003c64 <HAL_RTC_SetAlarm_IT+0x214>)
 8003c36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c3a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c3e:	4b08      	ldr	r3, [pc, #32]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x210>)
 8003c40:	22ff      	movs	r2, #255	; 0xff
 8003c42:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	371c      	adds	r7, #28
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd90      	pop	{r4, r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	40002800 	.word	0x40002800
 8003c64:	58000800 	.word	0x58000800

08003c68 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8003c70:	4b11      	ldr	r3, [pc, #68]	; (8003cb8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8003c72:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c78:	4013      	ands	r3, r2
 8003c7a:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d005      	beq.n	8003c92 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003c86:	4b0c      	ldr	r3, [pc, #48]	; (8003cb8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8003c88:	2201      	movs	r2, #1
 8003c8a:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f7fc fed9 	bl	8000a44 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d005      	beq.n	8003ca8 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003c9c:	4b06      	ldr	r3, [pc, #24]	; (8003cb8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f8dc 	bl	8003e60 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8003cb0:	bf00      	nop
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	40002800 	.word	0x40002800

08003cbc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8003cc4:	4b0f      	ldr	r3, [pc, #60]	; (8003d04 <HAL_RTC_WaitForSynchro+0x48>)
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	4a0e      	ldr	r2, [pc, #56]	; (8003d04 <HAL_RTC_WaitForSynchro+0x48>)
 8003cca:	f023 0320 	bic.w	r3, r3, #32
 8003cce:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8003cd0:	f7fd fdf2 	bl	80018b8 <HAL_GetTick>
 8003cd4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8003cd6:	e009      	b.n	8003cec <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003cd8:	f7fd fdee 	bl	80018b8 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ce6:	d901      	bls.n	8003cec <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e006      	b.n	8003cfa <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8003cec:	4b05      	ldr	r3, [pc, #20]	; (8003d04 <HAL_RTC_WaitForSynchro+0x48>)
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	f003 0320 	and.w	r3, r3, #32
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0ef      	beq.n	8003cd8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	40002800 	.word	0x40002800

08003d08 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d10:	2300      	movs	r3, #0
 8003d12:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8003d14:	4b15      	ldr	r3, [pc, #84]	; (8003d6c <RTC_EnterInitMode+0x64>)
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d120      	bne.n	8003d62 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003d20:	4b12      	ldr	r3, [pc, #72]	; (8003d6c <RTC_EnterInitMode+0x64>)
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	4a11      	ldr	r2, [pc, #68]	; (8003d6c <RTC_EnterInitMode+0x64>)
 8003d26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d2a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8003d2c:	f7fd fdc4 	bl	80018b8 <HAL_GetTick>
 8003d30:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003d32:	e00d      	b.n	8003d50 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003d34:	f7fd fdc0 	bl	80018b8 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d42:	d905      	bls.n	8003d50 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003d50:	4b06      	ldr	r3, [pc, #24]	; (8003d6c <RTC_EnterInitMode+0x64>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d102      	bne.n	8003d62 <RTC_EnterInitMode+0x5a>
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
 8003d5e:	2b03      	cmp	r3, #3
 8003d60:	d1e8      	bne.n	8003d34 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8003d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3710      	adds	r7, #16
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	40002800 	.word	0x40002800

08003d70 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003d7c:	4b1a      	ldr	r3, [pc, #104]	; (8003de8 <RTC_ExitInitMode+0x78>)
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	4a19      	ldr	r2, [pc, #100]	; (8003de8 <RTC_ExitInitMode+0x78>)
 8003d82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d86:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003d88:	4b17      	ldr	r3, [pc, #92]	; (8003de8 <RTC_ExitInitMode+0x78>)
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	f003 0320 	and.w	r3, r3, #32
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d10c      	bne.n	8003dae <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f7ff ff91 	bl	8003cbc <HAL_RTC_WaitForSynchro>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d01e      	beq.n	8003dde <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2203      	movs	r2, #3
 8003da4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	73fb      	strb	r3, [r7, #15]
 8003dac:	e017      	b.n	8003dde <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003dae:	4b0e      	ldr	r3, [pc, #56]	; (8003de8 <RTC_ExitInitMode+0x78>)
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	4a0d      	ldr	r2, [pc, #52]	; (8003de8 <RTC_ExitInitMode+0x78>)
 8003db4:	f023 0320 	bic.w	r3, r3, #32
 8003db8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7ff ff7e 	bl	8003cbc <HAL_RTC_WaitForSynchro>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d005      	beq.n	8003dd2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2203      	movs	r2, #3
 8003dca:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003dd2:	4b05      	ldr	r3, [pc, #20]	; (8003de8 <RTC_ExitInitMode+0x78>)
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	4a04      	ldr	r2, [pc, #16]	; (8003de8 <RTC_ExitInitMode+0x78>)
 8003dd8:	f043 0320 	orr.w	r3, r3, #32
 8003ddc:	6193      	str	r3, [r2, #24]
  }

  return status;
 8003dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	40002800 	.word	0x40002800

08003dec <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b085      	sub	sp, #20
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	4603      	mov	r3, r0
 8003df4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003df6:	2300      	movs	r3, #0
 8003df8:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8003dfa:	79fb      	ldrb	r3, [r7, #7]
 8003dfc:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8003dfe:	e005      	b.n	8003e0c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	3301      	adds	r3, #1
 8003e04:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8003e06:	7afb      	ldrb	r3, [r7, #11]
 8003e08:	3b0a      	subs	r3, #10
 8003e0a:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8003e0c:	7afb      	ldrb	r3, [r7, #11]
 8003e0e:	2b09      	cmp	r3, #9
 8003e10:	d8f6      	bhi.n	8003e00 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	011b      	lsls	r3, r3, #4
 8003e18:	b2da      	uxtb	r2, r3
 8003e1a:	7afb      	ldrb	r3, [r7, #11]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	b2db      	uxtb	r3, r3
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3714      	adds	r7, #20
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bc80      	pop	{r7}
 8003e28:	4770      	bx	lr

08003e2a <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b085      	sub	sp, #20
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	4603      	mov	r3, r0
 8003e32:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 8003e34:	79fb      	ldrb	r3, [r7, #7]
 8003e36:	091b      	lsrs	r3, r3, #4
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	4413      	add	r3, r2
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	b2da      	uxtb	r2, r3
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	f003 030f 	and.w	r3, r3, #15
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	4413      	add	r3, r2
 8003e54:	b2db      	uxtb	r3, r3
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr

08003e60 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bc80      	pop	{r7}
 8003e70:	4770      	bx	lr

08003e72 <LL_RCC_GetUSARTClockSource>:
{
 8003e72:	b480      	push	{r7}
 8003e74:	b083      	sub	sp, #12
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8003e7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e7e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	401a      	ands	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	041b      	lsls	r3, r3, #16
 8003e8a:	4313      	orrs	r3, r2
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bc80      	pop	{r7}
 8003e94:	4770      	bx	lr

08003e96 <LL_RCC_GetLPUARTClockSource>:
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003e9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ea2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4013      	ands	r3, r2
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	370c      	adds	r7, #12
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bc80      	pop	{r7}
 8003eb2:	4770      	bx	lr

08003eb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b082      	sub	sp, #8
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e042      	b.n	8003f4c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d106      	bne.n	8003ede <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f7fd faad 	bl	8001438 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2224      	movs	r2, #36	; 0x24
 8003ee2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 0201 	bic.w	r2, r2, #1
 8003ef4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 fc2e 	bl	8004758 <UART_SetConfig>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d101      	bne.n	8003f06 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e022      	b.n	8003f4c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d002      	beq.n	8003f14 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 fe96 	bl	8004c40 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689a      	ldr	r2, [r3, #8]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f042 0201 	orr.w	r2, r2, #1
 8003f42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 ff1c 	bl	8004d82 <UART_CheckIdleState>
 8003f4a:	4603      	mov	r3, r0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b08a      	sub	sp, #40	; 0x28
 8003f58:	af02      	add	r7, sp, #8
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	603b      	str	r3, [r7, #0]
 8003f60:	4613      	mov	r3, r2
 8003f62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f6a:	2b20      	cmp	r3, #32
 8003f6c:	d173      	bne.n	8004056 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d002      	beq.n	8003f7a <HAL_UART_Transmit+0x26>
 8003f74:	88fb      	ldrh	r3, [r7, #6]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e06c      	b.n	8004058 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2221      	movs	r2, #33	; 0x21
 8003f8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f8e:	f7fd fc93 	bl	80018b8 <HAL_GetTick>
 8003f92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	88fa      	ldrh	r2, [r7, #6]
 8003f98:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	88fa      	ldrh	r2, [r7, #6]
 8003fa0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fac:	d108      	bne.n	8003fc0 <HAL_UART_Transmit+0x6c>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	691b      	ldr	r3, [r3, #16]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d104      	bne.n	8003fc0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	61bb      	str	r3, [r7, #24]
 8003fbe:	e003      	b.n	8003fc8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fc8:	e02c      	b.n	8004024 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	2180      	movs	r1, #128	; 0x80
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f000 ff22 	bl	8004e1e <UART_WaitOnFlagUntilTimeout>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d001      	beq.n	8003fe4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e039      	b.n	8004058 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10b      	bne.n	8004002 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	881b      	ldrh	r3, [r3, #0]
 8003fee:	461a      	mov	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ff8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	3302      	adds	r3, #2
 8003ffe:	61bb      	str	r3, [r7, #24]
 8004000:	e007      	b.n	8004012 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	781a      	ldrb	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	3301      	adds	r3, #1
 8004010:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004018:	b29b      	uxth	r3, r3
 800401a:	3b01      	subs	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800402a:	b29b      	uxth	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	d1cc      	bne.n	8003fca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	2200      	movs	r2, #0
 8004038:	2140      	movs	r1, #64	; 0x40
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 feef 	bl	8004e1e <UART_WaitOnFlagUntilTimeout>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e006      	b.n	8004058 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2220      	movs	r2, #32
 800404e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004052:	2300      	movs	r3, #0
 8004054:	e000      	b.n	8004058 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8004056:	2302      	movs	r3, #2
  }
}
 8004058:	4618      	mov	r0, r3
 800405a:	3720      	adds	r7, #32
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b08a      	sub	sp, #40	; 0x28
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	4613      	mov	r3, r2
 800406c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004074:	2b20      	cmp	r3, #32
 8004076:	d137      	bne.n	80040e8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d002      	beq.n	8004084 <HAL_UART_Receive_IT+0x24>
 800407e:	88fb      	ldrh	r3, [r7, #6]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e030      	b.n	80040ea <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a18      	ldr	r2, [pc, #96]	; (80040f4 <HAL_UART_Receive_IT+0x94>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d01f      	beq.n	80040d8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d018      	beq.n	80040d8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	e853 3f00 	ldrex	r3, [r3]
 80040b2:	613b      	str	r3, [r7, #16]
   return(result);
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80040ba:	627b      	str	r3, [r7, #36]	; 0x24
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	461a      	mov	r2, r3
 80040c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c4:	623b      	str	r3, [r7, #32]
 80040c6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c8:	69f9      	ldr	r1, [r7, #28]
 80040ca:	6a3a      	ldr	r2, [r7, #32]
 80040cc:	e841 2300 	strex	r3, r2, [r1]
 80040d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d1e6      	bne.n	80040a6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80040d8:	88fb      	ldrh	r3, [r7, #6]
 80040da:	461a      	mov	r2, r3
 80040dc:	68b9      	ldr	r1, [r7, #8]
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f000 ff66 	bl	8004fb0 <UART_Start_Receive_IT>
 80040e4:	4603      	mov	r3, r0
 80040e6:	e000      	b.n	80040ea <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80040e8:	2302      	movs	r3, #2
  }
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3728      	adds	r7, #40	; 0x28
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	40008000 	.word	0x40008000

080040f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b0ba      	sub	sp, #232	; 0xe8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800411e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004122:	f640 030f 	movw	r3, #2063	; 0x80f
 8004126:	4013      	ands	r3, r2
 8004128:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800412c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004130:	2b00      	cmp	r3, #0
 8004132:	d11b      	bne.n	800416c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004138:	f003 0320 	and.w	r3, r3, #32
 800413c:	2b00      	cmp	r3, #0
 800413e:	d015      	beq.n	800416c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004140:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004144:	f003 0320 	and.w	r3, r3, #32
 8004148:	2b00      	cmp	r3, #0
 800414a:	d105      	bne.n	8004158 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800414c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d009      	beq.n	800416c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800415c:	2b00      	cmp	r3, #0
 800415e:	f000 82e3 	beq.w	8004728 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	4798      	blx	r3
      }
      return;
 800416a:	e2dd      	b.n	8004728 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800416c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004170:	2b00      	cmp	r3, #0
 8004172:	f000 8123 	beq.w	80043bc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004176:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800417a:	4b8d      	ldr	r3, [pc, #564]	; (80043b0 <HAL_UART_IRQHandler+0x2b8>)
 800417c:	4013      	ands	r3, r2
 800417e:	2b00      	cmp	r3, #0
 8004180:	d106      	bne.n	8004190 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004182:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004186:	4b8b      	ldr	r3, [pc, #556]	; (80043b4 <HAL_UART_IRQHandler+0x2bc>)
 8004188:	4013      	ands	r3, r2
 800418a:	2b00      	cmp	r3, #0
 800418c:	f000 8116 	beq.w	80043bc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b00      	cmp	r3, #0
 800419a:	d011      	beq.n	80041c0 <HAL_UART_IRQHandler+0xc8>
 800419c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00b      	beq.n	80041c0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2201      	movs	r2, #1
 80041ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041b6:	f043 0201 	orr.w	r2, r3, #1
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d011      	beq.n	80041f0 <HAL_UART_IRQHandler+0xf8>
 80041cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00b      	beq.n	80041f0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2202      	movs	r2, #2
 80041de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041e6:	f043 0204 	orr.w	r2, r3, #4
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d011      	beq.n	8004220 <HAL_UART_IRQHandler+0x128>
 80041fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b00      	cmp	r3, #0
 8004206:	d00b      	beq.n	8004220 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2204      	movs	r2, #4
 800420e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004216:	f043 0202 	orr.w	r2, r3, #2
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004224:	f003 0308 	and.w	r3, r3, #8
 8004228:	2b00      	cmp	r3, #0
 800422a:	d017      	beq.n	800425c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800422c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004230:	f003 0320 	and.w	r3, r3, #32
 8004234:	2b00      	cmp	r3, #0
 8004236:	d105      	bne.n	8004244 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004238:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800423c:	4b5c      	ldr	r3, [pc, #368]	; (80043b0 <HAL_UART_IRQHandler+0x2b8>)
 800423e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00b      	beq.n	800425c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2208      	movs	r2, #8
 800424a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004252:	f043 0208 	orr.w	r2, r3, #8
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800425c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004260:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004264:	2b00      	cmp	r3, #0
 8004266:	d012      	beq.n	800428e <HAL_UART_IRQHandler+0x196>
 8004268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800426c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d00c      	beq.n	800428e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800427c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004284:	f043 0220 	orr.w	r2, r3, #32
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 8249 	beq.w	800472c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800429a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800429e:	f003 0320 	and.w	r3, r3, #32
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d013      	beq.n	80042ce <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80042a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042aa:	f003 0320 	and.w	r3, r3, #32
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d105      	bne.n	80042be <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80042b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d007      	beq.n	80042ce <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d003      	beq.n	80042ce <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e2:	2b40      	cmp	r3, #64	; 0x40
 80042e4:	d005      	beq.n	80042f2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80042e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80042ea:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d054      	beq.n	800439c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 ff7c 	bl	80051f0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004302:	2b40      	cmp	r3, #64	; 0x40
 8004304:	d146      	bne.n	8004394 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	3308      	adds	r3, #8
 800430c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004310:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004314:	e853 3f00 	ldrex	r3, [r3]
 8004318:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800431c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004320:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004324:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	3308      	adds	r3, #8
 800432e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004332:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004336:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800433e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004342:	e841 2300 	strex	r3, r2, [r1]
 8004346:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800434a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1d9      	bne.n	8004306 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004358:	2b00      	cmp	r3, #0
 800435a:	d017      	beq.n	800438c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004362:	4a15      	ldr	r2, [pc, #84]	; (80043b8 <HAL_UART_IRQHandler+0x2c0>)
 8004364:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800436c:	4618      	mov	r0, r3
 800436e:	f7fd fc16 	bl	8001b9e <HAL_DMA_Abort_IT>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d019      	beq.n	80043ac <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800437e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8004386:	4610      	mov	r0, r2
 8004388:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800438a:	e00f      	b.n	80043ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f7fc fb11 	bl	80009b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004392:	e00b      	b.n	80043ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f7fc fb0d 	bl	80009b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800439a:	e007      	b.n	80043ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f7fc fb09 	bl	80009b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 80043aa:	e1bf      	b.n	800472c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ac:	bf00      	nop
    return;
 80043ae:	e1bd      	b.n	800472c <HAL_UART_IRQHandler+0x634>
 80043b0:	10000001 	.word	0x10000001
 80043b4:	04000120 	.word	0x04000120
 80043b8:	080052bb 	.word	0x080052bb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	f040 8153 	bne.w	800466c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80043c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ca:	f003 0310 	and.w	r3, r3, #16
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f000 814c 	beq.w	800466c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80043d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043d8:	f003 0310 	and.w	r3, r3, #16
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 8145 	beq.w	800466c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2210      	movs	r2, #16
 80043e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f4:	2b40      	cmp	r3, #64	; 0x40
 80043f6:	f040 80bb 	bne.w	8004570 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004408:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800440c:	2b00      	cmp	r3, #0
 800440e:	f000 818f 	beq.w	8004730 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004418:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800441c:	429a      	cmp	r2, r3
 800441e:	f080 8187 	bcs.w	8004730 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004428:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0320 	and.w	r3, r3, #32
 800443a:	2b00      	cmp	r3, #0
 800443c:	f040 8087 	bne.w	800454e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004448:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800444c:	e853 3f00 	ldrex	r3, [r3]
 8004450:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004454:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004458:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800445c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	461a      	mov	r2, r3
 8004466:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800446a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800446e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004472:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004476:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800447a:	e841 2300 	strex	r3, r2, [r1]
 800447e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004482:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1da      	bne.n	8004440 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	3308      	adds	r3, #8
 8004490:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004492:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004494:	e853 3f00 	ldrex	r3, [r3]
 8004498:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800449a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800449c:	f023 0301 	bic.w	r3, r3, #1
 80044a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3308      	adds	r3, #8
 80044aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80044ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80044b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80044b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80044ba:	e841 2300 	strex	r3, r2, [r1]
 80044be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80044c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1e1      	bne.n	800448a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3308      	adds	r3, #8
 80044cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80044d0:	e853 3f00 	ldrex	r3, [r3]
 80044d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80044d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	3308      	adds	r3, #8
 80044e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80044ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80044ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80044f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80044f2:	e841 2300 	strex	r3, r2, [r1]
 80044f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80044f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1e3      	bne.n	80044c6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2220      	movs	r2, #32
 8004502:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004512:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004514:	e853 3f00 	ldrex	r3, [r3]
 8004518:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800451a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800451c:	f023 0310 	bic.w	r3, r3, #16
 8004520:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	461a      	mov	r2, r3
 800452a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800452e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004530:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004532:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004534:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004536:	e841 2300 	strex	r3, r2, [r1]
 800453a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800453c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1e4      	bne.n	800450c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004548:	4618      	mov	r0, r3
 800454a:	f7fd faca 	bl	8001ae2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2202      	movs	r2, #2
 8004552:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004560:	b29b      	uxth	r3, r3
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	b29b      	uxth	r3, r3
 8004566:	4619      	mov	r1, r3
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f8e9 	bl	8004740 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800456e:	e0df      	b.n	8004730 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800457c:	b29b      	uxth	r3, r3
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800458a:	b29b      	uxth	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 80d1 	beq.w	8004734 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8004592:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004596:	2b00      	cmp	r3, #0
 8004598:	f000 80cc 	beq.w	8004734 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045a4:	e853 3f00 	ldrex	r3, [r3]
 80045a8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80045aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	461a      	mov	r2, r3
 80045ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80045be:	647b      	str	r3, [r7, #68]	; 0x44
 80045c0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80045c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045c6:	e841 2300 	strex	r3, r2, [r1]
 80045ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80045cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1e4      	bne.n	800459c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	3308      	adds	r3, #8
 80045d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045dc:	e853 3f00 	ldrex	r3, [r3]
 80045e0:	623b      	str	r3, [r7, #32]
   return(result);
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045e8:	f023 0301 	bic.w	r3, r3, #1
 80045ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	3308      	adds	r3, #8
 80045f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80045fa:	633a      	str	r2, [r7, #48]	; 0x30
 80045fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004600:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004602:	e841 2300 	strex	r3, r2, [r1]
 8004606:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1e1      	bne.n	80045d2 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2220      	movs	r2, #32
 8004612:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	e853 3f00 	ldrex	r3, [r3]
 800462e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f023 0310 	bic.w	r3, r3, #16
 8004636:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	461a      	mov	r2, r3
 8004640:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004644:	61fb      	str	r3, [r7, #28]
 8004646:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004648:	69b9      	ldr	r1, [r7, #24]
 800464a:	69fa      	ldr	r2, [r7, #28]
 800464c:	e841 2300 	strex	r3, r2, [r1]
 8004650:	617b      	str	r3, [r7, #20]
   return(result);
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d1e4      	bne.n	8004622 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2202      	movs	r2, #2
 800465c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800465e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004662:	4619      	mov	r1, r3
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f86b 	bl	8004740 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800466a:	e063      	b.n	8004734 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800466c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004670:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00e      	beq.n	8004696 <HAL_UART_IRQHandler+0x59e>
 8004678:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800467c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d008      	beq.n	8004696 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800468c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f001 fb70 	bl	8005d74 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004694:	e051      	b.n	800473a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800469a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d014      	beq.n	80046cc <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80046a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d105      	bne.n	80046ba <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80046ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d008      	beq.n	80046cc <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d03a      	beq.n	8004738 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	4798      	blx	r3
    }
    return;
 80046ca:	e035      	b.n	8004738 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d009      	beq.n	80046ec <HAL_UART_IRQHandler+0x5f4>
 80046d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d003      	beq.n	80046ec <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 fdfe 	bl	80052e6 <UART_EndTransmit_IT>
    return;
 80046ea:	e026      	b.n	800473a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80046ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d009      	beq.n	800470c <HAL_UART_IRQHandler+0x614>
 80046f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d003      	beq.n	800470c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f001 fb47 	bl	8005d98 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800470a:	e016      	b.n	800473a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800470c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004710:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d010      	beq.n	800473a <HAL_UART_IRQHandler+0x642>
 8004718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800471c:	2b00      	cmp	r3, #0
 800471e:	da0c      	bge.n	800473a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f001 fb30 	bl	8005d86 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004726:	e008      	b.n	800473a <HAL_UART_IRQHandler+0x642>
      return;
 8004728:	bf00      	nop
 800472a:	e006      	b.n	800473a <HAL_UART_IRQHandler+0x642>
    return;
 800472c:	bf00      	nop
 800472e:	e004      	b.n	800473a <HAL_UART_IRQHandler+0x642>
      return;
 8004730:	bf00      	nop
 8004732:	e002      	b.n	800473a <HAL_UART_IRQHandler+0x642>
      return;
 8004734:	bf00      	nop
 8004736:	e000      	b.n	800473a <HAL_UART_IRQHandler+0x642>
    return;
 8004738:	bf00      	nop
  }
}
 800473a:	37e8      	adds	r7, #232	; 0xe8
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	460b      	mov	r3, r1
 800474a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800474c:	bf00      	nop
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	bc80      	pop	{r7}
 8004754:	4770      	bx	lr
	...

08004758 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004758:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800475c:	b08c      	sub	sp, #48	; 0x30
 800475e:	af00      	add	r7, sp, #0
 8004760:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004762:	2300      	movs	r3, #0
 8004764:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	431a      	orrs	r2, r3
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	431a      	orrs	r2, r3
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	69db      	ldr	r3, [r3, #28]
 800477c:	4313      	orrs	r3, r2
 800477e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	4b94      	ldr	r3, [pc, #592]	; (80049d8 <UART_SetConfig+0x280>)
 8004788:	4013      	ands	r3, r2
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	6812      	ldr	r2, [r2, #0]
 800478e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004790:	430b      	orrs	r3, r1
 8004792:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	68da      	ldr	r2, [r3, #12]
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	430a      	orrs	r2, r1
 80047a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	699b      	ldr	r3, [r3, #24]
 80047ae:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a89      	ldr	r2, [pc, #548]	; (80049dc <UART_SetConfig+0x284>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d004      	beq.n	80047c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047c0:	4313      	orrs	r3, r2
 80047c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80047ce:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	6812      	ldr	r2, [r2, #0]
 80047d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80047d8:	430b      	orrs	r3, r1
 80047da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e2:	f023 010f 	bic.w	r1, r3, #15
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	430a      	orrs	r2, r1
 80047f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a7a      	ldr	r2, [pc, #488]	; (80049e0 <UART_SetConfig+0x288>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d127      	bne.n	800484c <UART_SetConfig+0xf4>
 80047fc:	2003      	movs	r0, #3
 80047fe:	f7ff fb38 	bl	8003e72 <LL_RCC_GetUSARTClockSource>
 8004802:	4603      	mov	r3, r0
 8004804:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8004808:	2b03      	cmp	r3, #3
 800480a:	d81b      	bhi.n	8004844 <UART_SetConfig+0xec>
 800480c:	a201      	add	r2, pc, #4	; (adr r2, 8004814 <UART_SetConfig+0xbc>)
 800480e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004812:	bf00      	nop
 8004814:	08004825 	.word	0x08004825
 8004818:	08004835 	.word	0x08004835
 800481c:	0800482d 	.word	0x0800482d
 8004820:	0800483d 	.word	0x0800483d
 8004824:	2301      	movs	r3, #1
 8004826:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800482a:	e080      	b.n	800492e <UART_SetConfig+0x1d6>
 800482c:	2302      	movs	r3, #2
 800482e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004832:	e07c      	b.n	800492e <UART_SetConfig+0x1d6>
 8004834:	2304      	movs	r3, #4
 8004836:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800483a:	e078      	b.n	800492e <UART_SetConfig+0x1d6>
 800483c:	2308      	movs	r3, #8
 800483e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004842:	e074      	b.n	800492e <UART_SetConfig+0x1d6>
 8004844:	2310      	movs	r3, #16
 8004846:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800484a:	e070      	b.n	800492e <UART_SetConfig+0x1d6>
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a64      	ldr	r2, [pc, #400]	; (80049e4 <UART_SetConfig+0x28c>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d138      	bne.n	80048c8 <UART_SetConfig+0x170>
 8004856:	200c      	movs	r0, #12
 8004858:	f7ff fb0b 	bl	8003e72 <LL_RCC_GetUSARTClockSource>
 800485c:	4603      	mov	r3, r0
 800485e:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8004862:	2b0c      	cmp	r3, #12
 8004864:	d82c      	bhi.n	80048c0 <UART_SetConfig+0x168>
 8004866:	a201      	add	r2, pc, #4	; (adr r2, 800486c <UART_SetConfig+0x114>)
 8004868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800486c:	080048a1 	.word	0x080048a1
 8004870:	080048c1 	.word	0x080048c1
 8004874:	080048c1 	.word	0x080048c1
 8004878:	080048c1 	.word	0x080048c1
 800487c:	080048b1 	.word	0x080048b1
 8004880:	080048c1 	.word	0x080048c1
 8004884:	080048c1 	.word	0x080048c1
 8004888:	080048c1 	.word	0x080048c1
 800488c:	080048a9 	.word	0x080048a9
 8004890:	080048c1 	.word	0x080048c1
 8004894:	080048c1 	.word	0x080048c1
 8004898:	080048c1 	.word	0x080048c1
 800489c:	080048b9 	.word	0x080048b9
 80048a0:	2300      	movs	r3, #0
 80048a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048a6:	e042      	b.n	800492e <UART_SetConfig+0x1d6>
 80048a8:	2302      	movs	r3, #2
 80048aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048ae:	e03e      	b.n	800492e <UART_SetConfig+0x1d6>
 80048b0:	2304      	movs	r3, #4
 80048b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048b6:	e03a      	b.n	800492e <UART_SetConfig+0x1d6>
 80048b8:	2308      	movs	r3, #8
 80048ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048be:	e036      	b.n	800492e <UART_SetConfig+0x1d6>
 80048c0:	2310      	movs	r3, #16
 80048c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048c6:	e032      	b.n	800492e <UART_SetConfig+0x1d6>
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a43      	ldr	r2, [pc, #268]	; (80049dc <UART_SetConfig+0x284>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d12a      	bne.n	8004928 <UART_SetConfig+0x1d0>
 80048d2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80048d6:	f7ff fade 	bl	8003e96 <LL_RCC_GetLPUARTClockSource>
 80048da:	4603      	mov	r3, r0
 80048dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048e0:	d01a      	beq.n	8004918 <UART_SetConfig+0x1c0>
 80048e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048e6:	d81b      	bhi.n	8004920 <UART_SetConfig+0x1c8>
 80048e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048ec:	d00c      	beq.n	8004908 <UART_SetConfig+0x1b0>
 80048ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048f2:	d815      	bhi.n	8004920 <UART_SetConfig+0x1c8>
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d003      	beq.n	8004900 <UART_SetConfig+0x1a8>
 80048f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048fc:	d008      	beq.n	8004910 <UART_SetConfig+0x1b8>
 80048fe:	e00f      	b.n	8004920 <UART_SetConfig+0x1c8>
 8004900:	2300      	movs	r3, #0
 8004902:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004906:	e012      	b.n	800492e <UART_SetConfig+0x1d6>
 8004908:	2302      	movs	r3, #2
 800490a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800490e:	e00e      	b.n	800492e <UART_SetConfig+0x1d6>
 8004910:	2304      	movs	r3, #4
 8004912:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004916:	e00a      	b.n	800492e <UART_SetConfig+0x1d6>
 8004918:	2308      	movs	r3, #8
 800491a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800491e:	e006      	b.n	800492e <UART_SetConfig+0x1d6>
 8004920:	2310      	movs	r3, #16
 8004922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004926:	e002      	b.n	800492e <UART_SetConfig+0x1d6>
 8004928:	2310      	movs	r3, #16
 800492a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a2a      	ldr	r2, [pc, #168]	; (80049dc <UART_SetConfig+0x284>)
 8004934:	4293      	cmp	r3, r2
 8004936:	f040 80a4 	bne.w	8004a82 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800493a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800493e:	2b08      	cmp	r3, #8
 8004940:	d823      	bhi.n	800498a <UART_SetConfig+0x232>
 8004942:	a201      	add	r2, pc, #4	; (adr r2, 8004948 <UART_SetConfig+0x1f0>)
 8004944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004948:	0800496d 	.word	0x0800496d
 800494c:	0800498b 	.word	0x0800498b
 8004950:	08004975 	.word	0x08004975
 8004954:	0800498b 	.word	0x0800498b
 8004958:	0800497b 	.word	0x0800497b
 800495c:	0800498b 	.word	0x0800498b
 8004960:	0800498b 	.word	0x0800498b
 8004964:	0800498b 	.word	0x0800498b
 8004968:	08004983 	.word	0x08004983
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800496c:	f7fe fb38 	bl	8002fe0 <HAL_RCC_GetPCLK1Freq>
 8004970:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004972:	e010      	b.n	8004996 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004974:	4b1c      	ldr	r3, [pc, #112]	; (80049e8 <UART_SetConfig+0x290>)
 8004976:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004978:	e00d      	b.n	8004996 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800497a:	f7fe fa7d 	bl	8002e78 <HAL_RCC_GetSysClockFreq>
 800497e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004980:	e009      	b.n	8004996 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004982:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004986:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004988:	e005      	b.n	8004996 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 800498a:	2300      	movs	r3, #0
 800498c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004994:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 8137 	beq.w	8004c0c <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a2:	4a12      	ldr	r2, [pc, #72]	; (80049ec <UART_SetConfig+0x294>)
 80049a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049a8:	461a      	mov	r2, r3
 80049aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80049b0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	685a      	ldr	r2, [r3, #4]
 80049b6:	4613      	mov	r3, r2
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	4413      	add	r3, r2
 80049bc:	69ba      	ldr	r2, [r7, #24]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d305      	bcc.n	80049ce <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80049c8:	69ba      	ldr	r2, [r7, #24]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d910      	bls.n	80049f0 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80049d4:	e11a      	b.n	8004c0c <UART_SetConfig+0x4b4>
 80049d6:	bf00      	nop
 80049d8:	cfff69f3 	.word	0xcfff69f3
 80049dc:	40008000 	.word	0x40008000
 80049e0:	40013800 	.word	0x40013800
 80049e4:	40004400 	.word	0x40004400
 80049e8:	00f42400 	.word	0x00f42400
 80049ec:	08006a34 	.word	0x08006a34
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f2:	2200      	movs	r2, #0
 80049f4:	60bb      	str	r3, [r7, #8]
 80049f6:	60fa      	str	r2, [r7, #12]
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fc:	4a8e      	ldr	r2, [pc, #568]	; (8004c38 <UART_SetConfig+0x4e0>)
 80049fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	2200      	movs	r2, #0
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	607a      	str	r2, [r7, #4]
 8004a0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a0e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a12:	f7fb fc05 	bl	8000220 <__aeabi_uldivmod>
 8004a16:	4602      	mov	r2, r0
 8004a18:	460b      	mov	r3, r1
 8004a1a:	4610      	mov	r0, r2
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	f04f 0200 	mov.w	r2, #0
 8004a22:	f04f 0300 	mov.w	r3, #0
 8004a26:	020b      	lsls	r3, r1, #8
 8004a28:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004a2c:	0202      	lsls	r2, r0, #8
 8004a2e:	6979      	ldr	r1, [r7, #20]
 8004a30:	6849      	ldr	r1, [r1, #4]
 8004a32:	0849      	lsrs	r1, r1, #1
 8004a34:	2000      	movs	r0, #0
 8004a36:	460c      	mov	r4, r1
 8004a38:	4605      	mov	r5, r0
 8004a3a:	eb12 0804 	adds.w	r8, r2, r4
 8004a3e:	eb43 0905 	adc.w	r9, r3, r5
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	469a      	mov	sl, r3
 8004a4a:	4693      	mov	fp, r2
 8004a4c:	4652      	mov	r2, sl
 8004a4e:	465b      	mov	r3, fp
 8004a50:	4640      	mov	r0, r8
 8004a52:	4649      	mov	r1, r9
 8004a54:	f7fb fbe4 	bl	8000220 <__aeabi_uldivmod>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	460b      	mov	r3, r1
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a60:	6a3b      	ldr	r3, [r7, #32]
 8004a62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a66:	d308      	bcc.n	8004a7a <UART_SetConfig+0x322>
 8004a68:	6a3b      	ldr	r3, [r7, #32]
 8004a6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a6e:	d204      	bcs.n	8004a7a <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	6a3a      	ldr	r2, [r7, #32]
 8004a76:	60da      	str	r2, [r3, #12]
 8004a78:	e0c8      	b.n	8004c0c <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a80:	e0c4      	b.n	8004c0c <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	69db      	ldr	r3, [r3, #28]
 8004a86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a8a:	d167      	bne.n	8004b5c <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8004a8c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d828      	bhi.n	8004ae6 <UART_SetConfig+0x38e>
 8004a94:	a201      	add	r2, pc, #4	; (adr r2, 8004a9c <UART_SetConfig+0x344>)
 8004a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a9a:	bf00      	nop
 8004a9c:	08004ac1 	.word	0x08004ac1
 8004aa0:	08004ac9 	.word	0x08004ac9
 8004aa4:	08004ad1 	.word	0x08004ad1
 8004aa8:	08004ae7 	.word	0x08004ae7
 8004aac:	08004ad7 	.word	0x08004ad7
 8004ab0:	08004ae7 	.word	0x08004ae7
 8004ab4:	08004ae7 	.word	0x08004ae7
 8004ab8:	08004ae7 	.word	0x08004ae7
 8004abc:	08004adf 	.word	0x08004adf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ac0:	f7fe fa8e 	bl	8002fe0 <HAL_RCC_GetPCLK1Freq>
 8004ac4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ac6:	e014      	b.n	8004af2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ac8:	f7fe fa9c 	bl	8003004 <HAL_RCC_GetPCLK2Freq>
 8004acc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ace:	e010      	b.n	8004af2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ad0:	4b5a      	ldr	r3, [pc, #360]	; (8004c3c <UART_SetConfig+0x4e4>)
 8004ad2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004ad4:	e00d      	b.n	8004af2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ad6:	f7fe f9cf 	bl	8002e78 <HAL_RCC_GetSysClockFreq>
 8004ada:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004adc:	e009      	b.n	8004af2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ade:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ae2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004ae4:	e005      	b.n	8004af2 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004af0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f000 8089 	beq.w	8004c0c <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afe:	4a4e      	ldr	r2, [pc, #312]	; (8004c38 <UART_SetConfig+0x4e0>)
 8004b00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b04:	461a      	mov	r2, r3
 8004b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b08:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b0c:	005a      	lsls	r2, r3, #1
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	085b      	lsrs	r3, r3, #1
 8004b14:	441a      	add	r2, r3
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b1e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b20:	6a3b      	ldr	r3, [r7, #32]
 8004b22:	2b0f      	cmp	r3, #15
 8004b24:	d916      	bls.n	8004b54 <UART_SetConfig+0x3fc>
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b2c:	d212      	bcs.n	8004b54 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	f023 030f 	bic.w	r3, r3, #15
 8004b36:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b38:	6a3b      	ldr	r3, [r7, #32]
 8004b3a:	085b      	lsrs	r3, r3, #1
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	f003 0307 	and.w	r3, r3, #7
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	8bfb      	ldrh	r3, [r7, #30]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	8bfa      	ldrh	r2, [r7, #30]
 8004b50:	60da      	str	r2, [r3, #12]
 8004b52:	e05b      	b.n	8004c0c <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004b5a:	e057      	b.n	8004c0c <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b5c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b60:	2b08      	cmp	r3, #8
 8004b62:	d828      	bhi.n	8004bb6 <UART_SetConfig+0x45e>
 8004b64:	a201      	add	r2, pc, #4	; (adr r2, 8004b6c <UART_SetConfig+0x414>)
 8004b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b6a:	bf00      	nop
 8004b6c:	08004b91 	.word	0x08004b91
 8004b70:	08004b99 	.word	0x08004b99
 8004b74:	08004ba1 	.word	0x08004ba1
 8004b78:	08004bb7 	.word	0x08004bb7
 8004b7c:	08004ba7 	.word	0x08004ba7
 8004b80:	08004bb7 	.word	0x08004bb7
 8004b84:	08004bb7 	.word	0x08004bb7
 8004b88:	08004bb7 	.word	0x08004bb7
 8004b8c:	08004baf 	.word	0x08004baf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b90:	f7fe fa26 	bl	8002fe0 <HAL_RCC_GetPCLK1Freq>
 8004b94:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b96:	e014      	b.n	8004bc2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b98:	f7fe fa34 	bl	8003004 <HAL_RCC_GetPCLK2Freq>
 8004b9c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b9e:	e010      	b.n	8004bc2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ba0:	4b26      	ldr	r3, [pc, #152]	; (8004c3c <UART_SetConfig+0x4e4>)
 8004ba2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004ba4:	e00d      	b.n	8004bc2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ba6:	f7fe f967 	bl	8002e78 <HAL_RCC_GetSysClockFreq>
 8004baa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004bac:	e009      	b.n	8004bc2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bb2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004bb4:	e005      	b.n	8004bc2 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004bc0:	bf00      	nop
    }

    if (pclk != 0U)
 8004bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d021      	beq.n	8004c0c <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bcc:	4a1a      	ldr	r2, [pc, #104]	; (8004c38 <UART_SetConfig+0x4e0>)
 8004bce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd6:	fbb3 f2f2 	udiv	r2, r3, r2
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	085b      	lsrs	r3, r3, #1
 8004be0:	441a      	add	r2, r3
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bec:	6a3b      	ldr	r3, [r7, #32]
 8004bee:	2b0f      	cmp	r3, #15
 8004bf0:	d909      	bls.n	8004c06 <UART_SetConfig+0x4ae>
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bf8:	d205      	bcs.n	8004c06 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bfa:	6a3b      	ldr	r3, [r7, #32]
 8004bfc:	b29a      	uxth	r2, r3
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	60da      	str	r2, [r3, #12]
 8004c04:	e002      	b.n	8004c0c <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	2200      	movs	r2, #0
 8004c26:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004c28:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3730      	adds	r7, #48	; 0x30
 8004c30:	46bd      	mov	sp, r7
 8004c32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c36:	bf00      	nop
 8004c38:	08006a34 	.word	0x08006a34
 8004c3c:	00f42400 	.word	0x00f42400

08004c40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c4c:	f003 0301 	and.w	r3, r3, #1
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00a      	beq.n	8004c6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	430a      	orrs	r2, r1
 8004c68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00a      	beq.n	8004c8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c90:	f003 0304 	and.w	r3, r3, #4
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00a      	beq.n	8004cae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	430a      	orrs	r2, r1
 8004cac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb2:	f003 0308 	and.w	r3, r3, #8
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00a      	beq.n	8004cd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cd4:	f003 0310 	and.w	r3, r3, #16
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00a      	beq.n	8004cf2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf6:	f003 0320 	and.w	r3, r3, #32
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00a      	beq.n	8004d14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	430a      	orrs	r2, r1
 8004d12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d01a      	beq.n	8004d56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d3e:	d10a      	bne.n	8004d56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	430a      	orrs	r2, r1
 8004d54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00a      	beq.n	8004d78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	605a      	str	r2, [r3, #4]
  }
}
 8004d78:	bf00      	nop
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bc80      	pop	{r7}
 8004d80:	4770      	bx	lr

08004d82 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b086      	sub	sp, #24
 8004d86:	af02      	add	r7, sp, #8
 8004d88:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d92:	f7fc fd91 	bl	80018b8 <HAL_GetTick>
 8004d96:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0308 	and.w	r3, r3, #8
 8004da2:	2b08      	cmp	r3, #8
 8004da4:	d10e      	bne.n	8004dc4 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004da6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004daa:	9300      	str	r3, [sp, #0]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 f832 	bl	8004e1e <UART_WaitOnFlagUntilTimeout>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e028      	b.n	8004e16 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0304 	and.w	r3, r3, #4
 8004dce:	2b04      	cmp	r3, #4
 8004dd0:	d10e      	bne.n	8004df0 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dd2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004dd6:	9300      	str	r3, [sp, #0]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f000 f81c 	bl	8004e1e <UART_WaitOnFlagUntilTimeout>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d001      	beq.n	8004df0 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e012      	b.n	8004e16 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2220      	movs	r2, #32
 8004df4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2220      	movs	r2, #32
 8004dfc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b09c      	sub	sp, #112	; 0x70
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	60f8      	str	r0, [r7, #12]
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	603b      	str	r3, [r7, #0]
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e2e:	e0a9      	b.n	8004f84 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e36:	f000 80a5 	beq.w	8004f84 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e3a:	f7fc fd3d 	bl	80018b8 <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d302      	bcc.n	8004e50 <UART_WaitOnFlagUntilTimeout+0x32>
 8004e4a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d140      	bne.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e58:	e853 3f00 	ldrex	r3, [r3]
 8004e5c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004e5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e60:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e64:	667b      	str	r3, [r7, #100]	; 0x64
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e70:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e72:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004e74:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004e76:	e841 2300 	strex	r3, r2, [r1]
 8004e7a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004e7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1e6      	bne.n	8004e50 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	3308      	adds	r3, #8
 8004e88:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e8c:	e853 3f00 	ldrex	r3, [r3]
 8004e90:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e94:	f023 0301 	bic.w	r3, r3, #1
 8004e98:	663b      	str	r3, [r7, #96]	; 0x60
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	3308      	adds	r3, #8
 8004ea0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004ea2:	64ba      	str	r2, [r7, #72]	; 0x48
 8004ea4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004ea8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004eaa:	e841 2300 	strex	r3, r2, [r1]
 8004eae:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004eb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d1e5      	bne.n	8004e82 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2220      	movs	r2, #32
 8004eba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e069      	b.n	8004fa6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0304 	and.w	r3, r3, #4
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d051      	beq.n	8004f84 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004eea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004eee:	d149      	bne.n	8004f84 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ef8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f02:	e853 3f00 	ldrex	r3, [r3]
 8004f06:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004f0e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	461a      	mov	r2, r3
 8004f16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f18:	637b      	str	r3, [r7, #52]	; 0x34
 8004f1a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f20:	e841 2300 	strex	r3, r2, [r1]
 8004f24:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1e6      	bne.n	8004efa <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	3308      	adds	r3, #8
 8004f32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	e853 3f00 	ldrex	r3, [r3]
 8004f3a:	613b      	str	r3, [r7, #16]
   return(result);
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	f023 0301 	bic.w	r3, r3, #1
 8004f42:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	3308      	adds	r3, #8
 8004f4a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004f4c:	623a      	str	r2, [r7, #32]
 8004f4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f50:	69f9      	ldr	r1, [r7, #28]
 8004f52:	6a3a      	ldr	r2, [r7, #32]
 8004f54:	e841 2300 	strex	r3, r2, [r1]
 8004f58:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1e5      	bne.n	8004f2c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2220      	movs	r2, #32
 8004f64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2220      	movs	r2, #32
 8004f6c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2220      	movs	r2, #32
 8004f74:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e010      	b.n	8004fa6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	69da      	ldr	r2, [r3, #28]
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	68ba      	ldr	r2, [r7, #8]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	bf0c      	ite	eq
 8004f94:	2301      	moveq	r3, #1
 8004f96:	2300      	movne	r3, #0
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	79fb      	ldrb	r3, [r7, #7]
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	f43f af46 	beq.w	8004e30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3770      	adds	r7, #112	; 0x70
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
	...

08004fb0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b0a3      	sub	sp, #140	; 0x8c
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	4613      	mov	r3, r2
 8004fbc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	68ba      	ldr	r2, [r7, #8]
 8004fc2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	88fa      	ldrh	r2, [r7, #6]
 8004fc8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	88fa      	ldrh	r2, [r7, #6]
 8004fd0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe2:	d10e      	bne.n	8005002 <UART_Start_Receive_IT+0x52>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d105      	bne.n	8004ff8 <UART_Start_Receive_IT+0x48>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004ff2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004ff6:	e02d      	b.n	8005054 <UART_Start_Receive_IT+0xa4>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	22ff      	movs	r2, #255	; 0xff
 8004ffc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005000:	e028      	b.n	8005054 <UART_Start_Receive_IT+0xa4>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10d      	bne.n	8005026 <UART_Start_Receive_IT+0x76>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	691b      	ldr	r3, [r3, #16]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d104      	bne.n	800501c <UART_Start_Receive_IT+0x6c>
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	22ff      	movs	r2, #255	; 0xff
 8005016:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800501a:	e01b      	b.n	8005054 <UART_Start_Receive_IT+0xa4>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	227f      	movs	r2, #127	; 0x7f
 8005020:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005024:	e016      	b.n	8005054 <UART_Start_Receive_IT+0xa4>
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800502e:	d10d      	bne.n	800504c <UART_Start_Receive_IT+0x9c>
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	691b      	ldr	r3, [r3, #16]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d104      	bne.n	8005042 <UART_Start_Receive_IT+0x92>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	227f      	movs	r2, #127	; 0x7f
 800503c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005040:	e008      	b.n	8005054 <UART_Start_Receive_IT+0xa4>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	223f      	movs	r2, #63	; 0x3f
 8005046:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800504a:	e003      	b.n	8005054 <UART_Start_Receive_IT+0xa4>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2222      	movs	r2, #34	; 0x22
 8005060:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	3308      	adds	r3, #8
 800506a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800506e:	e853 3f00 	ldrex	r3, [r3]
 8005072:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8005074:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005076:	f043 0301 	orr.w	r3, r3, #1
 800507a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	3308      	adds	r3, #8
 8005084:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005088:	673a      	str	r2, [r7, #112]	; 0x70
 800508a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800508e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005090:	e841 2300 	strex	r3, r2, [r1]
 8005094:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8005096:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1e3      	bne.n	8005064 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80050a4:	d14f      	bne.n	8005146 <UART_Start_Receive_IT+0x196>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80050ac:	88fa      	ldrh	r2, [r7, #6]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d349      	bcc.n	8005146 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050ba:	d107      	bne.n	80050cc <UART_Start_Receive_IT+0x11c>
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	691b      	ldr	r3, [r3, #16]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d103      	bne.n	80050cc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	4a46      	ldr	r2, [pc, #280]	; (80051e0 <UART_Start_Receive_IT+0x230>)
 80050c8:	675a      	str	r2, [r3, #116]	; 0x74
 80050ca:	e002      	b.n	80050d2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4a45      	ldr	r2, [pc, #276]	; (80051e4 <UART_Start_Receive_IT+0x234>)
 80050d0:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d01a      	beq.n	8005110 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050e2:	e853 3f00 	ldrex	r3, [r3]
 80050e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80050e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	461a      	mov	r2, r3
 80050f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80050fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050fe:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005100:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005102:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005104:	e841 2300 	strex	r3, r2, [r1]
 8005108:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800510a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1e4      	bne.n	80050da <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	3308      	adds	r3, #8
 8005116:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800511a:	e853 3f00 	ldrex	r3, [r3]
 800511e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005122:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005126:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	3308      	adds	r3, #8
 800512e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005130:	64ba      	str	r2, [r7, #72]	; 0x48
 8005132:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005134:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005136:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005138:	e841 2300 	strex	r3, r2, [r1]
 800513c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800513e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005140:	2b00      	cmp	r3, #0
 8005142:	d1e5      	bne.n	8005110 <UART_Start_Receive_IT+0x160>
 8005144:	e046      	b.n	80051d4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800514e:	d107      	bne.n	8005160 <UART_Start_Receive_IT+0x1b0>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d103      	bne.n	8005160 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	4a23      	ldr	r2, [pc, #140]	; (80051e8 <UART_Start_Receive_IT+0x238>)
 800515c:	675a      	str	r2, [r3, #116]	; 0x74
 800515e:	e002      	b.n	8005166 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	4a22      	ldr	r2, [pc, #136]	; (80051ec <UART_Start_Receive_IT+0x23c>)
 8005164:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d019      	beq.n	80051a2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005176:	e853 3f00 	ldrex	r3, [r3]
 800517a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800517c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005182:	677b      	str	r3, [r7, #116]	; 0x74
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	461a      	mov	r2, r3
 800518a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800518c:	637b      	str	r3, [r7, #52]	; 0x34
 800518e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005190:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005192:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005194:	e841 2300 	strex	r3, r2, [r1]
 8005198:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800519a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1e6      	bne.n	800516e <UART_Start_Receive_IT+0x1be>
 80051a0:	e018      	b.n	80051d4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	e853 3f00 	ldrex	r3, [r3]
 80051ae:	613b      	str	r3, [r7, #16]
   return(result);
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	f043 0320 	orr.w	r3, r3, #32
 80051b6:	67bb      	str	r3, [r7, #120]	; 0x78
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	461a      	mov	r2, r3
 80051be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80051c0:	623b      	str	r3, [r7, #32]
 80051c2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c4:	69f9      	ldr	r1, [r7, #28]
 80051c6:	6a3a      	ldr	r2, [r7, #32]
 80051c8:	e841 2300 	strex	r3, r2, [r1]
 80051cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1e6      	bne.n	80051a2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	378c      	adds	r7, #140	; 0x8c
 80051da:	46bd      	mov	sp, r7
 80051dc:	bc80      	pop	{r7}
 80051de:	4770      	bx	lr
 80051e0:	08005a0d 	.word	0x08005a0d
 80051e4:	080056ad 	.word	0x080056ad
 80051e8:	080054f5 	.word	0x080054f5
 80051ec:	0800533d 	.word	0x0800533d

080051f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b095      	sub	sp, #84	; 0x54
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005200:	e853 3f00 	ldrex	r3, [r3]
 8005204:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005208:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800520c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	461a      	mov	r2, r3
 8005214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005216:	643b      	str	r3, [r7, #64]	; 0x40
 8005218:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800521a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800521c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800521e:	e841 2300 	strex	r3, r2, [r1]
 8005222:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005226:	2b00      	cmp	r3, #0
 8005228:	d1e6      	bne.n	80051f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	3308      	adds	r3, #8
 8005230:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005232:	6a3b      	ldr	r3, [r7, #32]
 8005234:	e853 3f00 	ldrex	r3, [r3]
 8005238:	61fb      	str	r3, [r7, #28]
   return(result);
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005240:	f023 0301 	bic.w	r3, r3, #1
 8005244:	64bb      	str	r3, [r7, #72]	; 0x48
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	3308      	adds	r3, #8
 800524c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800524e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005250:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005252:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005254:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005256:	e841 2300 	strex	r3, r2, [r1]
 800525a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800525c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1e3      	bne.n	800522a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005266:	2b01      	cmp	r3, #1
 8005268:	d118      	bne.n	800529c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	e853 3f00 	ldrex	r3, [r3]
 8005276:	60bb      	str	r3, [r7, #8]
   return(result);
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f023 0310 	bic.w	r3, r3, #16
 800527e:	647b      	str	r3, [r7, #68]	; 0x44
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	461a      	mov	r2, r3
 8005286:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005288:	61bb      	str	r3, [r7, #24]
 800528a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800528c:	6979      	ldr	r1, [r7, #20]
 800528e:	69ba      	ldr	r2, [r7, #24]
 8005290:	e841 2300 	strex	r3, r2, [r1]
 8005294:	613b      	str	r3, [r7, #16]
   return(result);
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1e6      	bne.n	800526a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2220      	movs	r2, #32
 80052a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	675a      	str	r2, [r3, #116]	; 0x74
}
 80052b0:	bf00      	nop
 80052b2:	3754      	adds	r7, #84	; 0x54
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bc80      	pop	{r7}
 80052b8:	4770      	bx	lr

080052ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b084      	sub	sp, #16
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f7fb fb6b 	bl	80009b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052de:	bf00      	nop
 80052e0:	3710      	adds	r7, #16
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b088      	sub	sp, #32
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	e853 3f00 	ldrex	r3, [r3]
 80052fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005302:	61fb      	str	r3, [r7, #28]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	461a      	mov	r2, r3
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	61bb      	str	r3, [r7, #24]
 800530e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005310:	6979      	ldr	r1, [r7, #20]
 8005312:	69ba      	ldr	r2, [r7, #24]
 8005314:	e841 2300 	strex	r3, r2, [r1]
 8005318:	613b      	str	r3, [r7, #16]
   return(result);
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d1e6      	bne.n	80052ee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2220      	movs	r2, #32
 8005324:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f7fb fb58 	bl	80009e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005334:	bf00      	nop
 8005336:	3720      	adds	r7, #32
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b09c      	sub	sp, #112	; 0x70
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800534a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005354:	2b22      	cmp	r3, #34	; 0x22
 8005356:	f040 80be 	bne.w	80054d6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005360:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005364:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005368:	b2d9      	uxtb	r1, r3
 800536a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800536e:	b2da      	uxtb	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005374:	400a      	ands	r2, r1
 8005376:	b2d2      	uxtb	r2, r2
 8005378:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800537e:	1c5a      	adds	r2, r3, #1
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800538a:	b29b      	uxth	r3, r3
 800538c:	3b01      	subs	r3, #1
 800538e:	b29a      	uxth	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800539c:	b29b      	uxth	r3, r3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f040 80a1 	bne.w	80054e6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053ac:	e853 3f00 	ldrex	r3, [r3]
 80053b0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80053b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053b4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80053b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	461a      	mov	r2, r3
 80053c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80053c2:	65bb      	str	r3, [r7, #88]	; 0x58
 80053c4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80053c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053ca:	e841 2300 	strex	r3, r2, [r1]
 80053ce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80053d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1e6      	bne.n	80053a4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	3308      	adds	r3, #8
 80053dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e0:	e853 3f00 	ldrex	r3, [r3]
 80053e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80053e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053e8:	f023 0301 	bic.w	r3, r3, #1
 80053ec:	667b      	str	r3, [r7, #100]	; 0x64
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	3308      	adds	r3, #8
 80053f4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80053f6:	647a      	str	r2, [r7, #68]	; 0x44
 80053f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80053fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053fe:	e841 2300 	strex	r3, r2, [r1]
 8005402:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1e5      	bne.n	80053d6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2220      	movs	r2, #32
 800540e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a33      	ldr	r2, [pc, #204]	; (80054f0 <UART_RxISR_8BIT+0x1b4>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d01f      	beq.n	8005468 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d018      	beq.n	8005468 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800543e:	e853 3f00 	ldrex	r3, [r3]
 8005442:	623b      	str	r3, [r7, #32]
   return(result);
 8005444:	6a3b      	ldr	r3, [r7, #32]
 8005446:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800544a:	663b      	str	r3, [r7, #96]	; 0x60
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	461a      	mov	r2, r3
 8005452:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005454:	633b      	str	r3, [r7, #48]	; 0x30
 8005456:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005458:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800545a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800545c:	e841 2300 	strex	r3, r2, [r1]
 8005460:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1e6      	bne.n	8005436 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800546c:	2b01      	cmp	r3, #1
 800546e:	d12e      	bne.n	80054ce <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	e853 3f00 	ldrex	r3, [r3]
 8005482:	60fb      	str	r3, [r7, #12]
   return(result);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f023 0310 	bic.w	r3, r3, #16
 800548a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	461a      	mov	r2, r3
 8005492:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005494:	61fb      	str	r3, [r7, #28]
 8005496:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005498:	69b9      	ldr	r1, [r7, #24]
 800549a:	69fa      	ldr	r2, [r7, #28]
 800549c:	e841 2300 	strex	r3, r2, [r1]
 80054a0:	617b      	str	r3, [r7, #20]
   return(result);
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1e6      	bne.n	8005476 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	f003 0310 	and.w	r3, r3, #16
 80054b2:	2b10      	cmp	r3, #16
 80054b4:	d103      	bne.n	80054be <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2210      	movs	r2, #16
 80054bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80054c4:	4619      	mov	r1, r3
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f7ff f93a 	bl	8004740 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80054cc:	e00b      	b.n	80054e6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f7fb faa0 	bl	8000a14 <HAL_UART_RxCpltCallback>
}
 80054d4:	e007      	b.n	80054e6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	699a      	ldr	r2, [r3, #24]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f042 0208 	orr.w	r2, r2, #8
 80054e4:	619a      	str	r2, [r3, #24]
}
 80054e6:	bf00      	nop
 80054e8:	3770      	adds	r7, #112	; 0x70
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	40008000 	.word	0x40008000

080054f4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b09c      	sub	sp, #112	; 0x70
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005502:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800550c:	2b22      	cmp	r3, #34	; 0x22
 800550e:	f040 80be 	bne.w	800568e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005518:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005520:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005522:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8005526:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800552a:	4013      	ands	r3, r2
 800552c:	b29a      	uxth	r2, r3
 800552e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005530:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005536:	1c9a      	adds	r2, r3, #2
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005542:	b29b      	uxth	r3, r3
 8005544:	3b01      	subs	r3, #1
 8005546:	b29a      	uxth	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005554:	b29b      	uxth	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	f040 80a1 	bne.w	800569e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005562:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005564:	e853 3f00 	ldrex	r3, [r3]
 8005568:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800556a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800556c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005570:	667b      	str	r3, [r7, #100]	; 0x64
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	461a      	mov	r2, r3
 8005578:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800557a:	657b      	str	r3, [r7, #84]	; 0x54
 800557c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005580:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005582:	e841 2300 	strex	r3, r2, [r1]
 8005586:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005588:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1e6      	bne.n	800555c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	3308      	adds	r3, #8
 8005594:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005598:	e853 3f00 	ldrex	r3, [r3]
 800559c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800559e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055a0:	f023 0301 	bic.w	r3, r3, #1
 80055a4:	663b      	str	r3, [r7, #96]	; 0x60
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	3308      	adds	r3, #8
 80055ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80055ae:	643a      	str	r2, [r7, #64]	; 0x40
 80055b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80055b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80055b6:	e841 2300 	strex	r3, r2, [r1]
 80055ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d1e5      	bne.n	800558e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2220      	movs	r2, #32
 80055c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a33      	ldr	r2, [pc, #204]	; (80056a8 <UART_RxISR_16BIT+0x1b4>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d01f      	beq.n	8005620 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d018      	beq.n	8005620 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f4:	6a3b      	ldr	r3, [r7, #32]
 80055f6:	e853 3f00 	ldrex	r3, [r3]
 80055fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005602:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	461a      	mov	r2, r3
 800560a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800560c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800560e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005612:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005614:	e841 2300 	strex	r3, r2, [r1]
 8005618:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800561a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1e6      	bne.n	80055ee <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005624:	2b01      	cmp	r3, #1
 8005626:	d12e      	bne.n	8005686 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	e853 3f00 	ldrex	r3, [r3]
 800563a:	60bb      	str	r3, [r7, #8]
   return(result);
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	f023 0310 	bic.w	r3, r3, #16
 8005642:	65bb      	str	r3, [r7, #88]	; 0x58
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	461a      	mov	r2, r3
 800564a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800564c:	61bb      	str	r3, [r7, #24]
 800564e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005650:	6979      	ldr	r1, [r7, #20]
 8005652:	69ba      	ldr	r2, [r7, #24]
 8005654:	e841 2300 	strex	r3, r2, [r1]
 8005658:	613b      	str	r3, [r7, #16]
   return(result);
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1e6      	bne.n	800562e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	69db      	ldr	r3, [r3, #28]
 8005666:	f003 0310 	and.w	r3, r3, #16
 800566a:	2b10      	cmp	r3, #16
 800566c:	d103      	bne.n	8005676 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2210      	movs	r2, #16
 8005674:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800567c:	4619      	mov	r1, r3
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7ff f85e 	bl	8004740 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005684:	e00b      	b.n	800569e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f7fb f9c4 	bl	8000a14 <HAL_UART_RxCpltCallback>
}
 800568c:	e007      	b.n	800569e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	699a      	ldr	r2, [r3, #24]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f042 0208 	orr.w	r2, r2, #8
 800569c:	619a      	str	r2, [r3, #24]
}
 800569e:	bf00      	nop
 80056a0:	3770      	adds	r7, #112	; 0x70
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	40008000 	.word	0x40008000

080056ac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b0ac      	sub	sp, #176	; 0xb0
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80056ba:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69db      	ldr	r3, [r3, #28]
 80056c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056e2:	2b22      	cmp	r3, #34	; 0x22
 80056e4:	f040 8182 	bne.w	80059ec <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80056ee:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80056f2:	e125      	b.n	8005940 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fa:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80056fe:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8005702:	b2d9      	uxtb	r1, r3
 8005704:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005708:	b2da      	uxtb	r2, r3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800570e:	400a      	ands	r2, r1
 8005710:	b2d2      	uxtb	r2, r2
 8005712:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005718:	1c5a      	adds	r2, r3, #1
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005724:	b29b      	uxth	r3, r3
 8005726:	3b01      	subs	r3, #1
 8005728:	b29a      	uxth	r2, r3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800573a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800573e:	f003 0307 	and.w	r3, r3, #7
 8005742:	2b00      	cmp	r3, #0
 8005744:	d053      	beq.n	80057ee <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005746:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b00      	cmp	r3, #0
 8005750:	d011      	beq.n	8005776 <UART_RxISR_8BIT_FIFOEN+0xca>
 8005752:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005756:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00b      	beq.n	8005776 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2201      	movs	r2, #1
 8005764:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800576c:	f043 0201 	orr.w	r2, r3, #1
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005776:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	2b00      	cmp	r3, #0
 8005780:	d011      	beq.n	80057a6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005782:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00b      	beq.n	80057a6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2202      	movs	r2, #2
 8005794:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800579c:	f043 0204 	orr.w	r2, r3, #4
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80057aa:	f003 0304 	and.w	r3, r3, #4
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d011      	beq.n	80057d6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80057b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00b      	beq.n	80057d6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2204      	movs	r2, #4
 80057c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057cc:	f043 0202 	orr.w	r2, r3, #2
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d006      	beq.n	80057ee <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f7fb f8e7 	bl	80009b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f040 80a2 	bne.w	8005940 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005802:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005804:	e853 3f00 	ldrex	r3, [r3]
 8005808:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 800580a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800580c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005810:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	461a      	mov	r2, r3
 800581a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800581e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005820:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005822:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8005824:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005826:	e841 2300 	strex	r3, r2, [r1]
 800582a:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 800582c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800582e:	2b00      	cmp	r3, #0
 8005830:	d1e4      	bne.n	80057fc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3308      	adds	r3, #8
 8005838:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800583c:	e853 3f00 	ldrex	r3, [r3]
 8005840:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8005842:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005844:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005848:	f023 0301 	bic.w	r3, r3, #1
 800584c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3308      	adds	r3, #8
 8005856:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800585a:	66ba      	str	r2, [r7, #104]	; 0x68
 800585c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8005860:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005862:	e841 2300 	strex	r3, r2, [r1]
 8005866:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8005868:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1e1      	bne.n	8005832 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2220      	movs	r2, #32
 8005872:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a5f      	ldr	r2, [pc, #380]	; (8005a04 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d021      	beq.n	80058d0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d01a      	beq.n	80058d0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058a2:	e853 3f00 	ldrex	r3, [r3]
 80058a6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80058a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80058ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	461a      	mov	r2, r3
 80058b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80058bc:	657b      	str	r3, [r7, #84]	; 0x54
 80058be:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80058c2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80058c4:	e841 2300 	strex	r3, r2, [r1]
 80058c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80058ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1e4      	bne.n	800589a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d130      	bne.n	800593a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058e6:	e853 3f00 	ldrex	r3, [r3]
 80058ea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80058ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ee:	f023 0310 	bic.w	r3, r3, #16
 80058f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	461a      	mov	r2, r3
 80058fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005900:	643b      	str	r3, [r7, #64]	; 0x40
 8005902:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005904:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005906:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005908:	e841 2300 	strex	r3, r2, [r1]
 800590c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800590e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1e4      	bne.n	80058de <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	f003 0310 	and.w	r3, r3, #16
 800591e:	2b10      	cmp	r3, #16
 8005920:	d103      	bne.n	800592a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2210      	movs	r2, #16
 8005928:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005930:	4619      	mov	r1, r3
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f7fe ff04 	bl	8004740 <HAL_UARTEx_RxEventCallback>
 8005938:	e002      	b.n	8005940 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f7fb f86a 	bl	8000a14 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005940:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8005944:	2b00      	cmp	r3, #0
 8005946:	d006      	beq.n	8005956 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8005948:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800594c:	f003 0320 	and.w	r3, r3, #32
 8005950:	2b00      	cmp	r3, #0
 8005952:	f47f aecf 	bne.w	80056f4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800595c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005960:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8005964:	2b00      	cmp	r3, #0
 8005966:	d049      	beq.n	80059fc <UART_RxISR_8BIT_FIFOEN+0x350>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800596e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8005972:	429a      	cmp	r2, r3
 8005974:	d242      	bcs.n	80059fc <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3308      	adds	r3, #8
 800597c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597e:	6a3b      	ldr	r3, [r7, #32]
 8005980:	e853 3f00 	ldrex	r3, [r3]
 8005984:	61fb      	str	r3, [r7, #28]
   return(result);
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800598c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3308      	adds	r3, #8
 8005996:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800599a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800599c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059a2:	e841 2300 	strex	r3, r2, [r1]
 80059a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1e3      	bne.n	8005976 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a15      	ldr	r2, [pc, #84]	; (8005a08 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80059b2:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	e853 3f00 	ldrex	r3, [r3]
 80059c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	f043 0320 	orr.w	r3, r3, #32
 80059c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	461a      	mov	r2, r3
 80059d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80059d6:	61bb      	str	r3, [r7, #24]
 80059d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059da:	6979      	ldr	r1, [r7, #20]
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	e841 2300 	strex	r3, r2, [r1]
 80059e2:	613b      	str	r3, [r7, #16]
   return(result);
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1e4      	bne.n	80059b4 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80059ea:	e007      	b.n	80059fc <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	699a      	ldr	r2, [r3, #24]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0208 	orr.w	r2, r2, #8
 80059fa:	619a      	str	r2, [r3, #24]
}
 80059fc:	bf00      	nop
 80059fe:	37b0      	adds	r7, #176	; 0xb0
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	40008000 	.word	0x40008000
 8005a08:	0800533d 	.word	0x0800533d

08005a0c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b0ae      	sub	sp, #184	; 0xb8
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005a1a:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a42:	2b22      	cmp	r3, #34	; 0x22
 8005a44:	f040 8186 	bne.w	8005d54 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005a4e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005a52:	e129      	b.n	8005ca8 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8005a66:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8005a6a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8005a6e:	4013      	ands	r3, r2
 8005a70:	b29a      	uxth	r2, r3
 8005a72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005a76:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a7c:	1c9a      	adds	r2, r3, #2
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	b29a      	uxth	r2, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005a9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005aa2:	f003 0307 	and.w	r3, r3, #7
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d053      	beq.n	8005b52 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005aaa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005aae:	f003 0301 	and.w	r3, r3, #1
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d011      	beq.n	8005ada <UART_RxISR_16BIT_FIFOEN+0xce>
 8005ab6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00b      	beq.n	8005ada <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ad0:	f043 0201 	orr.w	r2, r3, #1
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ada:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d011      	beq.n	8005b0a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8005ae6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00b      	beq.n	8005b0a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2202      	movs	r2, #2
 8005af8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b00:	f043 0204 	orr.w	r2, r3, #4
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005b0e:	f003 0304 	and.w	r3, r3, #4
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d011      	beq.n	8005b3a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8005b16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005b1a:	f003 0301 	and.w	r3, r3, #1
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d00b      	beq.n	8005b3a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2204      	movs	r2, #4
 8005b28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b30:	f043 0202 	orr.w	r2, r3, #2
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d006      	beq.n	8005b52 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f7fa ff35 	bl	80009b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f040 80a4 	bne.w	8005ca8 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b68:	e853 3f00 	ldrex	r3, [r3]
 8005b6c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005b6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005b70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b82:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005b86:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b88:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005b8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005b8e:	e841 2300 	strex	r3, r2, [r1]
 8005b92:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005b94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1e2      	bne.n	8005b60 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	3308      	adds	r3, #8
 8005ba0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ba4:	e853 3f00 	ldrex	r3, [r3]
 8005ba8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005baa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005bac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bb0:	f023 0301 	bic.w	r3, r3, #1
 8005bb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3308      	adds	r3, #8
 8005bbe:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005bc2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005bc4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005bc8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005bca:	e841 2300 	strex	r3, r2, [r1]
 8005bce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005bd0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d1e1      	bne.n	8005b9a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a5f      	ldr	r2, [pc, #380]	; (8005d6c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d021      	beq.n	8005c38 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d01a      	beq.n	8005c38 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c0a:	e853 3f00 	ldrex	r3, [r3]
 8005c0e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005c10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c12:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005c16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	461a      	mov	r2, r3
 8005c20:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005c24:	65bb      	str	r3, [r7, #88]	; 0x58
 8005c26:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c28:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005c2a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005c2c:	e841 2300 	strex	r3, r2, [r1]
 8005c30:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005c32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1e4      	bne.n	8005c02 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d130      	bne.n	8005ca2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c4e:	e853 3f00 	ldrex	r3, [r3]
 8005c52:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c56:	f023 0310 	bic.w	r3, r3, #16
 8005c5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	461a      	mov	r2, r3
 8005c64:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005c68:	647b      	str	r3, [r7, #68]	; 0x44
 8005c6a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005c6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005c70:	e841 2300 	strex	r3, r2, [r1]
 8005c74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1e4      	bne.n	8005c46 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	69db      	ldr	r3, [r3, #28]
 8005c82:	f003 0310 	and.w	r3, r3, #16
 8005c86:	2b10      	cmp	r3, #16
 8005c88:	d103      	bne.n	8005c92 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2210      	movs	r2, #16
 8005c90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005c98:	4619      	mov	r1, r3
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f7fe fd50 	bl	8004740 <HAL_UARTEx_RxEventCallback>
 8005ca0:	e002      	b.n	8005ca8 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f7fa feb6 	bl	8000a14 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005ca8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d006      	beq.n	8005cbe <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8005cb0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005cb4:	f003 0320 	and.w	r3, r3, #32
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	f47f aecb 	bne.w	8005a54 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005cc4:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005cc8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d049      	beq.n	8005d64 <UART_RxISR_16BIT_FIFOEN+0x358>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005cd6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d242      	bcs.n	8005d64 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	3308      	adds	r3, #8
 8005ce4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce8:	e853 3f00 	ldrex	r3, [r3]
 8005cec:	623b      	str	r3, [r7, #32]
   return(result);
 8005cee:	6a3b      	ldr	r3, [r7, #32]
 8005cf0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cf4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	3308      	adds	r3, #8
 8005cfe:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8005d02:	633a      	str	r2, [r7, #48]	; 0x30
 8005d04:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d0a:	e841 2300 	strex	r3, r2, [r1]
 8005d0e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1e3      	bne.n	8005cde <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a15      	ldr	r2, [pc, #84]	; (8005d70 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8005d1a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	e853 3f00 	ldrex	r3, [r3]
 8005d28:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f043 0320 	orr.w	r3, r3, #32
 8005d30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	461a      	mov	r2, r3
 8005d3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005d3e:	61fb      	str	r3, [r7, #28]
 8005d40:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d42:	69b9      	ldr	r1, [r7, #24]
 8005d44:	69fa      	ldr	r2, [r7, #28]
 8005d46:	e841 2300 	strex	r3, r2, [r1]
 8005d4a:	617b      	str	r3, [r7, #20]
   return(result);
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1e4      	bne.n	8005d1c <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d52:	e007      	b.n	8005d64 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	699a      	ldr	r2, [r3, #24]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f042 0208 	orr.w	r2, r2, #8
 8005d62:	619a      	str	r2, [r3, #24]
}
 8005d64:	bf00      	nop
 8005d66:	37b8      	adds	r7, #184	; 0xb8
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	40008000 	.word	0x40008000
 8005d70:	080054f5 	.word	0x080054f5

08005d74 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005d7c:	bf00      	nop
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bc80      	pop	{r7}
 8005d84:	4770      	bx	lr

08005d86 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b083      	sub	sp, #12
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005d8e:	bf00      	nop
 8005d90:	370c      	adds	r7, #12
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bc80      	pop	{r7}
 8005d96:	4770      	bx	lr

08005d98 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bc80      	pop	{r7}
 8005da8:	4770      	bx	lr

08005daa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005daa:	b480      	push	{r7}
 8005dac:	b085      	sub	sp, #20
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d101      	bne.n	8005dc0 <HAL_UARTEx_DisableFifoMode+0x16>
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	e027      	b.n	8005e10 <HAL_UARTEx_DisableFifoMode+0x66>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2224      	movs	r2, #36	; 0x24
 8005dcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f022 0201 	bic.w	r2, r2, #1
 8005de6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005dee:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2220      	movs	r2, #32
 8005e02:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3714      	adds	r7, #20
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bc80      	pop	{r7}
 8005e18:	4770      	bx	lr

08005e1a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e1a:	b580      	push	{r7, lr}
 8005e1c:	b084      	sub	sp, #16
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
 8005e22:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d101      	bne.n	8005e32 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005e2e:	2302      	movs	r3, #2
 8005e30:	e02d      	b.n	8005e8e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2224      	movs	r2, #36	; 0x24
 8005e3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f022 0201 	bic.w	r2, r2, #1
 8005e58:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f850 	bl	8005f14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3710      	adds	r7, #16
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}

08005e96 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b084      	sub	sp, #16
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
 8005e9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d101      	bne.n	8005eae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005eaa:	2302      	movs	r3, #2
 8005eac:	e02d      	b.n	8005f0a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2224      	movs	r2, #36	; 0x24
 8005eba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f022 0201 	bic.w	r2, r2, #1
 8005ed4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 f812 	bl	8005f14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2220      	movs	r2, #32
 8005efc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3710      	adds	r7, #16
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
	...

08005f14 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d108      	bne.n	8005f36 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005f34:	e031      	b.n	8005f9a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005f36:	2308      	movs	r3, #8
 8005f38:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005f3a:	2308      	movs	r3, #8
 8005f3c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	0e5b      	lsrs	r3, r3, #25
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	f003 0307 	and.w	r3, r3, #7
 8005f4c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	0f5b      	lsrs	r3, r3, #29
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	f003 0307 	and.w	r3, r3, #7
 8005f5c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f5e:	7bbb      	ldrb	r3, [r7, #14]
 8005f60:	7b3a      	ldrb	r2, [r7, #12]
 8005f62:	4910      	ldr	r1, [pc, #64]	; (8005fa4 <UARTEx_SetNbDataToProcess+0x90>)
 8005f64:	5c8a      	ldrb	r2, [r1, r2]
 8005f66:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005f6a:	7b3a      	ldrb	r2, [r7, #12]
 8005f6c:	490e      	ldr	r1, [pc, #56]	; (8005fa8 <UARTEx_SetNbDataToProcess+0x94>)
 8005f6e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f70:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f7c:	7bfb      	ldrb	r3, [r7, #15]
 8005f7e:	7b7a      	ldrb	r2, [r7, #13]
 8005f80:	4908      	ldr	r1, [pc, #32]	; (8005fa4 <UARTEx_SetNbDataToProcess+0x90>)
 8005f82:	5c8a      	ldrb	r2, [r1, r2]
 8005f84:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005f88:	7b7a      	ldrb	r2, [r7, #13]
 8005f8a:	4907      	ldr	r1, [pc, #28]	; (8005fa8 <UARTEx_SetNbDataToProcess+0x94>)
 8005f8c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f8e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f92:	b29a      	uxth	r2, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005f9a:	bf00      	nop
 8005f9c:	3714      	adds	r7, #20
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bc80      	pop	{r7}
 8005fa2:	4770      	bx	lr
 8005fa4:	08006a4c 	.word	0x08006a4c
 8005fa8:	08006a54 	.word	0x08006a54

08005fac <__errno>:
 8005fac:	4b01      	ldr	r3, [pc, #4]	; (8005fb4 <__errno+0x8>)
 8005fae:	6818      	ldr	r0, [r3, #0]
 8005fb0:	4770      	bx	lr
 8005fb2:	bf00      	nop
 8005fb4:	2000000c 	.word	0x2000000c

08005fb8 <__libc_init_array>:
 8005fb8:	b570      	push	{r4, r5, r6, lr}
 8005fba:	4d0d      	ldr	r5, [pc, #52]	; (8005ff0 <__libc_init_array+0x38>)
 8005fbc:	4c0d      	ldr	r4, [pc, #52]	; (8005ff4 <__libc_init_array+0x3c>)
 8005fbe:	1b64      	subs	r4, r4, r5
 8005fc0:	10a4      	asrs	r4, r4, #2
 8005fc2:	2600      	movs	r6, #0
 8005fc4:	42a6      	cmp	r6, r4
 8005fc6:	d109      	bne.n	8005fdc <__libc_init_array+0x24>
 8005fc8:	4d0b      	ldr	r5, [pc, #44]	; (8005ff8 <__libc_init_array+0x40>)
 8005fca:	4c0c      	ldr	r4, [pc, #48]	; (8005ffc <__libc_init_array+0x44>)
 8005fcc:	f000 fca0 	bl	8006910 <_init>
 8005fd0:	1b64      	subs	r4, r4, r5
 8005fd2:	10a4      	asrs	r4, r4, #2
 8005fd4:	2600      	movs	r6, #0
 8005fd6:	42a6      	cmp	r6, r4
 8005fd8:	d105      	bne.n	8005fe6 <__libc_init_array+0x2e>
 8005fda:	bd70      	pop	{r4, r5, r6, pc}
 8005fdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fe0:	4798      	blx	r3
 8005fe2:	3601      	adds	r6, #1
 8005fe4:	e7ee      	b.n	8005fc4 <__libc_init_array+0xc>
 8005fe6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fea:	4798      	blx	r3
 8005fec:	3601      	adds	r6, #1
 8005fee:	e7f2      	b.n	8005fd6 <__libc_init_array+0x1e>
 8005ff0:	08006a98 	.word	0x08006a98
 8005ff4:	08006a98 	.word	0x08006a98
 8005ff8:	08006a98 	.word	0x08006a98
 8005ffc:	08006a9c 	.word	0x08006a9c

08006000 <memcpy>:
 8006000:	440a      	add	r2, r1
 8006002:	4291      	cmp	r1, r2
 8006004:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006008:	d100      	bne.n	800600c <memcpy+0xc>
 800600a:	4770      	bx	lr
 800600c:	b510      	push	{r4, lr}
 800600e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006012:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006016:	4291      	cmp	r1, r2
 8006018:	d1f9      	bne.n	800600e <memcpy+0xe>
 800601a:	bd10      	pop	{r4, pc}

0800601c <memset>:
 800601c:	4402      	add	r2, r0
 800601e:	4603      	mov	r3, r0
 8006020:	4293      	cmp	r3, r2
 8006022:	d100      	bne.n	8006026 <memset+0xa>
 8006024:	4770      	bx	lr
 8006026:	f803 1b01 	strb.w	r1, [r3], #1
 800602a:	e7f9      	b.n	8006020 <memset+0x4>

0800602c <sniprintf>:
 800602c:	b40c      	push	{r2, r3}
 800602e:	b530      	push	{r4, r5, lr}
 8006030:	4b17      	ldr	r3, [pc, #92]	; (8006090 <sniprintf+0x64>)
 8006032:	1e0c      	subs	r4, r1, #0
 8006034:	681d      	ldr	r5, [r3, #0]
 8006036:	b09d      	sub	sp, #116	; 0x74
 8006038:	da08      	bge.n	800604c <sniprintf+0x20>
 800603a:	238b      	movs	r3, #139	; 0x8b
 800603c:	602b      	str	r3, [r5, #0]
 800603e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006042:	b01d      	add	sp, #116	; 0x74
 8006044:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006048:	b002      	add	sp, #8
 800604a:	4770      	bx	lr
 800604c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006050:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006054:	bf14      	ite	ne
 8006056:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800605a:	4623      	moveq	r3, r4
 800605c:	9304      	str	r3, [sp, #16]
 800605e:	9307      	str	r3, [sp, #28]
 8006060:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006064:	9002      	str	r0, [sp, #8]
 8006066:	9006      	str	r0, [sp, #24]
 8006068:	f8ad 3016 	strh.w	r3, [sp, #22]
 800606c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800606e:	ab21      	add	r3, sp, #132	; 0x84
 8006070:	a902      	add	r1, sp, #8
 8006072:	4628      	mov	r0, r5
 8006074:	9301      	str	r3, [sp, #4]
 8006076:	f000 f869 	bl	800614c <_svfiprintf_r>
 800607a:	1c43      	adds	r3, r0, #1
 800607c:	bfbc      	itt	lt
 800607e:	238b      	movlt	r3, #139	; 0x8b
 8006080:	602b      	strlt	r3, [r5, #0]
 8006082:	2c00      	cmp	r4, #0
 8006084:	d0dd      	beq.n	8006042 <sniprintf+0x16>
 8006086:	9b02      	ldr	r3, [sp, #8]
 8006088:	2200      	movs	r2, #0
 800608a:	701a      	strb	r2, [r3, #0]
 800608c:	e7d9      	b.n	8006042 <sniprintf+0x16>
 800608e:	bf00      	nop
 8006090:	2000000c 	.word	0x2000000c

08006094 <__ssputs_r>:
 8006094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006098:	688e      	ldr	r6, [r1, #8]
 800609a:	429e      	cmp	r6, r3
 800609c:	4682      	mov	sl, r0
 800609e:	460c      	mov	r4, r1
 80060a0:	4690      	mov	r8, r2
 80060a2:	461f      	mov	r7, r3
 80060a4:	d838      	bhi.n	8006118 <__ssputs_r+0x84>
 80060a6:	898a      	ldrh	r2, [r1, #12]
 80060a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80060ac:	d032      	beq.n	8006114 <__ssputs_r+0x80>
 80060ae:	6825      	ldr	r5, [r4, #0]
 80060b0:	6909      	ldr	r1, [r1, #16]
 80060b2:	eba5 0901 	sub.w	r9, r5, r1
 80060b6:	6965      	ldr	r5, [r4, #20]
 80060b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80060c0:	3301      	adds	r3, #1
 80060c2:	444b      	add	r3, r9
 80060c4:	106d      	asrs	r5, r5, #1
 80060c6:	429d      	cmp	r5, r3
 80060c8:	bf38      	it	cc
 80060ca:	461d      	movcc	r5, r3
 80060cc:	0553      	lsls	r3, r2, #21
 80060ce:	d531      	bpl.n	8006134 <__ssputs_r+0xa0>
 80060d0:	4629      	mov	r1, r5
 80060d2:	f000 fb53 	bl	800677c <_malloc_r>
 80060d6:	4606      	mov	r6, r0
 80060d8:	b950      	cbnz	r0, 80060f0 <__ssputs_r+0x5c>
 80060da:	230c      	movs	r3, #12
 80060dc:	f8ca 3000 	str.w	r3, [sl]
 80060e0:	89a3      	ldrh	r3, [r4, #12]
 80060e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060e6:	81a3      	strh	r3, [r4, #12]
 80060e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060f0:	6921      	ldr	r1, [r4, #16]
 80060f2:	464a      	mov	r2, r9
 80060f4:	f7ff ff84 	bl	8006000 <memcpy>
 80060f8:	89a3      	ldrh	r3, [r4, #12]
 80060fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80060fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006102:	81a3      	strh	r3, [r4, #12]
 8006104:	6126      	str	r6, [r4, #16]
 8006106:	6165      	str	r5, [r4, #20]
 8006108:	444e      	add	r6, r9
 800610a:	eba5 0509 	sub.w	r5, r5, r9
 800610e:	6026      	str	r6, [r4, #0]
 8006110:	60a5      	str	r5, [r4, #8]
 8006112:	463e      	mov	r6, r7
 8006114:	42be      	cmp	r6, r7
 8006116:	d900      	bls.n	800611a <__ssputs_r+0x86>
 8006118:	463e      	mov	r6, r7
 800611a:	6820      	ldr	r0, [r4, #0]
 800611c:	4632      	mov	r2, r6
 800611e:	4641      	mov	r1, r8
 8006120:	f000 faa8 	bl	8006674 <memmove>
 8006124:	68a3      	ldr	r3, [r4, #8]
 8006126:	1b9b      	subs	r3, r3, r6
 8006128:	60a3      	str	r3, [r4, #8]
 800612a:	6823      	ldr	r3, [r4, #0]
 800612c:	4433      	add	r3, r6
 800612e:	6023      	str	r3, [r4, #0]
 8006130:	2000      	movs	r0, #0
 8006132:	e7db      	b.n	80060ec <__ssputs_r+0x58>
 8006134:	462a      	mov	r2, r5
 8006136:	f000 fb95 	bl	8006864 <_realloc_r>
 800613a:	4606      	mov	r6, r0
 800613c:	2800      	cmp	r0, #0
 800613e:	d1e1      	bne.n	8006104 <__ssputs_r+0x70>
 8006140:	6921      	ldr	r1, [r4, #16]
 8006142:	4650      	mov	r0, sl
 8006144:	f000 fab0 	bl	80066a8 <_free_r>
 8006148:	e7c7      	b.n	80060da <__ssputs_r+0x46>
	...

0800614c <_svfiprintf_r>:
 800614c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006150:	4698      	mov	r8, r3
 8006152:	898b      	ldrh	r3, [r1, #12]
 8006154:	061b      	lsls	r3, r3, #24
 8006156:	b09d      	sub	sp, #116	; 0x74
 8006158:	4607      	mov	r7, r0
 800615a:	460d      	mov	r5, r1
 800615c:	4614      	mov	r4, r2
 800615e:	d50e      	bpl.n	800617e <_svfiprintf_r+0x32>
 8006160:	690b      	ldr	r3, [r1, #16]
 8006162:	b963      	cbnz	r3, 800617e <_svfiprintf_r+0x32>
 8006164:	2140      	movs	r1, #64	; 0x40
 8006166:	f000 fb09 	bl	800677c <_malloc_r>
 800616a:	6028      	str	r0, [r5, #0]
 800616c:	6128      	str	r0, [r5, #16]
 800616e:	b920      	cbnz	r0, 800617a <_svfiprintf_r+0x2e>
 8006170:	230c      	movs	r3, #12
 8006172:	603b      	str	r3, [r7, #0]
 8006174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006178:	e0d1      	b.n	800631e <_svfiprintf_r+0x1d2>
 800617a:	2340      	movs	r3, #64	; 0x40
 800617c:	616b      	str	r3, [r5, #20]
 800617e:	2300      	movs	r3, #0
 8006180:	9309      	str	r3, [sp, #36]	; 0x24
 8006182:	2320      	movs	r3, #32
 8006184:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006188:	f8cd 800c 	str.w	r8, [sp, #12]
 800618c:	2330      	movs	r3, #48	; 0x30
 800618e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006338 <_svfiprintf_r+0x1ec>
 8006192:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006196:	f04f 0901 	mov.w	r9, #1
 800619a:	4623      	mov	r3, r4
 800619c:	469a      	mov	sl, r3
 800619e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061a2:	b10a      	cbz	r2, 80061a8 <_svfiprintf_r+0x5c>
 80061a4:	2a25      	cmp	r2, #37	; 0x25
 80061a6:	d1f9      	bne.n	800619c <_svfiprintf_r+0x50>
 80061a8:	ebba 0b04 	subs.w	fp, sl, r4
 80061ac:	d00b      	beq.n	80061c6 <_svfiprintf_r+0x7a>
 80061ae:	465b      	mov	r3, fp
 80061b0:	4622      	mov	r2, r4
 80061b2:	4629      	mov	r1, r5
 80061b4:	4638      	mov	r0, r7
 80061b6:	f7ff ff6d 	bl	8006094 <__ssputs_r>
 80061ba:	3001      	adds	r0, #1
 80061bc:	f000 80aa 	beq.w	8006314 <_svfiprintf_r+0x1c8>
 80061c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061c2:	445a      	add	r2, fp
 80061c4:	9209      	str	r2, [sp, #36]	; 0x24
 80061c6:	f89a 3000 	ldrb.w	r3, [sl]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f000 80a2 	beq.w	8006314 <_svfiprintf_r+0x1c8>
 80061d0:	2300      	movs	r3, #0
 80061d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061da:	f10a 0a01 	add.w	sl, sl, #1
 80061de:	9304      	str	r3, [sp, #16]
 80061e0:	9307      	str	r3, [sp, #28]
 80061e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80061e6:	931a      	str	r3, [sp, #104]	; 0x68
 80061e8:	4654      	mov	r4, sl
 80061ea:	2205      	movs	r2, #5
 80061ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061f0:	4851      	ldr	r0, [pc, #324]	; (8006338 <_svfiprintf_r+0x1ec>)
 80061f2:	f7f9 ffc5 	bl	8000180 <memchr>
 80061f6:	9a04      	ldr	r2, [sp, #16]
 80061f8:	b9d8      	cbnz	r0, 8006232 <_svfiprintf_r+0xe6>
 80061fa:	06d0      	lsls	r0, r2, #27
 80061fc:	bf44      	itt	mi
 80061fe:	2320      	movmi	r3, #32
 8006200:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006204:	0711      	lsls	r1, r2, #28
 8006206:	bf44      	itt	mi
 8006208:	232b      	movmi	r3, #43	; 0x2b
 800620a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800620e:	f89a 3000 	ldrb.w	r3, [sl]
 8006212:	2b2a      	cmp	r3, #42	; 0x2a
 8006214:	d015      	beq.n	8006242 <_svfiprintf_r+0xf6>
 8006216:	9a07      	ldr	r2, [sp, #28]
 8006218:	4654      	mov	r4, sl
 800621a:	2000      	movs	r0, #0
 800621c:	f04f 0c0a 	mov.w	ip, #10
 8006220:	4621      	mov	r1, r4
 8006222:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006226:	3b30      	subs	r3, #48	; 0x30
 8006228:	2b09      	cmp	r3, #9
 800622a:	d94e      	bls.n	80062ca <_svfiprintf_r+0x17e>
 800622c:	b1b0      	cbz	r0, 800625c <_svfiprintf_r+0x110>
 800622e:	9207      	str	r2, [sp, #28]
 8006230:	e014      	b.n	800625c <_svfiprintf_r+0x110>
 8006232:	eba0 0308 	sub.w	r3, r0, r8
 8006236:	fa09 f303 	lsl.w	r3, r9, r3
 800623a:	4313      	orrs	r3, r2
 800623c:	9304      	str	r3, [sp, #16]
 800623e:	46a2      	mov	sl, r4
 8006240:	e7d2      	b.n	80061e8 <_svfiprintf_r+0x9c>
 8006242:	9b03      	ldr	r3, [sp, #12]
 8006244:	1d19      	adds	r1, r3, #4
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	9103      	str	r1, [sp, #12]
 800624a:	2b00      	cmp	r3, #0
 800624c:	bfbb      	ittet	lt
 800624e:	425b      	neglt	r3, r3
 8006250:	f042 0202 	orrlt.w	r2, r2, #2
 8006254:	9307      	strge	r3, [sp, #28]
 8006256:	9307      	strlt	r3, [sp, #28]
 8006258:	bfb8      	it	lt
 800625a:	9204      	strlt	r2, [sp, #16]
 800625c:	7823      	ldrb	r3, [r4, #0]
 800625e:	2b2e      	cmp	r3, #46	; 0x2e
 8006260:	d10c      	bne.n	800627c <_svfiprintf_r+0x130>
 8006262:	7863      	ldrb	r3, [r4, #1]
 8006264:	2b2a      	cmp	r3, #42	; 0x2a
 8006266:	d135      	bne.n	80062d4 <_svfiprintf_r+0x188>
 8006268:	9b03      	ldr	r3, [sp, #12]
 800626a:	1d1a      	adds	r2, r3, #4
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	9203      	str	r2, [sp, #12]
 8006270:	2b00      	cmp	r3, #0
 8006272:	bfb8      	it	lt
 8006274:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006278:	3402      	adds	r4, #2
 800627a:	9305      	str	r3, [sp, #20]
 800627c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800633c <_svfiprintf_r+0x1f0>
 8006280:	7821      	ldrb	r1, [r4, #0]
 8006282:	2203      	movs	r2, #3
 8006284:	4650      	mov	r0, sl
 8006286:	f7f9 ff7b 	bl	8000180 <memchr>
 800628a:	b140      	cbz	r0, 800629e <_svfiprintf_r+0x152>
 800628c:	2340      	movs	r3, #64	; 0x40
 800628e:	eba0 000a 	sub.w	r0, r0, sl
 8006292:	fa03 f000 	lsl.w	r0, r3, r0
 8006296:	9b04      	ldr	r3, [sp, #16]
 8006298:	4303      	orrs	r3, r0
 800629a:	3401      	adds	r4, #1
 800629c:	9304      	str	r3, [sp, #16]
 800629e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062a2:	4827      	ldr	r0, [pc, #156]	; (8006340 <_svfiprintf_r+0x1f4>)
 80062a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80062a8:	2206      	movs	r2, #6
 80062aa:	f7f9 ff69 	bl	8000180 <memchr>
 80062ae:	2800      	cmp	r0, #0
 80062b0:	d038      	beq.n	8006324 <_svfiprintf_r+0x1d8>
 80062b2:	4b24      	ldr	r3, [pc, #144]	; (8006344 <_svfiprintf_r+0x1f8>)
 80062b4:	bb1b      	cbnz	r3, 80062fe <_svfiprintf_r+0x1b2>
 80062b6:	9b03      	ldr	r3, [sp, #12]
 80062b8:	3307      	adds	r3, #7
 80062ba:	f023 0307 	bic.w	r3, r3, #7
 80062be:	3308      	adds	r3, #8
 80062c0:	9303      	str	r3, [sp, #12]
 80062c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062c4:	4433      	add	r3, r6
 80062c6:	9309      	str	r3, [sp, #36]	; 0x24
 80062c8:	e767      	b.n	800619a <_svfiprintf_r+0x4e>
 80062ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80062ce:	460c      	mov	r4, r1
 80062d0:	2001      	movs	r0, #1
 80062d2:	e7a5      	b.n	8006220 <_svfiprintf_r+0xd4>
 80062d4:	2300      	movs	r3, #0
 80062d6:	3401      	adds	r4, #1
 80062d8:	9305      	str	r3, [sp, #20]
 80062da:	4619      	mov	r1, r3
 80062dc:	f04f 0c0a 	mov.w	ip, #10
 80062e0:	4620      	mov	r0, r4
 80062e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062e6:	3a30      	subs	r2, #48	; 0x30
 80062e8:	2a09      	cmp	r2, #9
 80062ea:	d903      	bls.n	80062f4 <_svfiprintf_r+0x1a8>
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d0c5      	beq.n	800627c <_svfiprintf_r+0x130>
 80062f0:	9105      	str	r1, [sp, #20]
 80062f2:	e7c3      	b.n	800627c <_svfiprintf_r+0x130>
 80062f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80062f8:	4604      	mov	r4, r0
 80062fa:	2301      	movs	r3, #1
 80062fc:	e7f0      	b.n	80062e0 <_svfiprintf_r+0x194>
 80062fe:	ab03      	add	r3, sp, #12
 8006300:	9300      	str	r3, [sp, #0]
 8006302:	462a      	mov	r2, r5
 8006304:	4b10      	ldr	r3, [pc, #64]	; (8006348 <_svfiprintf_r+0x1fc>)
 8006306:	a904      	add	r1, sp, #16
 8006308:	4638      	mov	r0, r7
 800630a:	f3af 8000 	nop.w
 800630e:	1c42      	adds	r2, r0, #1
 8006310:	4606      	mov	r6, r0
 8006312:	d1d6      	bne.n	80062c2 <_svfiprintf_r+0x176>
 8006314:	89ab      	ldrh	r3, [r5, #12]
 8006316:	065b      	lsls	r3, r3, #25
 8006318:	f53f af2c 	bmi.w	8006174 <_svfiprintf_r+0x28>
 800631c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800631e:	b01d      	add	sp, #116	; 0x74
 8006320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006324:	ab03      	add	r3, sp, #12
 8006326:	9300      	str	r3, [sp, #0]
 8006328:	462a      	mov	r2, r5
 800632a:	4b07      	ldr	r3, [pc, #28]	; (8006348 <_svfiprintf_r+0x1fc>)
 800632c:	a904      	add	r1, sp, #16
 800632e:	4638      	mov	r0, r7
 8006330:	f000 f87a 	bl	8006428 <_printf_i>
 8006334:	e7eb      	b.n	800630e <_svfiprintf_r+0x1c2>
 8006336:	bf00      	nop
 8006338:	08006a5c 	.word	0x08006a5c
 800633c:	08006a62 	.word	0x08006a62
 8006340:	08006a66 	.word	0x08006a66
 8006344:	00000000 	.word	0x00000000
 8006348:	08006095 	.word	0x08006095

0800634c <_printf_common>:
 800634c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006350:	4616      	mov	r6, r2
 8006352:	4699      	mov	r9, r3
 8006354:	688a      	ldr	r2, [r1, #8]
 8006356:	690b      	ldr	r3, [r1, #16]
 8006358:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800635c:	4293      	cmp	r3, r2
 800635e:	bfb8      	it	lt
 8006360:	4613      	movlt	r3, r2
 8006362:	6033      	str	r3, [r6, #0]
 8006364:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006368:	4607      	mov	r7, r0
 800636a:	460c      	mov	r4, r1
 800636c:	b10a      	cbz	r2, 8006372 <_printf_common+0x26>
 800636e:	3301      	adds	r3, #1
 8006370:	6033      	str	r3, [r6, #0]
 8006372:	6823      	ldr	r3, [r4, #0]
 8006374:	0699      	lsls	r1, r3, #26
 8006376:	bf42      	ittt	mi
 8006378:	6833      	ldrmi	r3, [r6, #0]
 800637a:	3302      	addmi	r3, #2
 800637c:	6033      	strmi	r3, [r6, #0]
 800637e:	6825      	ldr	r5, [r4, #0]
 8006380:	f015 0506 	ands.w	r5, r5, #6
 8006384:	d106      	bne.n	8006394 <_printf_common+0x48>
 8006386:	f104 0a19 	add.w	sl, r4, #25
 800638a:	68e3      	ldr	r3, [r4, #12]
 800638c:	6832      	ldr	r2, [r6, #0]
 800638e:	1a9b      	subs	r3, r3, r2
 8006390:	42ab      	cmp	r3, r5
 8006392:	dc26      	bgt.n	80063e2 <_printf_common+0x96>
 8006394:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006398:	1e13      	subs	r3, r2, #0
 800639a:	6822      	ldr	r2, [r4, #0]
 800639c:	bf18      	it	ne
 800639e:	2301      	movne	r3, #1
 80063a0:	0692      	lsls	r2, r2, #26
 80063a2:	d42b      	bmi.n	80063fc <_printf_common+0xb0>
 80063a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063a8:	4649      	mov	r1, r9
 80063aa:	4638      	mov	r0, r7
 80063ac:	47c0      	blx	r8
 80063ae:	3001      	adds	r0, #1
 80063b0:	d01e      	beq.n	80063f0 <_printf_common+0xa4>
 80063b2:	6823      	ldr	r3, [r4, #0]
 80063b4:	68e5      	ldr	r5, [r4, #12]
 80063b6:	6832      	ldr	r2, [r6, #0]
 80063b8:	f003 0306 	and.w	r3, r3, #6
 80063bc:	2b04      	cmp	r3, #4
 80063be:	bf08      	it	eq
 80063c0:	1aad      	subeq	r5, r5, r2
 80063c2:	68a3      	ldr	r3, [r4, #8]
 80063c4:	6922      	ldr	r2, [r4, #16]
 80063c6:	bf0c      	ite	eq
 80063c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063cc:	2500      	movne	r5, #0
 80063ce:	4293      	cmp	r3, r2
 80063d0:	bfc4      	itt	gt
 80063d2:	1a9b      	subgt	r3, r3, r2
 80063d4:	18ed      	addgt	r5, r5, r3
 80063d6:	2600      	movs	r6, #0
 80063d8:	341a      	adds	r4, #26
 80063da:	42b5      	cmp	r5, r6
 80063dc:	d11a      	bne.n	8006414 <_printf_common+0xc8>
 80063de:	2000      	movs	r0, #0
 80063e0:	e008      	b.n	80063f4 <_printf_common+0xa8>
 80063e2:	2301      	movs	r3, #1
 80063e4:	4652      	mov	r2, sl
 80063e6:	4649      	mov	r1, r9
 80063e8:	4638      	mov	r0, r7
 80063ea:	47c0      	blx	r8
 80063ec:	3001      	adds	r0, #1
 80063ee:	d103      	bne.n	80063f8 <_printf_common+0xac>
 80063f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063f8:	3501      	adds	r5, #1
 80063fa:	e7c6      	b.n	800638a <_printf_common+0x3e>
 80063fc:	18e1      	adds	r1, r4, r3
 80063fe:	1c5a      	adds	r2, r3, #1
 8006400:	2030      	movs	r0, #48	; 0x30
 8006402:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006406:	4422      	add	r2, r4
 8006408:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800640c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006410:	3302      	adds	r3, #2
 8006412:	e7c7      	b.n	80063a4 <_printf_common+0x58>
 8006414:	2301      	movs	r3, #1
 8006416:	4622      	mov	r2, r4
 8006418:	4649      	mov	r1, r9
 800641a:	4638      	mov	r0, r7
 800641c:	47c0      	blx	r8
 800641e:	3001      	adds	r0, #1
 8006420:	d0e6      	beq.n	80063f0 <_printf_common+0xa4>
 8006422:	3601      	adds	r6, #1
 8006424:	e7d9      	b.n	80063da <_printf_common+0x8e>
	...

08006428 <_printf_i>:
 8006428:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800642c:	7e0f      	ldrb	r7, [r1, #24]
 800642e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006430:	2f78      	cmp	r7, #120	; 0x78
 8006432:	4691      	mov	r9, r2
 8006434:	4680      	mov	r8, r0
 8006436:	460c      	mov	r4, r1
 8006438:	469a      	mov	sl, r3
 800643a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800643e:	d807      	bhi.n	8006450 <_printf_i+0x28>
 8006440:	2f62      	cmp	r7, #98	; 0x62
 8006442:	d80a      	bhi.n	800645a <_printf_i+0x32>
 8006444:	2f00      	cmp	r7, #0
 8006446:	f000 80d8 	beq.w	80065fa <_printf_i+0x1d2>
 800644a:	2f58      	cmp	r7, #88	; 0x58
 800644c:	f000 80a3 	beq.w	8006596 <_printf_i+0x16e>
 8006450:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006454:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006458:	e03a      	b.n	80064d0 <_printf_i+0xa8>
 800645a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800645e:	2b15      	cmp	r3, #21
 8006460:	d8f6      	bhi.n	8006450 <_printf_i+0x28>
 8006462:	a101      	add	r1, pc, #4	; (adr r1, 8006468 <_printf_i+0x40>)
 8006464:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006468:	080064c1 	.word	0x080064c1
 800646c:	080064d5 	.word	0x080064d5
 8006470:	08006451 	.word	0x08006451
 8006474:	08006451 	.word	0x08006451
 8006478:	08006451 	.word	0x08006451
 800647c:	08006451 	.word	0x08006451
 8006480:	080064d5 	.word	0x080064d5
 8006484:	08006451 	.word	0x08006451
 8006488:	08006451 	.word	0x08006451
 800648c:	08006451 	.word	0x08006451
 8006490:	08006451 	.word	0x08006451
 8006494:	080065e1 	.word	0x080065e1
 8006498:	08006505 	.word	0x08006505
 800649c:	080065c3 	.word	0x080065c3
 80064a0:	08006451 	.word	0x08006451
 80064a4:	08006451 	.word	0x08006451
 80064a8:	08006603 	.word	0x08006603
 80064ac:	08006451 	.word	0x08006451
 80064b0:	08006505 	.word	0x08006505
 80064b4:	08006451 	.word	0x08006451
 80064b8:	08006451 	.word	0x08006451
 80064bc:	080065cb 	.word	0x080065cb
 80064c0:	682b      	ldr	r3, [r5, #0]
 80064c2:	1d1a      	adds	r2, r3, #4
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	602a      	str	r2, [r5, #0]
 80064c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064d0:	2301      	movs	r3, #1
 80064d2:	e0a3      	b.n	800661c <_printf_i+0x1f4>
 80064d4:	6820      	ldr	r0, [r4, #0]
 80064d6:	6829      	ldr	r1, [r5, #0]
 80064d8:	0606      	lsls	r6, r0, #24
 80064da:	f101 0304 	add.w	r3, r1, #4
 80064de:	d50a      	bpl.n	80064f6 <_printf_i+0xce>
 80064e0:	680e      	ldr	r6, [r1, #0]
 80064e2:	602b      	str	r3, [r5, #0]
 80064e4:	2e00      	cmp	r6, #0
 80064e6:	da03      	bge.n	80064f0 <_printf_i+0xc8>
 80064e8:	232d      	movs	r3, #45	; 0x2d
 80064ea:	4276      	negs	r6, r6
 80064ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064f0:	485e      	ldr	r0, [pc, #376]	; (800666c <_printf_i+0x244>)
 80064f2:	230a      	movs	r3, #10
 80064f4:	e019      	b.n	800652a <_printf_i+0x102>
 80064f6:	680e      	ldr	r6, [r1, #0]
 80064f8:	602b      	str	r3, [r5, #0]
 80064fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80064fe:	bf18      	it	ne
 8006500:	b236      	sxthne	r6, r6
 8006502:	e7ef      	b.n	80064e4 <_printf_i+0xbc>
 8006504:	682b      	ldr	r3, [r5, #0]
 8006506:	6820      	ldr	r0, [r4, #0]
 8006508:	1d19      	adds	r1, r3, #4
 800650a:	6029      	str	r1, [r5, #0]
 800650c:	0601      	lsls	r1, r0, #24
 800650e:	d501      	bpl.n	8006514 <_printf_i+0xec>
 8006510:	681e      	ldr	r6, [r3, #0]
 8006512:	e002      	b.n	800651a <_printf_i+0xf2>
 8006514:	0646      	lsls	r6, r0, #25
 8006516:	d5fb      	bpl.n	8006510 <_printf_i+0xe8>
 8006518:	881e      	ldrh	r6, [r3, #0]
 800651a:	4854      	ldr	r0, [pc, #336]	; (800666c <_printf_i+0x244>)
 800651c:	2f6f      	cmp	r7, #111	; 0x6f
 800651e:	bf0c      	ite	eq
 8006520:	2308      	moveq	r3, #8
 8006522:	230a      	movne	r3, #10
 8006524:	2100      	movs	r1, #0
 8006526:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800652a:	6865      	ldr	r5, [r4, #4]
 800652c:	60a5      	str	r5, [r4, #8]
 800652e:	2d00      	cmp	r5, #0
 8006530:	bfa2      	ittt	ge
 8006532:	6821      	ldrge	r1, [r4, #0]
 8006534:	f021 0104 	bicge.w	r1, r1, #4
 8006538:	6021      	strge	r1, [r4, #0]
 800653a:	b90e      	cbnz	r6, 8006540 <_printf_i+0x118>
 800653c:	2d00      	cmp	r5, #0
 800653e:	d04d      	beq.n	80065dc <_printf_i+0x1b4>
 8006540:	4615      	mov	r5, r2
 8006542:	fbb6 f1f3 	udiv	r1, r6, r3
 8006546:	fb03 6711 	mls	r7, r3, r1, r6
 800654a:	5dc7      	ldrb	r7, [r0, r7]
 800654c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006550:	4637      	mov	r7, r6
 8006552:	42bb      	cmp	r3, r7
 8006554:	460e      	mov	r6, r1
 8006556:	d9f4      	bls.n	8006542 <_printf_i+0x11a>
 8006558:	2b08      	cmp	r3, #8
 800655a:	d10b      	bne.n	8006574 <_printf_i+0x14c>
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	07de      	lsls	r6, r3, #31
 8006560:	d508      	bpl.n	8006574 <_printf_i+0x14c>
 8006562:	6923      	ldr	r3, [r4, #16]
 8006564:	6861      	ldr	r1, [r4, #4]
 8006566:	4299      	cmp	r1, r3
 8006568:	bfde      	ittt	le
 800656a:	2330      	movle	r3, #48	; 0x30
 800656c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006570:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006574:	1b52      	subs	r2, r2, r5
 8006576:	6122      	str	r2, [r4, #16]
 8006578:	f8cd a000 	str.w	sl, [sp]
 800657c:	464b      	mov	r3, r9
 800657e:	aa03      	add	r2, sp, #12
 8006580:	4621      	mov	r1, r4
 8006582:	4640      	mov	r0, r8
 8006584:	f7ff fee2 	bl	800634c <_printf_common>
 8006588:	3001      	adds	r0, #1
 800658a:	d14c      	bne.n	8006626 <_printf_i+0x1fe>
 800658c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006590:	b004      	add	sp, #16
 8006592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006596:	4835      	ldr	r0, [pc, #212]	; (800666c <_printf_i+0x244>)
 8006598:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800659c:	6829      	ldr	r1, [r5, #0]
 800659e:	6823      	ldr	r3, [r4, #0]
 80065a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80065a4:	6029      	str	r1, [r5, #0]
 80065a6:	061d      	lsls	r5, r3, #24
 80065a8:	d514      	bpl.n	80065d4 <_printf_i+0x1ac>
 80065aa:	07df      	lsls	r7, r3, #31
 80065ac:	bf44      	itt	mi
 80065ae:	f043 0320 	orrmi.w	r3, r3, #32
 80065b2:	6023      	strmi	r3, [r4, #0]
 80065b4:	b91e      	cbnz	r6, 80065be <_printf_i+0x196>
 80065b6:	6823      	ldr	r3, [r4, #0]
 80065b8:	f023 0320 	bic.w	r3, r3, #32
 80065bc:	6023      	str	r3, [r4, #0]
 80065be:	2310      	movs	r3, #16
 80065c0:	e7b0      	b.n	8006524 <_printf_i+0xfc>
 80065c2:	6823      	ldr	r3, [r4, #0]
 80065c4:	f043 0320 	orr.w	r3, r3, #32
 80065c8:	6023      	str	r3, [r4, #0]
 80065ca:	2378      	movs	r3, #120	; 0x78
 80065cc:	4828      	ldr	r0, [pc, #160]	; (8006670 <_printf_i+0x248>)
 80065ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065d2:	e7e3      	b.n	800659c <_printf_i+0x174>
 80065d4:	0659      	lsls	r1, r3, #25
 80065d6:	bf48      	it	mi
 80065d8:	b2b6      	uxthmi	r6, r6
 80065da:	e7e6      	b.n	80065aa <_printf_i+0x182>
 80065dc:	4615      	mov	r5, r2
 80065de:	e7bb      	b.n	8006558 <_printf_i+0x130>
 80065e0:	682b      	ldr	r3, [r5, #0]
 80065e2:	6826      	ldr	r6, [r4, #0]
 80065e4:	6961      	ldr	r1, [r4, #20]
 80065e6:	1d18      	adds	r0, r3, #4
 80065e8:	6028      	str	r0, [r5, #0]
 80065ea:	0635      	lsls	r5, r6, #24
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	d501      	bpl.n	80065f4 <_printf_i+0x1cc>
 80065f0:	6019      	str	r1, [r3, #0]
 80065f2:	e002      	b.n	80065fa <_printf_i+0x1d2>
 80065f4:	0670      	lsls	r0, r6, #25
 80065f6:	d5fb      	bpl.n	80065f0 <_printf_i+0x1c8>
 80065f8:	8019      	strh	r1, [r3, #0]
 80065fa:	2300      	movs	r3, #0
 80065fc:	6123      	str	r3, [r4, #16]
 80065fe:	4615      	mov	r5, r2
 8006600:	e7ba      	b.n	8006578 <_printf_i+0x150>
 8006602:	682b      	ldr	r3, [r5, #0]
 8006604:	1d1a      	adds	r2, r3, #4
 8006606:	602a      	str	r2, [r5, #0]
 8006608:	681d      	ldr	r5, [r3, #0]
 800660a:	6862      	ldr	r2, [r4, #4]
 800660c:	2100      	movs	r1, #0
 800660e:	4628      	mov	r0, r5
 8006610:	f7f9 fdb6 	bl	8000180 <memchr>
 8006614:	b108      	cbz	r0, 800661a <_printf_i+0x1f2>
 8006616:	1b40      	subs	r0, r0, r5
 8006618:	6060      	str	r0, [r4, #4]
 800661a:	6863      	ldr	r3, [r4, #4]
 800661c:	6123      	str	r3, [r4, #16]
 800661e:	2300      	movs	r3, #0
 8006620:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006624:	e7a8      	b.n	8006578 <_printf_i+0x150>
 8006626:	6923      	ldr	r3, [r4, #16]
 8006628:	462a      	mov	r2, r5
 800662a:	4649      	mov	r1, r9
 800662c:	4640      	mov	r0, r8
 800662e:	47d0      	blx	sl
 8006630:	3001      	adds	r0, #1
 8006632:	d0ab      	beq.n	800658c <_printf_i+0x164>
 8006634:	6823      	ldr	r3, [r4, #0]
 8006636:	079b      	lsls	r3, r3, #30
 8006638:	d413      	bmi.n	8006662 <_printf_i+0x23a>
 800663a:	68e0      	ldr	r0, [r4, #12]
 800663c:	9b03      	ldr	r3, [sp, #12]
 800663e:	4298      	cmp	r0, r3
 8006640:	bfb8      	it	lt
 8006642:	4618      	movlt	r0, r3
 8006644:	e7a4      	b.n	8006590 <_printf_i+0x168>
 8006646:	2301      	movs	r3, #1
 8006648:	4632      	mov	r2, r6
 800664a:	4649      	mov	r1, r9
 800664c:	4640      	mov	r0, r8
 800664e:	47d0      	blx	sl
 8006650:	3001      	adds	r0, #1
 8006652:	d09b      	beq.n	800658c <_printf_i+0x164>
 8006654:	3501      	adds	r5, #1
 8006656:	68e3      	ldr	r3, [r4, #12]
 8006658:	9903      	ldr	r1, [sp, #12]
 800665a:	1a5b      	subs	r3, r3, r1
 800665c:	42ab      	cmp	r3, r5
 800665e:	dcf2      	bgt.n	8006646 <_printf_i+0x21e>
 8006660:	e7eb      	b.n	800663a <_printf_i+0x212>
 8006662:	2500      	movs	r5, #0
 8006664:	f104 0619 	add.w	r6, r4, #25
 8006668:	e7f5      	b.n	8006656 <_printf_i+0x22e>
 800666a:	bf00      	nop
 800666c:	08006a6d 	.word	0x08006a6d
 8006670:	08006a7e 	.word	0x08006a7e

08006674 <memmove>:
 8006674:	4288      	cmp	r0, r1
 8006676:	b510      	push	{r4, lr}
 8006678:	eb01 0402 	add.w	r4, r1, r2
 800667c:	d902      	bls.n	8006684 <memmove+0x10>
 800667e:	4284      	cmp	r4, r0
 8006680:	4623      	mov	r3, r4
 8006682:	d807      	bhi.n	8006694 <memmove+0x20>
 8006684:	1e43      	subs	r3, r0, #1
 8006686:	42a1      	cmp	r1, r4
 8006688:	d008      	beq.n	800669c <memmove+0x28>
 800668a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800668e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006692:	e7f8      	b.n	8006686 <memmove+0x12>
 8006694:	4402      	add	r2, r0
 8006696:	4601      	mov	r1, r0
 8006698:	428a      	cmp	r2, r1
 800669a:	d100      	bne.n	800669e <memmove+0x2a>
 800669c:	bd10      	pop	{r4, pc}
 800669e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80066a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80066a6:	e7f7      	b.n	8006698 <memmove+0x24>

080066a8 <_free_r>:
 80066a8:	b538      	push	{r3, r4, r5, lr}
 80066aa:	4605      	mov	r5, r0
 80066ac:	2900      	cmp	r1, #0
 80066ae:	d041      	beq.n	8006734 <_free_r+0x8c>
 80066b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066b4:	1f0c      	subs	r4, r1, #4
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	bfb8      	it	lt
 80066ba:	18e4      	addlt	r4, r4, r3
 80066bc:	f000 f912 	bl	80068e4 <__malloc_lock>
 80066c0:	4a1d      	ldr	r2, [pc, #116]	; (8006738 <_free_r+0x90>)
 80066c2:	6813      	ldr	r3, [r2, #0]
 80066c4:	b933      	cbnz	r3, 80066d4 <_free_r+0x2c>
 80066c6:	6063      	str	r3, [r4, #4]
 80066c8:	6014      	str	r4, [r2, #0]
 80066ca:	4628      	mov	r0, r5
 80066cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066d0:	f000 b90e 	b.w	80068f0 <__malloc_unlock>
 80066d4:	42a3      	cmp	r3, r4
 80066d6:	d908      	bls.n	80066ea <_free_r+0x42>
 80066d8:	6820      	ldr	r0, [r4, #0]
 80066da:	1821      	adds	r1, r4, r0
 80066dc:	428b      	cmp	r3, r1
 80066de:	bf01      	itttt	eq
 80066e0:	6819      	ldreq	r1, [r3, #0]
 80066e2:	685b      	ldreq	r3, [r3, #4]
 80066e4:	1809      	addeq	r1, r1, r0
 80066e6:	6021      	streq	r1, [r4, #0]
 80066e8:	e7ed      	b.n	80066c6 <_free_r+0x1e>
 80066ea:	461a      	mov	r2, r3
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	b10b      	cbz	r3, 80066f4 <_free_r+0x4c>
 80066f0:	42a3      	cmp	r3, r4
 80066f2:	d9fa      	bls.n	80066ea <_free_r+0x42>
 80066f4:	6811      	ldr	r1, [r2, #0]
 80066f6:	1850      	adds	r0, r2, r1
 80066f8:	42a0      	cmp	r0, r4
 80066fa:	d10b      	bne.n	8006714 <_free_r+0x6c>
 80066fc:	6820      	ldr	r0, [r4, #0]
 80066fe:	4401      	add	r1, r0
 8006700:	1850      	adds	r0, r2, r1
 8006702:	4283      	cmp	r3, r0
 8006704:	6011      	str	r1, [r2, #0]
 8006706:	d1e0      	bne.n	80066ca <_free_r+0x22>
 8006708:	6818      	ldr	r0, [r3, #0]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	6053      	str	r3, [r2, #4]
 800670e:	4401      	add	r1, r0
 8006710:	6011      	str	r1, [r2, #0]
 8006712:	e7da      	b.n	80066ca <_free_r+0x22>
 8006714:	d902      	bls.n	800671c <_free_r+0x74>
 8006716:	230c      	movs	r3, #12
 8006718:	602b      	str	r3, [r5, #0]
 800671a:	e7d6      	b.n	80066ca <_free_r+0x22>
 800671c:	6820      	ldr	r0, [r4, #0]
 800671e:	1821      	adds	r1, r4, r0
 8006720:	428b      	cmp	r3, r1
 8006722:	bf04      	itt	eq
 8006724:	6819      	ldreq	r1, [r3, #0]
 8006726:	685b      	ldreq	r3, [r3, #4]
 8006728:	6063      	str	r3, [r4, #4]
 800672a:	bf04      	itt	eq
 800672c:	1809      	addeq	r1, r1, r0
 800672e:	6021      	streq	r1, [r4, #0]
 8006730:	6054      	str	r4, [r2, #4]
 8006732:	e7ca      	b.n	80066ca <_free_r+0x22>
 8006734:	bd38      	pop	{r3, r4, r5, pc}
 8006736:	bf00      	nop
 8006738:	20000284 	.word	0x20000284

0800673c <sbrk_aligned>:
 800673c:	b570      	push	{r4, r5, r6, lr}
 800673e:	4e0e      	ldr	r6, [pc, #56]	; (8006778 <sbrk_aligned+0x3c>)
 8006740:	460c      	mov	r4, r1
 8006742:	6831      	ldr	r1, [r6, #0]
 8006744:	4605      	mov	r5, r0
 8006746:	b911      	cbnz	r1, 800674e <sbrk_aligned+0x12>
 8006748:	f000 f8bc 	bl	80068c4 <_sbrk_r>
 800674c:	6030      	str	r0, [r6, #0]
 800674e:	4621      	mov	r1, r4
 8006750:	4628      	mov	r0, r5
 8006752:	f000 f8b7 	bl	80068c4 <_sbrk_r>
 8006756:	1c43      	adds	r3, r0, #1
 8006758:	d00a      	beq.n	8006770 <sbrk_aligned+0x34>
 800675a:	1cc4      	adds	r4, r0, #3
 800675c:	f024 0403 	bic.w	r4, r4, #3
 8006760:	42a0      	cmp	r0, r4
 8006762:	d007      	beq.n	8006774 <sbrk_aligned+0x38>
 8006764:	1a21      	subs	r1, r4, r0
 8006766:	4628      	mov	r0, r5
 8006768:	f000 f8ac 	bl	80068c4 <_sbrk_r>
 800676c:	3001      	adds	r0, #1
 800676e:	d101      	bne.n	8006774 <sbrk_aligned+0x38>
 8006770:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006774:	4620      	mov	r0, r4
 8006776:	bd70      	pop	{r4, r5, r6, pc}
 8006778:	20000288 	.word	0x20000288

0800677c <_malloc_r>:
 800677c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006780:	1ccd      	adds	r5, r1, #3
 8006782:	f025 0503 	bic.w	r5, r5, #3
 8006786:	3508      	adds	r5, #8
 8006788:	2d0c      	cmp	r5, #12
 800678a:	bf38      	it	cc
 800678c:	250c      	movcc	r5, #12
 800678e:	2d00      	cmp	r5, #0
 8006790:	4607      	mov	r7, r0
 8006792:	db01      	blt.n	8006798 <_malloc_r+0x1c>
 8006794:	42a9      	cmp	r1, r5
 8006796:	d905      	bls.n	80067a4 <_malloc_r+0x28>
 8006798:	230c      	movs	r3, #12
 800679a:	603b      	str	r3, [r7, #0]
 800679c:	2600      	movs	r6, #0
 800679e:	4630      	mov	r0, r6
 80067a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067a4:	4e2e      	ldr	r6, [pc, #184]	; (8006860 <_malloc_r+0xe4>)
 80067a6:	f000 f89d 	bl	80068e4 <__malloc_lock>
 80067aa:	6833      	ldr	r3, [r6, #0]
 80067ac:	461c      	mov	r4, r3
 80067ae:	bb34      	cbnz	r4, 80067fe <_malloc_r+0x82>
 80067b0:	4629      	mov	r1, r5
 80067b2:	4638      	mov	r0, r7
 80067b4:	f7ff ffc2 	bl	800673c <sbrk_aligned>
 80067b8:	1c43      	adds	r3, r0, #1
 80067ba:	4604      	mov	r4, r0
 80067bc:	d14d      	bne.n	800685a <_malloc_r+0xde>
 80067be:	6834      	ldr	r4, [r6, #0]
 80067c0:	4626      	mov	r6, r4
 80067c2:	2e00      	cmp	r6, #0
 80067c4:	d140      	bne.n	8006848 <_malloc_r+0xcc>
 80067c6:	6823      	ldr	r3, [r4, #0]
 80067c8:	4631      	mov	r1, r6
 80067ca:	4638      	mov	r0, r7
 80067cc:	eb04 0803 	add.w	r8, r4, r3
 80067d0:	f000 f878 	bl	80068c4 <_sbrk_r>
 80067d4:	4580      	cmp	r8, r0
 80067d6:	d13a      	bne.n	800684e <_malloc_r+0xd2>
 80067d8:	6821      	ldr	r1, [r4, #0]
 80067da:	3503      	adds	r5, #3
 80067dc:	1a6d      	subs	r5, r5, r1
 80067de:	f025 0503 	bic.w	r5, r5, #3
 80067e2:	3508      	adds	r5, #8
 80067e4:	2d0c      	cmp	r5, #12
 80067e6:	bf38      	it	cc
 80067e8:	250c      	movcc	r5, #12
 80067ea:	4629      	mov	r1, r5
 80067ec:	4638      	mov	r0, r7
 80067ee:	f7ff ffa5 	bl	800673c <sbrk_aligned>
 80067f2:	3001      	adds	r0, #1
 80067f4:	d02b      	beq.n	800684e <_malloc_r+0xd2>
 80067f6:	6823      	ldr	r3, [r4, #0]
 80067f8:	442b      	add	r3, r5
 80067fa:	6023      	str	r3, [r4, #0]
 80067fc:	e00e      	b.n	800681c <_malloc_r+0xa0>
 80067fe:	6822      	ldr	r2, [r4, #0]
 8006800:	1b52      	subs	r2, r2, r5
 8006802:	d41e      	bmi.n	8006842 <_malloc_r+0xc6>
 8006804:	2a0b      	cmp	r2, #11
 8006806:	d916      	bls.n	8006836 <_malloc_r+0xba>
 8006808:	1961      	adds	r1, r4, r5
 800680a:	42a3      	cmp	r3, r4
 800680c:	6025      	str	r5, [r4, #0]
 800680e:	bf18      	it	ne
 8006810:	6059      	strne	r1, [r3, #4]
 8006812:	6863      	ldr	r3, [r4, #4]
 8006814:	bf08      	it	eq
 8006816:	6031      	streq	r1, [r6, #0]
 8006818:	5162      	str	r2, [r4, r5]
 800681a:	604b      	str	r3, [r1, #4]
 800681c:	4638      	mov	r0, r7
 800681e:	f104 060b 	add.w	r6, r4, #11
 8006822:	f000 f865 	bl	80068f0 <__malloc_unlock>
 8006826:	f026 0607 	bic.w	r6, r6, #7
 800682a:	1d23      	adds	r3, r4, #4
 800682c:	1af2      	subs	r2, r6, r3
 800682e:	d0b6      	beq.n	800679e <_malloc_r+0x22>
 8006830:	1b9b      	subs	r3, r3, r6
 8006832:	50a3      	str	r3, [r4, r2]
 8006834:	e7b3      	b.n	800679e <_malloc_r+0x22>
 8006836:	6862      	ldr	r2, [r4, #4]
 8006838:	42a3      	cmp	r3, r4
 800683a:	bf0c      	ite	eq
 800683c:	6032      	streq	r2, [r6, #0]
 800683e:	605a      	strne	r2, [r3, #4]
 8006840:	e7ec      	b.n	800681c <_malloc_r+0xa0>
 8006842:	4623      	mov	r3, r4
 8006844:	6864      	ldr	r4, [r4, #4]
 8006846:	e7b2      	b.n	80067ae <_malloc_r+0x32>
 8006848:	4634      	mov	r4, r6
 800684a:	6876      	ldr	r6, [r6, #4]
 800684c:	e7b9      	b.n	80067c2 <_malloc_r+0x46>
 800684e:	230c      	movs	r3, #12
 8006850:	603b      	str	r3, [r7, #0]
 8006852:	4638      	mov	r0, r7
 8006854:	f000 f84c 	bl	80068f0 <__malloc_unlock>
 8006858:	e7a1      	b.n	800679e <_malloc_r+0x22>
 800685a:	6025      	str	r5, [r4, #0]
 800685c:	e7de      	b.n	800681c <_malloc_r+0xa0>
 800685e:	bf00      	nop
 8006860:	20000284 	.word	0x20000284

08006864 <_realloc_r>:
 8006864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006868:	4680      	mov	r8, r0
 800686a:	4614      	mov	r4, r2
 800686c:	460e      	mov	r6, r1
 800686e:	b921      	cbnz	r1, 800687a <_realloc_r+0x16>
 8006870:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006874:	4611      	mov	r1, r2
 8006876:	f7ff bf81 	b.w	800677c <_malloc_r>
 800687a:	b92a      	cbnz	r2, 8006888 <_realloc_r+0x24>
 800687c:	f7ff ff14 	bl	80066a8 <_free_r>
 8006880:	4625      	mov	r5, r4
 8006882:	4628      	mov	r0, r5
 8006884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006888:	f000 f838 	bl	80068fc <_malloc_usable_size_r>
 800688c:	4284      	cmp	r4, r0
 800688e:	4607      	mov	r7, r0
 8006890:	d802      	bhi.n	8006898 <_realloc_r+0x34>
 8006892:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006896:	d812      	bhi.n	80068be <_realloc_r+0x5a>
 8006898:	4621      	mov	r1, r4
 800689a:	4640      	mov	r0, r8
 800689c:	f7ff ff6e 	bl	800677c <_malloc_r>
 80068a0:	4605      	mov	r5, r0
 80068a2:	2800      	cmp	r0, #0
 80068a4:	d0ed      	beq.n	8006882 <_realloc_r+0x1e>
 80068a6:	42bc      	cmp	r4, r7
 80068a8:	4622      	mov	r2, r4
 80068aa:	4631      	mov	r1, r6
 80068ac:	bf28      	it	cs
 80068ae:	463a      	movcs	r2, r7
 80068b0:	f7ff fba6 	bl	8006000 <memcpy>
 80068b4:	4631      	mov	r1, r6
 80068b6:	4640      	mov	r0, r8
 80068b8:	f7ff fef6 	bl	80066a8 <_free_r>
 80068bc:	e7e1      	b.n	8006882 <_realloc_r+0x1e>
 80068be:	4635      	mov	r5, r6
 80068c0:	e7df      	b.n	8006882 <_realloc_r+0x1e>
	...

080068c4 <_sbrk_r>:
 80068c4:	b538      	push	{r3, r4, r5, lr}
 80068c6:	4d06      	ldr	r5, [pc, #24]	; (80068e0 <_sbrk_r+0x1c>)
 80068c8:	2300      	movs	r3, #0
 80068ca:	4604      	mov	r4, r0
 80068cc:	4608      	mov	r0, r1
 80068ce:	602b      	str	r3, [r5, #0]
 80068d0:	f7fa fe3c 	bl	800154c <_sbrk>
 80068d4:	1c43      	adds	r3, r0, #1
 80068d6:	d102      	bne.n	80068de <_sbrk_r+0x1a>
 80068d8:	682b      	ldr	r3, [r5, #0]
 80068da:	b103      	cbz	r3, 80068de <_sbrk_r+0x1a>
 80068dc:	6023      	str	r3, [r4, #0]
 80068de:	bd38      	pop	{r3, r4, r5, pc}
 80068e0:	2000028c 	.word	0x2000028c

080068e4 <__malloc_lock>:
 80068e4:	4801      	ldr	r0, [pc, #4]	; (80068ec <__malloc_lock+0x8>)
 80068e6:	f000 b811 	b.w	800690c <__retarget_lock_acquire_recursive>
 80068ea:	bf00      	nop
 80068ec:	20000290 	.word	0x20000290

080068f0 <__malloc_unlock>:
 80068f0:	4801      	ldr	r0, [pc, #4]	; (80068f8 <__malloc_unlock+0x8>)
 80068f2:	f000 b80c 	b.w	800690e <__retarget_lock_release_recursive>
 80068f6:	bf00      	nop
 80068f8:	20000290 	.word	0x20000290

080068fc <_malloc_usable_size_r>:
 80068fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006900:	1f18      	subs	r0, r3, #4
 8006902:	2b00      	cmp	r3, #0
 8006904:	bfbc      	itt	lt
 8006906:	580b      	ldrlt	r3, [r1, r0]
 8006908:	18c0      	addlt	r0, r0, r3
 800690a:	4770      	bx	lr

0800690c <__retarget_lock_acquire_recursive>:
 800690c:	4770      	bx	lr

0800690e <__retarget_lock_release_recursive>:
 800690e:	4770      	bx	lr

08006910 <_init>:
 8006910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006912:	bf00      	nop
 8006914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006916:	bc08      	pop	{r3}
 8006918:	469e      	mov	lr, r3
 800691a:	4770      	bx	lr

0800691c <_fini>:
 800691c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800691e:	bf00      	nop
 8006920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006922:	bc08      	pop	{r3}
 8006924:	469e      	mov	lr, r3
 8006926:	4770      	bx	lr
