A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE     1


MACRO ASSEMBLER A166 V5.30
OBJECT MODULE PLACED IN BOOT167.OBJ
ASSEMBLER INVOKED BY: C:\Keil\C166\BIN\A166.EXE BOOT167.A66

LOC      OBJ             LINE     SOURCE

                            1     $MOD167                                 ; Define 80C167 mode
                            2     $INCLUDE (REG167.INC)
                      +1    3     ; (c) Copyright KEIL ELEKTRONIK GmbH.  1993-1999, All rights reserved.
                      +1    4     ; Register Declarations for C167 Processor
                      +1    5     
                      +1    6     ;* A/D Converter *
 FF98                 +1    7     ADCIC    DEFR   0FF98H
 FFA0                 +1    8     ADCON    DEFR   0FFA0H
 FEA0                 +1    9     ADDAT    DEFR   0FEA0H
 FF9A                 +1   10     ADEIC    DEFR   0FF9AH
 F0A0                 +1   11     ADDAT2   DEFR   0F0A0H
 FFA0.7               +1   12     ADST     BIT    ADCON.7
 FFA0.8               +1   13     ADBSY    BIT    ADCON.8
 FFA0.9               +1   14     ADWR     BIT    ADCON.9
 FFA0.10              +1   15     ADCIN    BIT    ADCON.10
 FFA0.11              +1   16     ADCRQ    BIT    ADCON.11
 FF98.6               +1   17     ADCIE    BIT    ADCIC.6
 FF98.7               +1   18     ADCIR    BIT    ADCIC.7
 FF9A.6               +1   19     ADEIE    BIT    ADEIC.6
 FF9A.7               +1   20     ADEIR    BIT    ADEIC.7
                      +1   21     
                      +1   22     ;* Timer 0, Timer 1, Timer 7, Timer 8 *
 FE80                 +1   23     CC0      DEFR   0FE80H
 FF78                 +1   24     CC0IC    DEFR   0FF78H
 FE82                 +1   25     CC1      DEFR   0FE82H
 FF7A                 +1   26     CC1IC    DEFR   0FF7AH
 FE84                 +1   27     CC2      DEFR   0FE84H
 FF7C                 +1   28     CC2IC    DEFR   0FF7CH
 FE86                 +1   29     CC3      DEFR   0FE86H
 FF7E                 +1   30     CC3IC    DEFR   0FF7EH
 FE88                 +1   31     CC4      DEFR   0FE88H
 FF80                 +1   32     CC4IC    DEFR   0FF80H
 FE8A                 +1   33     CC5      DEFR   0FE8AH
 FF82                 +1   34     CC5IC    DEFR   0FF82H
 FE8C                 +1   35     CC6      DEFR   0FE8CH
 FF84                 +1   36     CC6IC    DEFR   0FF84H
 FE8E                 +1   37     CC7      DEFR   0FE8EH
 FF86                 +1   38     CC7IC    DEFR   0FF86H
 FE90                 +1   39     CC8      DEFR   0FE90H
 FF88                 +1   40     CC8IC    DEFR   0FF88H
 FE92                 +1   41     CC9      DEFR   0FE92H
 FF8A                 +1   42     CC9IC    DEFR   0FF8AH
 FE94                 +1   43     CC10     DEFR   0FE94H
 FF8C                 +1   44     CC10IC   DEFR   0FF8CH
 FE96                 +1   45     CC11     DEFR   0FE96H
 FF8E                 +1   46     CC11IC   DEFR   0FF8EH
 FE98                 +1   47     CC12     DEFR   0FE98H
 FF90                 +1   48     CC12IC   DEFR   0FF90H
 FE9A                 +1   49     CC13     DEFR   0FE9AH
 FF92                 +1   50     CC13IC   DEFR   0FF92H
 FE9C                 +1   51     CC14     DEFR   0FE9CH
 FF94                 +1   52     CC14IC   DEFR   0FF94H
 FE9E                 +1   53     CC15     DEFR   0FE9EH
 FF96                 +1   54     CC15IC   DEFR   0FF96H
 FE60                 +1   55     CC16     DEFR   0FE60H
 F160                 +1   56     CC16IC   DEFR   0F160H
 FE62                 +1   57     CC17     DEFR   0FE62H
 F162                 +1   58     CC17IC   DEFR   0F162H
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE     2

 FE64                 +1   59     CC18     DEFR   0FE64H
 F164                 +1   60     CC18IC   DEFR   0F164H
 FE66                 +1   61     CC19     DEFR   0FE66H
 F166                 +1   62     CC19IC   DEFR   0F166H
 FE68                 +1   63     CC20     DEFR   0FE68H
 F168                 +1   64     CC20IC   DEFR   0F168H
 FE6A                 +1   65     CC21     DEFR   0FE6AH
 F16A                 +1   66     CC21IC   DEFR   0F16AH
 FE6C                 +1   67     CC22     DEFR   0FE6CH
 F16C                 +1   68     CC22IC   DEFR   0F16CH
 FE6E                 +1   69     CC23     DEFR   0FE6EH
 F16E                 +1   70     CC23IC   DEFR   0F16EH
 FE70                 +1   71     CC24     DEFR   0FE70H
 F170                 +1   72     CC24IC   DEFR   0F170H
 FE72                 +1   73     CC25     DEFR   0FE72H
 F172                 +1   74     CC25IC   DEFR   0F172H
 FE74                 +1   75     CC26     DEFR   0FE74H
 F174                 +1   76     CC26IC   DEFR   0F174H
 FE76                 +1   77     CC27     DEFR   0FE76H
 F176                 +1   78     CC27IC   DEFR   0F176H
 FE78                 +1   79     CC28     DEFR   0FE78H
 F178                 +1   80     CC28IC   DEFR   0F178H
 FE7A                 +1   81     CC29     DEFR   0FE7AH
 F184                 +1   82     CC29IC   DEFR   0F184H
 FE7C                 +1   83     CC30     DEFR   0FE7CH
 F18C                 +1   84     CC30IC   DEFR   0F18CH
 FE7E                 +1   85     CC31     DEFR   0FE7EH
 F194                 +1   86     CC31IC   DEFR   0F194H
 FF52                 +1   87     CCM0     DEFR   0FF52H
 FF54                 +1   88     CCM1     DEFR   0FF54H
 FF56                 +1   89     CCM2     DEFR   0FF56H
 FF58                 +1   90     CCM3     DEFR   0FF58H
 FF22                 +1   91     CCM4     DEFR   0FF22H
 FF24                 +1   92     CCM5     DEFR   0FF24H
 FF26                 +1   93     CCM6     DEFR   0FF26H
 FF28                 +1   94     CCM7     DEFR   0FF28H
 FE50                 +1   95     T0       DEFR   0FE50H
 FF50                 +1   96     T01CON   DEFR   0FF50H
 FF9C                 +1   97     T0IC     DEFR   0FF9CH
 FE54                 +1   98     T0REL    DEFR   0FE54H
 FE52                 +1   99     T1       DEFR   0FE52H
 FF9E                 +1  100     T1IC     DEFR   0FF9EH
 FE56                 +1  101     T1REL    DEFR   0FE56H
 F050                 +1  102     T7       DEFR   0F050H
 FF20                 +1  103     T78CON   DEFR   0FF20H
 F17A                 +1  104     T7IC     DEFR   0F17AH
 F054                 +1  105     T7REL    DEFR   0F054H
 F052                 +1  106     T8       DEFR   0F052H
 F17C                 +1  107     T8IC     DEFR   0F17CH
 F056                 +1  108     T8REL    DEFR   0F056H
 FF78.7               +1  109     CC0IR    BIT    CC0IC.7
 FF78.6               +1  110     CC0IE    BIT    CC0IC.6
 FF7A.7               +1  111     CC1IR    BIT    CC1IC.7
 FF7A.6               +1  112     CC1IE    BIT    CC1IC.6
 FF7C.7               +1  113     CC2IR    BIT    CC2IC.7
 FF7C.6               +1  114     CC2IE    BIT    CC2IC.6
 FF7E.7               +1  115     CC3IR    BIT    CC3IC.7
 FF7E.6               +1  116     CC3IE    BIT    CC3IC.6
 FF80.7               +1  117     CC4IR    BIT    CC4IC.7
 FF80.6               +1  118     CC4IE    BIT    CC4IC.6
 FF82.7               +1  119     CC5IR    BIT    CC5IC.7
 FF82.6               +1  120     CC5IE    BIT    CC5IC.6
 FF84.7               +1  121     CC6IR    BIT    CC6IC.7
 FF84.6               +1  122     CC6IE    BIT    CC6IC.6
 FF86.7               +1  123     CC7IR    BIT    CC7IC.7
 FF86.6               +1  124     CC7IE    BIT    CC7IC.6
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE     3

 FF88.7               +1  125     CC8IR    BIT    CC8IC.7
 FF88.6               +1  126     CC8IE    BIT    CC8IC.6
 FF8A.7               +1  127     CC9IR    BIT    CC9IC.7
 FF8A.6               +1  128     CC9IE    BIT    CC9IC.6
 FF8C.7               +1  129     CC10IR   BIT    CC10IC.7
 FF8C.6               +1  130     CC10IE   BIT    CC10IC.6
 FF8E.7               +1  131     CC11IR   BIT    CC11IC.7
 FF8E.6               +1  132     CC11IE   BIT    CC11IC.6
 FF90.7               +1  133     CC12IR   BIT    CC12IC.7
 FF90.6               +1  134     CC12IE   BIT    CC12IC.6
 FF92.7               +1  135     CC13IR   BIT    CC13IC.7
 FF92.6               +1  136     CC13IE   BIT    CC13IC.6
 FF94.7               +1  137     CC14IR   BIT    CC14IC.7
 FF94.6               +1  138     CC14IE   BIT    CC14IC.6
 FF96.7               +1  139     CC15IR   BIT    CC15IC.7
 FF96.6               +1  140     CC15IE   BIT    CC15IC.6
 F160.7               +1  141     CC16IR   BIT    CC16IC.7
 F160.6               +1  142     CC16IE   BIT    CC16IC.6
 F162.7               +1  143     CC17IR   BIT    CC17IC.7
 F162.6               +1  144     CC17IE   BIT    CC17IC.6
 F164.7               +1  145     CC18IR   BIT    CC18IC.7
 F164.6               +1  146     CC18IE   BIT    CC18IC.6
 F166.7               +1  147     CC19IR   BIT    CC19IC.7
 F166.6               +1  148     CC19IE   BIT    CC19IC.6
 F168.7               +1  149     CC20IR   BIT    CC20IC.7
 F168.6               +1  150     CC20IE   BIT    CC20IC.6
 F16A.7               +1  151     CC21IR   BIT    CC21IC.7
 F16A.6               +1  152     CC21IE   BIT    CC21IC.6
 F16C.7               +1  153     CC22IR   BIT    CC22IC.7
 F16C.6               +1  154     CC22IE   BIT    CC22IC.6
 F16E.7               +1  155     CC23IR   BIT    CC23IC.7
 F16E.6               +1  156     CC23IE   BIT    CC23IC.6
 F170.7               +1  157     CC24IR   BIT    CC24IC.7
 F170.6               +1  158     CC24IE   BIT    CC24IC.6
 F172.7               +1  159     CC25IR   BIT    CC25IC.7
 F172.6               +1  160     CC25IE   BIT    CC25IC.6
 F174.7               +1  161     CC26IR   BIT    CC26IC.7
 F174.6               +1  162     CC26IE   BIT    CC26IC.6
 F176.7               +1  163     CC27IR   BIT    CC27IC.7
 F176.6               +1  164     CC27IE   BIT    CC27IC.6
 F178.7               +1  165     CC28IR   BIT    CC28IC.7
 F178.6               +1  166     CC28IE   BIT    CC28IC.6
 F184.7               +1  167     CC29IR   BIT    CC29IC.7
 F184.6               +1  168     CC29IE   BIT    CC29IC.6
 F18C.7               +1  169     CC30IR   BIT    CC30IC.7
 F18C.6               +1  170     CC30IE   BIT    CC30IC.6
 F194.7               +1  171     CC31IR   BIT    CC31IC.7
 F194.6               +1  172     CC31IE   BIT    CC31IC.6
 FF52.3               +1  173     ACC0     BIT    CCM0.3
 FF52.7               +1  174     ACC1     BIT    CCM0.7
 FF52.11              +1  175     ACC2     BIT    CCM0.11
 FF52.15              +1  176     ACC3     BIT    CCM0.15
 FF54.3               +1  177     ACC4     BIT    CCM1.3
 FF54.7               +1  178     ACC5     BIT    CCM1.7
 FF54.11              +1  179     ACC6     BIT    CCM1.11
 FF54.15              +1  180     ACC7     BIT    CCM1.15
 FF56.3               +1  181     ACC8     BIT    CCM2.3
 FF56.7               +1  182     ACC9     BIT    CCM2.7
 FF56.11              +1  183     ACC10    BIT    CCM2.11
 FF56.15              +1  184     ACC11    BIT    CCM2.15
 FF58.3               +1  185     ACC12    BIT    CCM3.3
 FF58.7               +1  186     ACC13    BIT    CCM3.7
 FF58.11              +1  187     ACC14    BIT    CCM3.11
 FF58.15              +1  188     ACC15    BIT    CCM3.15
 FF22.3               +1  189     ACC16    BIT    CCM4.3
 FF22.7               +1  190     ACC17    BIT    CCM4.7
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE     4

 FF22.11              +1  191     ACC18    BIT    CCM4.11
 FF22.15              +1  192     ACC19    BIT    CCM4.15
 FF24.3               +1  193     ACC20    BIT    CCM5.3
 FF24.7               +1  194     ACC21    BIT    CCM5.7
 FF24.11              +1  195     ACC22    BIT    CCM5.11
 FF24.15              +1  196     ACC23    BIT    CCM5.15
 FF26.3               +1  197     ACC24    BIT    CCM6.3
 FF26.7               +1  198     ACC25    BIT    CCM6.7
 FF26.11              +1  199     ACC26    BIT    CCM6.11
 FF26.15              +1  200     ACC27    BIT    CCM6.15
 FF28.3               +1  201     ACC28    BIT    CCM7.3
 FF28.7               +1  202     ACC29    BIT    CCM7.7
 FF28.11              +1  203     ACC30    BIT    CCM7.11
 FF28.15              +1  204     ACC31    BIT    CCM7.15
 FF9C.6               +1  205     T0IE     BIT    T0IC.6
 FF9C.7               +1  206     T0IR     BIT    T0IC.7
 FF50.3               +1  207     T0M      BIT    T01CON.3
 FF50.6               +1  208     T0R      BIT    T01CON.6
 FF9E.6               +1  209     T1IE     BIT    T1IC.6
 FF9E.7               +1  210     T1IR     BIT    T1IC.7
 FF50.11              +1  211     T1M      BIT    T01CON.11
 FF50.14              +1  212     T1R      BIT    T01CON.14
 F17A.6               +1  213     T7IE     BIT    T7IC.6
 F17A.7               +1  214     T7IR     BIT    T7IC.7
 FF20.3               +1  215     T7M      BIT    T78CON.3
 FF20.6               +1  216     T7R      BIT    T78CON.6
 F17C.6               +1  217     T8IE     BIT    T8IC.6
 F17C.7               +1  218     T8IR     BIT    T8IC.7
 FF20.11              +1  219     T8M      BIT    T78CON.11
 FF20.14              +1  220     T8R      BIT    T78CON.14
                      +1  221     
                      +1  222     ;* CPU *
 FE08                 +1  223     CSP      DEFR   0FE08H
 FF0E                 +1  224     MDC      DEFR   0FF0EH
 FF1E                 +1  225     ONES     DEFR   0FF1EH
 FF10                 +1  226     PSW      DEFR   0FF10H
 FE12                 +1  227     SP       DEFR   0FE12H
 FE14                 +1  228     STKOV    DEFR   0FE14H
 FE16                 +1  229     STKUN    DEFR   0FE16H
 FF12                 +1  230     SYSCON   DEFR   0FF12H
 FFAC                 +1  231     TFR      DEFR   0FFACH
 FF1C                 +1  232     ZEROS    DEFR   0FF1CH
 FF0C                 +1  233     BUSCON0  DEFR   0FF0CH
 FF14                 +1  234     BUSCON1  DEFR   0FF14H
 FF16                 +1  235     BUSCON2  DEFR   0FF16H
 FF18                 +1  236     BUSCON3  DEFR   0FF18H
 FF1A                 +1  237     BUSCON4  DEFR   0FF1AH
 FE18                 +1  238     ADDRSEL1 DEFR   0FE18H
 FE1A                 +1  239     ADDRSEL2 DEFR   0FE1AH
 FE1C                 +1  240     ADDRSEL3 DEFR   0FE1CH
 FE1E                 +1  241     ADDRSEL4 DEFR   0FE1EH
 FF12.7               +1  242     WRCFG    BIT    SYSCON.7
 FF12.8               +1  243     CLKEN    BIT    SYSCON.8
 FF12.9               +1  244     BYTDIS   BIT    SYSCON.9
 FF12.10              +1  245     ROMEN    BIT    SYSCON.10
 FF12.11              +1  246     SGTEN    BIT    SYSCON.11
 FF12.12              +1  247     ROMS1    BIT    SYSCON.12
 FF0E.4               +1  248     MDRIU    BIT    MDC.4
 FF10.0               +1  249     N        BIT    PSW.0
 FF10.1               +1  250     C        BIT    PSW.1
 FF10.2               +1  251     V        BIT    PSW.2
 FF10.3               +1  252     Z        BIT    PSW.3
 FF10.4               +1  253     E        BIT    PSW.4
 FF10.5               +1  254     MULIP    BIT    PSW.5
 FF10.6               +1  255     USR0     BIT    PSW.6
 FF10.10              +1  256     HLDEN    BIT    PSW.10
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE     5

 FF10.11              +1  257     IEN      BIT    PSW.11
 FF0C.4               +1  258     RWDC0    BIT    BUSCON0.4
 FF0C.5               +1  259     MTTC0    BIT    BUSCON0.5
 FF0C.9               +1  260     ALECTL0  BIT    BUSCON0.9
 FF0C.10              +1  261     BUSACT0  BIT    BUSCON0.10
 FF0C.12              +1  262     RDYEN0   BIT    BUSCON0.12
 FF14.4               +1  263     RWDC1    BIT    BUSCON1.4
 FF14.5               +1  264     MTTC1    BIT    BUSCON1.5
 FF14.9               +1  265     ALECTL1  BIT    BUSCON1.9
 FF14.10              +1  266     BUSACT1  BIT    BUSCON1.10
 FF14.12              +1  267     RDYEN1   BIT    BUSCON1.12
 FF14.14              +1  268     CSREN1   BIT    BUSCON1.14
 FF14.15              +1  269     CSWEN1   BIT    BUSCON1.15
 FF16.4               +1  270     RWDC2    BIT    BUSCON2.4
 FF16.5               +1  271     MTTC2    BIT    BUSCON2.5
 FF16.9               +1  272     ALECTL2  BIT    BUSCON2.9
 FF16.10              +1  273     BUSACT2  BIT    BUSCON2.10
 FF16.12              +1  274     RDYEN2   BIT    BUSCON2.12
 FF16.14              +1  275     CSREN2   BIT    BUSCON2.14
 FF16.15              +1  276     CSWEN2   BIT    BUSCON2.15
 FF18.4               +1  277     RWDC3    BIT    BUSCON3.4
 FF18.5               +1  278     MTTC3    BIT    BUSCON3.5
 FF18.9               +1  279     ALECTL3  BIT    BUSCON3.9
 FF18.10              +1  280     BUSACT3  BIT    BUSCON3.10
 FF18.12              +1  281     RDYEN3   BIT    BUSCON3.12
 FF18.14              +1  282     CSREN3   BIT    BUSCON3.14
 FF18.15              +1  283     CSWEN3   BIT    BUSCON3.15
 FF1A.4               +1  284     RWDC4    BIT    BUSCON4.4
 FF1A.5               +1  285     MTTC4    BIT    BUSCON4.5
 FF1A.9               +1  286     ALECTL4  BIT    BUSCON4.9
 FF1A.10              +1  287     BUSACT4  BIT    BUSCON4.10
 FF1A.12              +1  288     RDYEN4   BIT    BUSCON4.12
 FF1A.14              +1  289     CSREN4   BIT    BUSCON4.14
 FF1A.15              +1  290     CSWEN4   BIT    BUSCON4.15
 FFAC.0               +1  291     ILLBUS   BIT    TFR.0
 FFAC.1               +1  292     ILLINA   BIT    TFR.1
 FFAC.2               +1  293     ILLOPA   BIT    TFR.2
 FFAC.3               +1  294     PRTFLT   BIT    TFR.3
 FFAC.7               +1  295     UNDOPC   BIT    TFR.7
 FFAC.13              +1  296     STKUF    BIT    TFR.13
 FFAC.14              +1  297     STKOF    BIT    TFR.14
 FFAC.15              +1  298     NMI      BIT    TFR.15
                      +1  299     
 F1C0                 +1  300     EXICON   DEFR   0F1C0H
                      +1  301     
 F1DE                 +1  302     ISNC     DEFR   0F1DEH
 F1DE.0               +1  303     RTCIR    BIT    ISNC.0
 F1DE.1               +1  304     RTCIE    BIT    ISNC.1
 F1DE.2               +1  305     PLLIR    BIT    ISNC.2
 F1DE.3               +1  306     PLLIE    BIT    ISNC.3
                      +1  307     
                      +1  308     
                      +1  309     ;* PEC *
 FEC0                 +1  310     PECC0    DEFR   0FEC0H
 FEC2                 +1  311     PECC1    DEFR   0FEC2H
 FEC4                 +1  312     PECC2    DEFR   0FEC4H
 FEC6                 +1  313     PECC3    DEFR   0FEC6H
 FEC8                 +1  314     PECC4    DEFR   0FEC8H
 FECA                 +1  315     PECC5    DEFR   0FECAH
 FECC                 +1  316     PECC6    DEFR   0FECCH
 FECE                 +1  317     PECC7    DEFR   0FECEH
                      +1  318     
                      +1  319     ;* I/O Ports *
 F100                 +1  320     DP0L     DEFR   0F100H
 F102                 +1  321     DP0H     DEFR   0F102H
 F104                 +1  322     DP1L     DEFR   0F104H
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE     6

 F106                 +1  323     DP1H     DEFR   0F106H
 FFC2                 +1  324     DP2      DEFR   0FFC2H
 FFC6                 +1  325     DP3      DEFR   0FFC6H
 FFCA                 +1  326     DP4      DEFR   0FFCAH
 FFCE                 +1  327     DP6      DEFR   0FFCEH
 FFD2                 +1  328     DP7      DEFR   0FFD2H
 FFD6                 +1  329     DP8      DEFR   0FFD6H
 FF00                 +1  330     P0L      DEFR   0FF00H
 FF02                 +1  331     P0H      DEFR   0FF02H
 FF04                 +1  332     P1L      DEFR   0FF04H
 FF06                 +1  333     P1H      DEFR   0FF06H
 FFC0                 +1  334     P2       DEFR   0FFC0H
 FFC4                 +1  335     P3       DEFR   0FFC4H
 FFC8                 +1  336     P4       DEFR   0FFC8H
 FFA2                 +1  337     P5       DEFR   0FFA2H
 FFCC                 +1  338     P6       DEFR   0FFCCH
 FFD0                 +1  339     P7       DEFR   0FFD0H
 FFD4                 +1  340     P8       DEFR   0FFD4H
 F1C2                 +1  341     ODP2     DEFR   0F1C2H
 F1C6                 +1  342     ODP3     DEFR   0F1C6H
 F1CE                 +1  343     ODP6     DEFR   0F1CEH
 F1D2                 +1  344     ODP7     DEFR   0F1D2H
 F1D6                 +1  345     ODP8     DEFR   0F1D6H
 F108                 +1  346     RP0H     DEFR   0F108H
                      +1  347     
                      +1  348     ;* Serial Interface *
 FEB4                 +1  349     S0BG     DEFR   0FEB4H
 FFB0                 +1  350     S0CON    DEFR   0FFB0H
 FF70                 +1  351     S0EIC    DEFR   0FF70H
 FEB2                 +1  352     S0RBUF   DEFR   0FEB2H
 FF6E                 +1  353     S0RIC    DEFR   0FF6EH
 FEB0                 +1  354     S0TBUF   DEFR   0FEB0H
 F19C                 +1  355     S0TBIC   DEFR   0F19CH
 FF6C                 +1  356     S0TIC    DEFR   0FF6CH
 FFB0.3               +1  357     S0STP    BIT    S0CON.3
 FFB0.4               +1  358     S0REN    BIT    S0CON.4
 FFB0.5               +1  359     S0PEN    BIT    S0CON.5
 FFB0.6               +1  360     S0FEN    BIT    S0CON.6
 FFB0.7               +1  361     S0OEN    BIT    S0CON.7
 FFB0.8               +1  362     S0PE     BIT    S0CON.8
 FFB0.9               +1  363     S0FE     BIT    S0CON.9
 FFB0.10              +1  364     S0OE     BIT    S0CON.10
 FFB0.12              +1  365     S0ODD    BIT    S0CON.12
 FFB0.13              +1  366     S0BRS    BIT    S0CON.13
 FFB0.14              +1  367     S0LB     BIT    S0CON.14
 FFB0.15              +1  368     S0R      BIT    S0CON.15
 FF6C.6               +1  369     S0TIE    BIT    S0TIC.6
 FF6C.7               +1  370     S0TIR    BIT    S0TIC.7
 F19C.6               +1  371     S0TBIE   BIT    S0TBIC.6
 F19C.7               +1  372     S0TBIR   BIT    S0TBIC.7
 FF6E.6               +1  373     S0RIE    BIT    S0RIC.6
 FF6E.7               +1  374     S0RIR    BIT    S0RIC.7
 FF70.6               +1  375     S0EIE    BIT    S0EIC.6
 FF70.7               +1  376     S0EIR    BIT    S0EIC.7
                      +1  377     
 FF72                 +1  378     SSCTIC   DEFR   0FF72H
 FF74                 +1  379     SSCRIC   DEFR   0FF74H
 FF76                 +1  380     SSCEIC   DEFR   0FF76H
 F0B0                 +1  381     SSCTB    DEFR   0F0B0H
 F0B2                 +1  382     SSCRB    DEFR   0F0B2H
 F0B4                 +1  383     SSCBR    DEFR   0F0B4H
 FFB2                 +1  384     SSCCON   DEFR   0FFB2H
 FFB2.4               +1  385     SSCHB    BIT    SSCCON.4
 FFB2.5               +1  386     SSCPH    BIT    SSCCON.5
 FFB2.6               +1  387     SSCP0    BIT    SSCCON.6
 FFB2.8               +1  388     SSCTE    BIT    SSCCON.8
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE     7

 FFB2.8               +1  389     SSCTEN   BIT    SSCCON.8
 FFB2.9               +1  390     SSCRE    BIT    SSCCON.9
 FFB2.9               +1  391     SSCREN   BIT    SSCCON.9
 FFB2.10              +1  392     SSCPE    BIT    SSCCON.10
 FFB2.10              +1  393     SSCPEN   BIT    SSCCON.10
 FFB2.11              +1  394     SSCBE    BIT    SSCCON.11
 FFB2.11              +1  395     SSCBEN   BIT    SSCCON.11
 FFB2.12              +1  396     SSCBSY   BIT    SSCCON.12
 FFB2.14              +1  397     SSCMS    BIT    SSCCON.14
 FFB2.15              +1  398     SSCEN    BIT    SSCCON.15
 FF72.7               +1  399     SSCTIR   BIT    SSCTIC.7
 FF72.6               +1  400     SSCTIE   BIT    SSCTIC.6
 FF74.7               +1  401     SSCRIR   BIT    SSCRIC.7
 FF74.6               +1  402     SSCRIE   BIT    SSCRIC.6
 FF76.7               +1  403     SSCEIR   BIT    SSCEIC.7
 FF76.6               +1  404     SSCEIE   BIT    SSCEIC.6
                      +1  405     
                      +1  406     ;* GPT1, GPT2 *
 FE4A                 +1  407     CAPREL   DEFR   0FE4AH
 FF6A                 +1  408     CRIC     DEFR   0FF6AH
 FE40                 +1  409     T2       DEFR   0FE40H
 FF40                 +1  410     T2CON    DEFR   0FF40H
 FF60                 +1  411     T2IC     DEFR   0FF60H
 FE42                 +1  412     T3       DEFR   0FE42H
 FF42                 +1  413     T3CON    DEFR   0FF42H
 FF62                 +1  414     T3IC     DEFR   0FF62H
 FE44                 +1  415     T4       DEFR   0FE44H
 FF44                 +1  416     T4CON    DEFR   0FF44H
 FF64                 +1  417     T4IC     DEFR   0FF64H
 FE46                 +1  418     T5       DEFR   0FE46H
 FF46                 +1  419     T5CON    DEFR   0FF46H
 FF66                 +1  420     T5IC     DEFR   0FF66H
 FE48                 +1  421     T6       DEFR   0FE48H
 FF48                 +1  422     T6CON    DEFR   0FF48H
 FF68                 +1  423     T6IC     DEFR   0FF68H
 FEAE                 +1  424     WDT      DEFR   0FEAEH
 FFAE                 +1  425     WDTCON   DEFR   0FFAEH
 FF6A.6               +1  426     CRIE     BIT    CRIC.6
 FF6A.7               +1  427     CRIR     BIT    CRIC.7
 FF40.6               +1  428     T2R      BIT    T2CON.6
 FF40.7               +1  429     T2UD     BIT    T2CON.7
 FF40.8               +1  430     T2UDE    BIT    T2CON.8
 FF60.6               +1  431     T2IE     BIT    T2IC.6
 FF60.7               +1  432     T2IR     BIT    T2IC.7
 FF42.6               +1  433     T3R      BIT    T3CON.6
 FF42.7               +1  434     T3UD     BIT    T3CON.7
 FF42.8               +1  435     T3UDE    BIT    T3CON.8
 FF42.9               +1  436     T3OE     BIT    T3CON.9
 FF42.10              +1  437     T3OTL    BIT    T3CON.10
 FF62.6               +1  438     T3IE     BIT    T3IC.6
 FF62.7               +1  439     T3IR     BIT    T3IC.7
 FF44.6               +1  440     T4R      BIT    T4CON.6
 FF44.7               +1  441     T4UD     BIT    T4CON.7
 FF44.8               +1  442     T4UDE    BIT    T4CON.8
 FF64.6               +1  443     T4IE     BIT    T4IC.6
 FF64.7               +1  444     T4IR     BIT    T4IC.7
 FF46.6               +1  445     T5R      BIT    T5CON.6
 FF46.7               +1  446     T5UD     BIT    T5CON.7
 FF46.8               +1  447     T5UDE    BIT    T5CON.8
 FF46.14              +1  448     T5CLR    BIT    T5CON.14
 FF46.15              +1  449     T5SC     BIT    T5CON.15
 FF66.6               +1  450     T5IE     BIT    T5IC.6
 FF66.7               +1  451     T5IR     BIT    T5IC.7
 FF48.6               +1  452     T6R      BIT    T6CON.6
 FF48.7               +1  453     T6UD     BIT    T6CON.7
 FF48.8               +1  454     T6UDE    BIT    T6CON.8
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE     8

 FF48.9               +1  455     T6OE     BIT    T6CON.9
 FF48.10              +1  456     T6OTL    BIT    T6CON.10
 FF48.15              +1  457     T6SR     BIT    T6CON.15
 FF68.6               +1  458     T6IE     BIT    T6IC.6
 FF68.7               +1  459     T6IR     BIT    T6IC.7
 FFC4.0               +1  460     T0IN     BIT    P3.0
 FFC4.7               +1  461     T2IN     BIT    P3.7
 FFC4.6               +1  462     T3IN     BIT    P3.6
 FFC4.5               +1  463     T4IN     BIT    P3.5
 FFA2.13              +1  464     T5IN     BIT    P5.13;
 FFA2.12              +1  465     T6IN     BIT    P5.12;
 FFA2.15              +1  466     T2EUD    BIT    P5.15;
 FFC4.4               +1  467     T3EUD    BIT    P3.4;
 FFA2.14              +1  468     T4EUD    BIT    P5.14
 FFA2.11              +1  469     T5EUD    BIT    P5.11
 FFC4.4               +1  470     T3EUD    BIT    P3.4
 FFC4.3               +1  471     T3OUT    BIT    P3.3
 FFC4.2               +1  472     CAPIN    BIT    P3.2
 FFC4.1               +1  473     T6OUT    BIT    P3.1
 FFAE.0               +1  474     WDTIN    BIT    WDTCON.0
 FFAE.1               +1  475     WDTR     BIT    WDTCON.1
                      +1  476     
                      +1  477     ;* PWM Module *
 FF30                 +1  478     PWMCON0  DEFR   0FF30H
 FF32                 +1  479     PWMCON1  DEFR   0FF32H
 FE30                 +1  480     PW0      DEFR   0FE30H
 FE32                 +1  481     PW1      DEFR   0FE32H
 FE34                 +1  482     PW2      DEFR   0FE34H
 FE36                 +1  483     PW3      DEFR   0FE36H
 F17E                 +1  484     PWMIC    DEFR   0F17EH
 F030                 +1  485     PT0      DEFR   0F030H
 F032                 +1  486     PT1      DEFR   0F032H
 F034                 +1  487     PT2      DEFR   0F034H
 F036                 +1  488     PT3      DEFR   0F036H
 F038                 +1  489     PP0      DEFR   0F038H
 F03A                 +1  490     PP1      DEFR   0F03AH
 F03C                 +1  491     PP2      DEFR   0F03CH
 F03E                 +1  492     PP3      DEFR   0F03EH
 FF30.0               +1  493     PTR0     BIT    PWMCON0.0
 FF30.1               +1  494     PTR1     BIT    PWMCON0.1
 FF30.2               +1  495     PTR2     BIT    PWMCON0.2
 FF30.3               +1  496     PTR3     BIT    PWMCON0.3
 FF30.4               +1  497     PTI0     BIT    PWMCON0.4
 FF30.5               +1  498     PTI1     BIT    PWMCON0.5
 FF30.6               +1  499     PTI2     BIT    PWMCON0.6
 FF30.7               +1  500     PTI3     BIT    PWMCON0.7
 FF30.8               +1  501     PIE0     BIT    PWMCON0.8
 FF30.9               +1  502     PIE1     BIT    PWMCON0.9
 FF30.10              +1  503     PIE2     BIT    PWMCON0.10
 FF30.11              +1  504     PIE3     BIT    PWMCON0.11
 FF30.12              +1  505     PIR0     BIT    PWMCON0.12
 FF30.13              +1  506     PIR1     BIT    PWMCON0.13
 FF30.14              +1  507     PIR2     BIT    PWMCON0.14
 FF30.15              +1  508     PIR3     BIT    PWMCON0.15
 FF32.0               +1  509     PEN0     BIT    PWMCON1.0
 FF32.1               +1  510     PEN1     BIT    PWMCON1.1
 FF32.2               +1  511     PEN2     BIT    PWMCON1.2
 FF32.3               +1  512     PEN3     BIT    PWMCON1.3
 FF32.4               +1  513     PM0      BIT    PWMCON1.4
 FF32.5               +1  514     PM1      BIT    PWMCON1.5
 FF32.6               +1  515     PM2      BIT    PWMCON1.6
 FF32.7               +1  516     PM3      BIT    PWMCON1.7
 FF32.12              +1  517     PB01     BIT    PWMCON1.12
 FF32.14              +1  518     PS2      BIT    PWMCON1.14
 FF32.15              +1  519     PS3      BIT    PWMCON1.15
 F17E.7               +1  520     PWMIR    BIT    PWMIC.7
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE     9

 F17E.6               +1  521     PWMIE    BIT    PWMIC.6
                      +1  522     
                      +1  523     ; SYSCON2 and SYSCON3 (only in some devices)
 F1D0                 +1  524     SYSCON2  DEFR   0F1D0H
 F1D0.6               +1  525     RCS      BIT    SYSCON2.6
 F1D0.7               +1  526     SCS      BIT    SYSCON2.7
 F1D0.15              +1  527     CLKLOCK  BIT    SYSCON2.15
 F1D4                 +1  528     SYSCON3  DEFR   0F1D4H
 F1D4.0               +1  529     ADCDIS   BIT    SYSCON3.0
 F1D4.1               +1  530     ASC0DIS  BIT    SYSCON3.1
 F1D4.2               +1  531     SSCDIS   BIT    SYSCON3.2
 F1D4.3               +1  532     GPT1DIS  BIT    SYSCON3.3
 F1D4.4               +1  533     GPT2DIS  BIT    SYSCON3.4
 F1D4.5               +1  534     FMDIS    BIT    SYSCON3.5
 F1D4.6               +1  535     CC1DIS   BIT    SYSCON3.6
 F1D4.7               +1  536     CC2DIS   BIT    SYSCON3.7
 F1D4.9               +1  537     PWMDIS   BIT    SYSCON3.9
 F1D4.10              +1  538     ASC1DIS  BIT    SYSCON3.10
 F1D4.11              +1  539     I2CDIS   BIT    SYSCON3.11
 F1D4.13              +1  540     CAN1DIS  BIT    SYSCON3.13
 F1D4.14              +1  541     CAN2DIS  BIT    SYSCON3.14
 F1D4.15              +1  542     PCDDIS   BIT    SYSCON3.15
                      +1  543     
                      +1  544     ;* X-Peripherals *
 F186                 +1  545     XP0IC    DEFR   0F186H
 F18E                 +1  546     XP1IC    DEFR   0F18EH
 F196                 +1  547     XP2IC    DEFR   0F196H
 F19E                 +1  548     XP3IC    DEFR   0F19EH
 F186.7               +1  549     XP0IR    BIT    XP0IC.7
 F186.6               +1  550     XP0IE    BIT    XP0IC.6
 F18E.7               +1  551     XP1IR    BIT    XP1IC.7
 F18E.6               +1  552     XP1IE    BIT    XP1IC.6
 F196.7               +1  553     XP2IR    BIT    XP2IC.7
 F196.6               +1  554     XP2IE    BIT    XP2IC.6
 F19E.7               +1  555     XP3IR    BIT    XP3IC.7
 F19E.6               +1  556     XP3IE    BIT    XP3IC.6
                      +1  557     
                          558     ;
                          559     ;-----------------------------------------------------------------------------
                          560     ;  This file is part of the C166 Compiler package
                          561     ;  Copyright KEIL ELEKTRONIK GmbH 1993 - 1999
                          562     ;-----------------------------------------------------------------------------
                          563     ;  BOOT167.A66:  This code is executed after processor reset when the
                          564     ;                bootstrap mode is enabled and provides the initialization
                          565     ;                of the 80C167 processor and downloading of MONITOR167.
                          566     ;
                          567     ;-----------------------------------------------------------------------------
                          568     ;
                          569     ; Definitions for SYSCON and BUSCON0 Register:
                          570     ; --------------------------------------------
                          571     $INCLUDE (CONFIG.INC)
                      +1  572     ;------------------------------------------------------------------------------
                      +1  573     ;  This file defines the Monitor Configuration Parameters
                      +1  574     ;  Copyright KEIL ELEKTRONIK GmbH 1993 - 1999
                      +1  575     ;  Version 4.00
                      +1  576     ;------------------------------------------------------------------------------
                      +1  577     ;
                      +1  578     ; Definitions of Monitor Parameters
                      +1  579     ; ---------------------------------
                      +1  580     ;
                      +1  581     ; DATA_START: Defines the Start Address for the Monitor Data Area
                      +1  582     ;             Monitor uses 512 Bytes RAM starting at this location.
                      +1  583      ; set to 0FEA00H for Target "Bootstrap" 
                      +1  584     ;                              ; set to 0FFE00H for Targets "UART ASC0" and "Simulated
                                   Serial"
                      +1  585     ;
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    10

                      +1  586     ; CODE_START: Defines the Start Address for the Monitor Code Area
                      +1  587     ;             Monitor requires 6KB for program code starting at this location.
                      +1  588      ; set to 0FEC00H for Target "Bootstrap" 
                      +1  589     ;                              ; set to 0200000H for Targets "UART ASC0" and "Simulate
                                  d Serial"
                      +1  590     ;
                      +1  591     ; VECTAB: Defines the Interrupt Vector Address relocation 
                      +1  592     ; Notes: This setting is ONLY relevant, if CODE_START is 0.  Locate interrupts
                      +1  593     ;        in your target application to the same address with uVision2
                      +1  594     ;        Project-Options for Target-L166 Misc-Interrupt Vector Table Address
                      +1  595     ;        (generates the L166 VECTAB directive).
                      +1  596              ; default Address 0x8000
                      +1  597     ;
                      +1  598     ; BAUDRATE: Defines the communication Baudrate for NON-BOOTSTRAP Mode.
                      +1  599     ; Notes: For SIMULATED SERIAL MODE the max. Baudrate is 38400bps @20MHz Clock.
                      +1  600     ;        Use the default baudrate first, before you check higher baudrates.
                      +1  601     ;        This setting is not relevant when you are using BOOTSTRAP Mode.
                      +1  602     ;        You may set BAUDRATE to 0 to enable automatic baudrate detection.
                      +1  603     ;        Automatic baudrate detection does not work for the SIMULATED SERIAL MODE.
 4B00                 +1  604     BAUDRATE     EQU   19200     ; default Baudrate is 9600 bps.
                      +1  605     ;
                      +1  606     ; CPU_CLOCK: Defines the internal CPU Clock frequency
                      +1  607     ; Notes: The internal Clock might be different from the XTAL frequency, due
                      +1  608     ;        to on-chip PLL.  This setting is not relevant for BOOTSTRAP Mode.
 01312D00             +1  609     CPU_CLOCK    EQU   20000000 ; default clock for most chips is 20MHz
                      +1  610     ;
                      +1  611     ;------------------------------------------------------------------------------
                      +1  612     ;
                      +1  613     ; Definitions for SYSCON and BUSCON0 Register:
                      +1  614     ; --------------------------------------------
                      +1  615     ;
                      +1  616     ; MCTC0: Memory Cycle Time (BUSCON0.0 .. BUSCON0.3):
                      +1  617     ; Note: if RDYEN0 == 1 a maximum number of 7 waitstates can be selected
 0001                 +1  618     _MCTC0   EQU    1       ; Memory wait states is 1 (MCTC0 field = 0EH).
                      +1  619     ;                       ; (Reset Value = 15 additional state times)
                      +1  620     ;
                      +1  621     ; RWDC0: Read/Write Signal Delay (BUSCON0.4):
 0000                 +1  622     _RWDC0   EQU    0       ; 0 = Delay Time     0.5 States (Reset Value)  
                      +1  623     ;                       ; 1 = No Delay Time  0   States
                      +1  624     ;
                      +1  625     ; MTTC0: Memory Tri-state Time (BUSCON0.5):
 0001                 +1  626     _MTTC0   EQU    1       ; 0 = Delay Time     0.5 States (Reset Value)
                      +1  627     ;                       ; 1 = No Delay Time  0   States
                      +1  628     ;
                      +1  629     $SET (BTYP_ENABLE = 0)  ; 0 = BTYP0 and BUSACT0 is set according to the level
                      +1  630                             ;     at pins P0L.6 and P0L.7 during reset.
                      +1  631                             ; 1 = the following _BTYP0 and _BUSACT0 values are
                      +1  632                             ;     written to BTYP0 and BUSACT0
                      +1  633     
                      +1  634     ; BTYP0: External Bus Configuration Control (BUSCON0.6 .. BUSCON0.7):
 0002                 +1  635     _BTYP0   EQU    2       ; 0 = 8 Bit Non Multiplexed
                      +1  636     ;                       ; 1 = 8 Bit Multiplexed
                      +1  637     ;                       ; 2 = 16 Bit Non Multiplexed
                      +1  638     ;                       ; 3 = 16 Bit Multiplexed
                      +1  639     ;
                      +1  640     ; ALECTL0: ALE Lengthening Control Bit (BUSCON0.9):
 0000                 +1  641     _ALECTL0 EQU    0       ; see data sheet for description
                      +1  642     ;
                      +1  643     ; BUSACT0: Bus Active Control Bit (BUSCON0.10):
 0001                 +1  644     _BUSACT0 EQU    1       ; = 0 external bus disabled
                      +1  645                             ; = 1 external bus enabled
                      +1  646     ;
                      +1  647     ; RDYEN0: READY# Input Enable control bit (BUSCON0.12):
 0000                 +1  648     _RDYEN0  EQU    0       ; 0 = READY# function disabled  (Reset Value)
                      +1  649     ;                       ; 1 = READY# function enabled
                      +1  650     ;
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    11

                      +1  651     ; RDY_AS0: Synchronous / Asynchronous READY# Input (BUSCON0.3):
                      +1  652     ; Note: This bit is only valid if _RDYEN0 == 1.
 0000                 +1  653     _RDY_AS0 EQU    0       ; 0 = synchronous READY# input
                      +1  654     ;                       ; 1 = asynchronous READY# input
                      +1  655     ;
                      +1  656     ; CSREN0: Read Chip Select Enable bit (BUSCON0.14, only in some devices):
 0000                 +1  657     _CSREN0  EQU    0       ; 0 = CS0# is independent of read command (RD#)
                      +1  658     ;                       ; 1 = CS0# is generated for the duration of read
                      +1  659     ;
                      +1  660     ; CSWEN0: Write Chip Select Enable bit (BUSCON0.15, only in some devices):
 0000                 +1  661     _CSWEN0  EQU    0       ; 0 = CS0# is independent of write command (WR#)
                      +1  662     ;                       ; 1 = CS0# is generated for the duration of write
                      +1  663     ;
                      +1  664     ; XPERSHARE: XBUS Peripheral Share Mode Control (SYSCON.0)
 0000                 +1  665     _XPERSHARE EQU 0        ; 0 = External accesses to XBUS peripherals disabled
                      +1  666     ;                       ; 1 = XBUS accessible via external BUS in hold mode
                      +1  667     ;
                      +1  668     ; VISIBLE: Visible Mode Control (SYSCON.1)
 0000                 +1  669     _VISIBLE EQU 0          ; 0 = Accesses to XBUS are done internally
                      +1  670     ;                       ; 1 = XBUS accesses are made visible on external pins
                      +1  671     ;
                      +1  672     ; XPEN: XRAM & XBUS Peripheral Enable Control Bit (SYSCON.2)
 0001                 +1  673     _XPEN   EQU     1       ; 0 = access to on-chip XRAM & XBUS disable => EXT.BUS
                      +1  674     ;                       ; 1 = on-chip XRAM & XBUS is accessed
                      +1  675     ;
                      +1  676     ; BDRSTEN: Bidirectional Reset Enable Bit (SYSCON.3, only in some devices)
 0000                 +1  677     _BDRSTEN EQU    0       ; 0 = Pin RSTIN# is an input only
                      +1  678     ;                       ; 1 = RSTIN# is pulled low during internal reset
                      +1  679     ;
                      +1  680     $SET (OWDDIS_ENABLE = 0); 0 = OWDDIS is set according to the inverted level
                      +1  681     ;                       ;     at pin RD\ duirng reset.
                      +1  682     ;                       ; 1 = the following _OWDDIS value is
                      +1  683     ;                       ;     written to OWDDIS in the SYSCON register
                      +1  684     ; OWDDIS: Oscillator Watchdog Disable Bit (SYSCON.4, only in some devices)
 0000                 +1  685     _OWDDIS EQU     0       ; 0 = the on-chip oscillator watchdog is enabled 
                      +1  686     ;                       ; 1 = the on-chip oscillator watchdog is disabled
                      +1  687     ;
                      +1  688     ; PWDCFG: Power Down Mode Configuration Bit (SYSCON.5, only in some devices)
 0000                 +1  689     _PWDCFG EQU     0       ; 0 = Power Down mode can be left via reset
                      +1  690     ;                       ; 1 = Power Down mode left via ext. or RTC interrupt
                      +1  691     ;
                      +1  692     ; CSCFG: Chip Select Configuration Control (SYSCON.6, only in some devices)
 0000                 +1  693     _CSCFG  EQU     0       ; 0 = Latched CS mode; CS signals are latch internally
                      +1  694     ;                       ; 1 = Unlatched CS mode
                      +1  695     ; 
                      +1  696     $SET (WRCFG_ENABLE = 0) ; 0 = WRCFG is set according to the level at
                      +1  697     ;                       ;     pin P0H.0 during reset.
                      +1  698     ;                       ; 1 = the following _WRCFG value is
                      +1  699     ;                       ;     written to WRCFG in the SYSCON register
                      +1  700     ; WRCFG: Write Configuration Control Bit (SYSCON.7):
 0001                 +1  701     _WRCFG   EQU    1       ; 0 = Normal configuration of WR# and BHE#
                      +1  702     ;                       ; 1 = WR# pin acts as WRL#, BHE# pin acts as WRH#
                      +1  703     ;
                      +1  704     ; CLKEN: System Clock Output Enable bit (SYSCON.8):
 0000                 +1  705     _CLKEN  EQU     0       ; 0 = disabled    (Reset Value)
                      +1  706     ;                       ; 1 = enabled
                      +1  707     ;
                      +1  708     ; BYTDIS: Byte High Enable pin control bit (SYSCON.9):
 0000                 +1  709     _BYTDIS EQU     0       ; 0 = enabled     (Reset Value)
                      +1  710     ;                       ; 1 = disabled
                      +1  711     ;
                      +1  712     ; ROMEN: Internal ROM Access Enable is read only (SYSCON.10):
 0000                 +1  713     _ROMEN  EQU     0       ; 0 = Internal ROM disabled
                      +1  714                             ; 1 = Internal ROM enabled
                      +1  715     ;
                      +1  716     ; SGTDIS: Segmentation Disable control bit (SYSCON.11):
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    12

 0000                 +1  717     _SGTDIS EQU     0       ; 0 = Segmentation enabled (Reset Value)
                      +1  718                             ; 1 = Segmentation disabled
                      +1  719     ;
                      +1  720     ; ROMS1: ROM Segment Mapping Control Bit (SYSCON.12):
 0000                 +1  721     _ROMS1  EQU     0       ; _ROMS1 = 0 Internal ROM mapped to segment 0
                      +1  722     ;                       ; _ROMS1 = 1 Internal ROM mapped to segment 1
                      +1  723     ;
                      +1  724     ; STKSZ: Maximum System Stack Size selection  (SYSCON.13 .. SYSCON.15)
                      +1  725     ;  Defines the system stack space which is used by CALL/RET and PUSH/POP
                      +1  726     ;  instructions.  This system stack selectino must be identical with
                      +1  727     ;  the selection in your START167.A66 file.
                      +1  728     $SET (STK_SIZE = 7)
                      +1  729     ;     System stack sizes:
                      +1  730     ;       0 = 256 words (Reset Value)
                      +1  731     ;       1 = 128 words
                      +1  732     ;       2 =  64 words
                      +1  733     ;       3 =  32 words
                      +1  734     ;       4 = 512 words
                      +1  735     ;       5 = not implemented
                      +1  736     ;       6 = not implemented
                      +1  737     ;       7 = no wrapping (entire internal RAM use as STACK)
                      +1  738     ;-----------------------------------------------------------------------------
                      +1  739     ; Initialization for XPERCON register (available on some derivatives only)
                      +1  740     ;
                      +1  741     ; INIT_XPERCON: Init XPERCON register available on some devices
                      +1  742     ; --- Set INIT_XPERCON = 1 to initilize the XPERCON register
                      +1  743     $SET (INIT_XPERCON = 0)
                      +1  744     ;
                      +1  745     ; --- XPERCON values
                      +1  746     ;
                      +1  747     ; V_CAN1: make CAN1 address range 0xEF00 .. 0xEFFF visible (XPERCON.0)
 0001                 +1  748     _V_CAN1    EQU     1       ; 0 = CAN1 is not visible on the XBUS
                      +1  749     ;                          ; 1 = CAN1 is visible on the XBUS (default)
                      +1  750     ;
                      +1  751     ; V_CAN2: make CAN2 address range 0xEE00 .. 0xEEFF visible (XPERCON.1)
 0000                 +1  752     _V_CAN2    EQU     0       ; 0 = CAN2 is not visible on the XBUS (default)
                      +1  753     ;                          ; 1 = CAN2 is visible on the XBUS
                      +1  754     ;
                      +1  755     ; V_XRAM2: make 2KB XRAM address range 0xE000 .. 0xE7FF visible (XPERCON.10)
 0001                 +1  756     _V_XRAM2   EQU     1       ; 0 = 2KB XRAM is not visible on the XBUS
                      +1  757     ;                          ; 1 = 2KB XRAM is visible on the XBUS (default)
                      +1  758     ;
                      +1  759     ; V_XRAM6: make 6KB XRAM address range 0xC000 .. 0xD7FF visible (XPERCON.11)
 0000                 +1  760     _V_XRAM6   EQU     0       ; 0 = 6KB XRAM is not visible on the XBUS (default)
                      +1  761     ;                          ; 1 = 6KB XRAM is visible on the XBUS
                      +1  762     ;
                      +1  763     ; V_XFLASH: make 4KB XFLASH address range 0x8000 .. 0x8FFF visible (XPERCON.14)
 0000                 +1  764     _V_XFLASH  EQU     0       ; 0 = 4KB XFLASH is not visible on the XBUS (default)
                      +1  765     ;                          ; 1 = 4KB XFLASH is visible on the XBUS
                      +1  766     ;
                      +1  767     ;------------------------------------------------------------------------------
                      +1  768     ;
                      +1  769     ; Initialization for SYSCON2 and SYSCON3 (available on some derivatives only)
                      +1  770     ; Note: The SYSCON2 and SYSCON3 bits may be different in some derivatives.
                      +1  771     ;       Check the values carefully!
                      +1  772     ;
                      +1  773     ; ADVANCED_SYSCON: Init SYSCON2 and SYSCON3 register available on some devices
                      +1  774     ; --- Set ADVANCE_SYSCON = 1 to initilize SYSCON2 and SYSCON3
                      +1  775     $SET (ADVANCED_SYSCON = 0)
                      +1  776     ;
                      +1  777     ; --- SYSCON2 values
                      +1  778     ;
                      +1  779     ; PDCON: Power Down Control (during power down mode) (SYSCON2.4 .. SYSCON2.5)
 0000                 +1  780     _PDCON  EQU     0       ; 0 = RTC On,  Ports On  (default after Reset)
                      +1  781     ;                       ; 1 = RTC On,  Ports Off
                      +1  782     ;                       ; 2 = RTC Off, Ports On
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    13

                      +1  783     ;                       ; 3 = RTC Off, Ports Off
                      +1  784     ;
                      +1  785     ; RTS: RTC Clock Source (not affected by a reset) (SYSCON2.6)
 0000                 +1  786     _RTS    EQU     0       ; 0 = Main oscillator
                      +1  787     ;                       ; 1 = Auxiliary oscillator (if available)
                      +1  788     ;
                      +1  789     ; SCS: SDD Clock Source (not affected by a reset) (SYSCON2.7)
 0000                 +1  790     _SCS    EQU     0       ; 0 = Main oscillator
                      +1  791     ;                       ; 1 = Auxiliary oscillator (if available)
                      +1  792     ;
                      +1  793     ; CLKCON: Clock State Control (SYSCON2.8 .. SYSCON2.9)
 0000                 +1  794     _CLKCON EQU     0       ; 0 = Running on configured basic frequency
                      +1  795     ;                       ; 1 = Running on slow down frequency, PLL ON
                      +1  796     ;                       ; 2 = Running on slow down frequency, PLL OFF
                      +1  797     ;                       ; 3 = reserved
                      +1  798     ;
                      +1  799     ; CLKREL: Reload Counter Value for Slowdown Devider (SYSCON2.10 .. SYSCON2.14)
 0000                 +1  800     _CLKREL EQU     0       ; possible values are 0 .. 31
                      +1  801     ;
                      +1  802     ;
                      +1  803     ; --- SYSCON3 values: disable on-chip peripherals
                      +1  804     ;
 0000                 +1  805     _ADCDIS  EQU    0       ; 1 = disable Analog/Digital Converter    (SYSCON3.0)
 0000                 +1  806     _ASC0DIS EQU    0       ; 1 = disable UART ASC0                   (SYSCON3.1)
 0000                 +1  807     _SSCDIS  EQU    0       ; 1 = disable Synchronus Serial Cnl SSC   (SYSCON3.2)
 0000                 +1  808     _GPTDIS  EQU    0       ; 1 = disable Timer Block GPT             (SYSCON3.3)
                      +1  809                             ; reserved                                (SYSCON3.4)
 0000                 +1  810     _FMDIS   EQU    0       ; 1 = disable on-chip Flash Memory Module (SYSCON3.5)
 0000                 +1  811     _CC1DIS  EQU    0       ; 1 = disable CAPCOM Unit 1               (SYSCON3.6)
 0000                 +1  812     _CC2DIS  EQU    0       ; 1 = disable CAPCOM Unit 2               (SYSCON3.7)
 0000                 +1  813     _CC6DIS  EQU    0       ; 1 = disable CAPCOM Unit 6               (SYSCON3.8)
 0000                 +1  814     _PWMDIS  EQU    0       ; 1 = disable Pulse Width Modulation Unit (SYSCON3.9)
 0000                 +1  815     _ASC1DIS EQU    0       ; 1 = disable UART ASC1                   (SYSCON3.10)
 0000                 +1  816     _I2CDIS  EQU    0       ; 1 = disable I2C Bus Module              (SYSCON3.11)
                      +1  817     ;                       ; reserved                                (SYSCON3.12)
 0000                 +1  818     _CAN1DIS EQU    0       ; 1 = disable on-chip CAN Module 1        (SYSCON3.13)
 0000                 +1  819     _CAN2DIS EQU    0       ; 1 = disable on-chip CAN Module 2        (SYSCON3.14)
 0000                 +1  820     _PCDDIS  EQU    0       ; 1 = disable Peripheral Clock Driver     (SYSCON3.15)
                      +1  821     ;
                      +1  822     ;------------------------------------------------------------------------------
                      +1  823     ;
                      +1  824     ; BUSCON1/ADDRSEL1 .. BUSCON4/ADDRSEL4 Initialization
                      +1  825     ; ===================================================
                      +1  826     ;
                      +1  827     ;
                      +1  828     ; BUSCON1/ADDRSEL1
                      +1  829     ; --- Set BUSCON1 = 1 to initialize the BUSCON1/ADDRSEL1 registers
                      +1  830     $SET (BUSCON1 = 1)
                      +1  831     ;
                      +1  832     ; Define the start address and the address range of Chip Select 1 (CS1#) 
                      +1  833     ; This values are used to set the ADDRSEL1 register
                      +1  834          ; Set CS1# Start Address (default 100000H)
                      +1  835            ; Set CS1# Range (default 1024K = 1MB)
                      +1  836     ;  
                      +1  837     ; MCTC1: Memory Cycle Time (BUSCON1.0 .. BUSCON1.3):
                      +1  838     ; Note: if RDYEN1 == 1 a maximum number of 7 waitstates can be selected
 0001                 +1  839     _MCTC1   EQU    1       ; Memory wait states is 1 (MCTC1 field = 0EH).
                      +1  840     ;
                      +1  841     ; RWDC1: Read/Write Signal Delay (BUSCON1.4):
 0000                 +1  842     _RWDC1   EQU    0       ; 0 = Delay Time     0.5 States
                      +1  843     ;                       ; 1 = No Delay Time  0   States
                      +1  844     ;
                      +1  845     ; MTTC1: Memory Tri-state Time (BUSCON1.5):
 0001                 +1  846     _MTTC1   EQU    1       ; 0 = Delay Time     0.5 States
                      +1  847     ;                       ; 1 = No Delay Time  0   States
                      +1  848     ;
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    14

                      +1  849     ; BTYP1: External Bus Configuration Control (BUSCON1.6 .. BUSCON1.7):
 0002                 +1  850     _BTYP1   EQU    2       ; 0 = 8 Bit Non Multiplexed
                      +1  851     ;                       ; 1 = 8 Bit Multiplexed
                      +1  852     ;                       ; 2 = 16 Bit Non Multiplexed
                      +1  853     ;                       ; 3 = 16 Bit Multiplexed
                      +1  854     ;
                      +1  855     ; ALECTL1: ALE Lengthening Control Bit (BUSCON1.9):
 0000                 +1  856     _ALECTL1 EQU    0       ; see data sheet for description
                      +1  857     ;
                      +1  858     ; BUSACT1: Bus Active Control Bit (BUSCON1.10):
 0001                 +1  859     _BUSACT1 EQU    1       ; = 0 external (ADDRSEL1) bus disabled
                      +1  860                             ; = 1 external (ADDRSEL1) bus enabled
                      +1  861     ;
                      +1  862     ; RDYEN1: READY# Input Enable control bit (BUSCON1.12):
 0000                 +1  863     _RDYEN1  EQU    0       ; 0 = READY# function disabled
                      +1  864     ;                       ; 1 = READY# function enabled
                      +1  865     ;
                      +1  866     ; RDY_AS1: Synchronous / Asynchronous READY# Input (BUSCON1.3):
                      +1  867     ; Note: This bit is only valid if _RDYEN1 == 1.
 0000                 +1  868     _RDY_AS1 EQU    0       ; 0 = synchronous READY# input
                      +1  869     ;                       ; 1 = asynchronous READY# input
                      +1  870     ;
                      +1  871     ; CSREN1: Read Chip Select Enable bit (BUSCON1.14):
 0000                 +1  872     _CSREN1  EQU    0       ; 0 = CS1# is independent of read command (RD#)
                      +1  873     ;                       ; 1 = CS1# is generated for the duration of read
                      +1  874     ;
                      +1  875     ; CSWEN1: Write Chip Select Enable bit (BUSCON1.15):
 0000                 +1  876     _CSWEN1  EQU    0       ; 0 = CS1# is independent of write command (WR#)
                      +1  877     ;                       ; 1 = CS1# is generated for the duration of write
                      +1  878     ;
                      +1  879     ;
                      +1  880     ; BUSCON2/ADDRSEL2
                      +1  881     ; --- Set BUSCON2 = 1 to initialize the BUSCON2/ADDRSEL2 registers
                      +1  882     $SET (BUSCON2 = 1)
                      +1  883     ;
                      +1  884     ; Define the start address and the address range of Chip Select 2 (CS2#) 
                      +1  885     ; This values are used to set the ADDRSEL2 register
                      +1  886          ; Set CS2# Start Address (default 200000H)
                      +1  887            ; Set CS2# Range (default 1024K = 1MB)
                      +1  888     ;  
                      +1  889     ; MCTC2: Memory Cycle Time (BUSCON2.0 .. BUSCON2.3):
                      +1  890     ; Note: if RDYEN2 == 1 a maximum number of 7 waitstates can be selected
 0001                 +1  891     _MCTC2   EQU    1       ; Memory wait states is 1 (MCTC2 field = 0EH).
                      +1  892     ;
                      +1  893     ; RWDC2: Read/Write Signal Delay (BUSCON2.4):
 0000                 +1  894     _RWDC2   EQU    0       ; 0 = Delay Time     0.5 States
                      +1  895     ;                       ; 1 = No Delay Time  0   States
                      +1  896     ;
                      +1  897     ; MTTC2: Memory Tri-state Time (BUSCON2.5):
 0001                 +1  898     _MTTC2   EQU    1       ; 0 = Delay Time     0.5 States
                      +1  899     ;                       ; 1 = No Delay Time  0   States
                      +1  900     ;
                      +1  901     ; BTYP2: External Bus Configuration Control (BUSCON2.6 .. BUSCON2.7):
 0000                 +1  902     _BTYP2   EQU    0       ; 0 = 8 Bit Non Multiplexed                     ;Achtung !!! w
                                  ar auf 2
                      +1  903     ;                       ; 1 = 8 Bit Multiplexed
                      +1  904     ;                       ; 2 = 16 Bit Non Multiplexed
                      +1  905     ;                       ; 3 = 16 Bit Multiplexed
                      +1  906     ;
                      +1  907     ; ALECTL2: ALE Lengthening Control Bit (BUSCON2.9):
 0000                 +1  908     _ALECTL2 EQU    0       ; see data sheet for description
                      +1  909     ;
                      +1  910     ; BUSACT2: Bus Active Control Bit (BUSCON2.10):
 0001                 +1  911     _BUSACT2 EQU    1       ; = 0 external (ADDRSEL2) bus disabled
                      +1  912                             ; = 1 external (ADDRSEL2) bus enabled
                      +1  913     ;
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    15

                      +1  914     ; RDYEN2: READY# Input Enable control bit (BUSCON2.12):
 0000                 +1  915     _RDYEN2  EQU    0       ; 0 = READY# function disabled
                      +1  916     ;                       ; 1 = READY# function enabled
                      +1  917     ;
                      +1  918     ; RDY_AS2: Synchronous / Asynchronous READY# Input (BUSCON2.3):
                      +1  919     ; Note: This bit is only valid if _RDYEN2 == 1.
 0000                 +1  920     _RDY_AS2 EQU    0       ; 0 = synchronous READY# input
                      +1  921     ;                       ; 1 = asynchronous READY# input
                      +1  922     ;
                      +1  923     ; CSREN2: Read Chip Select Enable bit (BUSCON2.14):
 0000                 +1  924     _CSREN2  EQU    0       ; 0 = CS2# is independent of read command (RD#)
                      +1  925     ;                       ; 1 = CS2# is generated for the duration of read
                      +1  926     ;
                      +1  927     ; CSWEN2: Write Chip Select Enable bit (BUSCON2.15):
 0000                 +1  928     _CSWEN2  EQU    0       ; 0 = CS2# is independent of write command (WR#)
                      +1  929     ;                       ; 1 = CS2# is generated for the duration of write
                      +1  930     ;
                      +1  931     ;
                      +1  932     ; BUSCON3/ADDRSEL3
                      +1  933     ; --- Set BUSCON3 = 1 to initialize the BUSCON3/ADDRSEL3 registers
                      +1  934     $SET (BUSCON3 = 0)
                      +1  935     ;
                      +1  936     ; Define the start address and the address range of Chip Select 3 (CS3#) 
                      +1  937     ; This values are used to set the ADDRSEL3 register
                      +1  938          ; Set CS3# Start Address (default 300000H)
                      +1  939            ; Set CS3# Range (default 1024K = 1MB)
                      +1  940     ;  
                      +1  941     ; MCTC3: Memory Cycle Time (BUSCON3.0 .. BUSCON3.3):
                      +1  942     ; Note: if RDYEN3 == 1 a maximum number of 7 waitstates can be selected
 0001                 +1  943     _MCTC3   EQU    1       ; Memory wait states is 1 (MCTC3 field = 0EH).
                      +1  944     ;
                      +1  945     ; RWDC3: Read/Write Signal Delay (BUSCON3.4):
 0000                 +1  946     _RWDC3   EQU    0       ; 0 = Delay Time     0.5 States
                      +1  947     ;                       ; 1 = No Delay Time  0   States
                      +1  948     ;
                      +1  949     ; MTTC3: Memory Tri-state Time (BUSCON3.5):
 0001                 +1  950     _MTTC3   EQU    1       ; 0 = Delay Time     0.5 States
                      +1  951     ;                       ; 1 = No Delay Time  0   States
                      +1  952     ;
                      +1  953     ; BTYP3: External Bus Configuration Control (BUSCON3.6 .. BUSCON3.7):
 0002                 +1  954     _BTYP3   EQU    2       ; 0 = 8 Bit Non Multiplexed
                      +1  955     ;                       ; 1 = 8 Bit Multiplexed
                      +1  956     ;                       ; 2 = 16 Bit Non Multiplexed
                      +1  957     ;                       ; 3 = 16 Bit Multiplexed
                      +1  958     ;
                      +1  959     ; ALECTL3: ALE Lengthening Control Bit (BUSCON3.9):
 0000                 +1  960     _ALECTL3 EQU    0       ; see data sheet for description
                      +1  961     ;
                      +1  962     ; BUSACT3: Bus Active Control Bit (BUSCON3.10):
 0001                 +1  963     _BUSACT3 EQU    1       ; = 0 external (ADDRSEL3) bus disabled
                      +1  964                             ; = 1 external (ADDRSEL3) bus enabled
                      +1  965     ;
                      +1  966     ; RDYEN3: READY# Input Enable control bit (BUSCON3.12):
 0000                 +1  967     _RDYEN3  EQU    0       ; 0 = READY# function disabled
                      +1  968     ;                       ; 1 = READY# function enabled
                      +1  969     ;
                      +1  970     ; RDY_AS3: Synchronous / Asynchronous READY# Input (BUSCON3.3):
                      +1  971     ; Note: This bit is only valid if _RDYEN3 == 1.
 0000                 +1  972     _RDY_AS3 EQU    0       ; 0 = synchronous READY# input
                      +1  973     ;                       ; 1 = asynchronous READY# input
                      +1  974     ;
                      +1  975     ; CSREN3: Read Chip Select Enable bit (BUSCON3.14):
 0000                 +1  976     _CSREN3  EQU    0       ; 0 = CS3# is independent of read command (RD#)
                      +1  977     ;                       ; 1 = CS3# is generated for the duration of read
                      +1  978     ;
                      +1  979     ; CSWEN3: Write Chip Select Enable bit (BUSCON3.15):
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    16

 0000                 +1  980     _CSWEN3  EQU    0       ; 0 = CS3# is independent of write command (WR#)
                      +1  981     ;                       ; 1 = CS3# is generated for the duration of write
                      +1  982     ;
                      +1  983     ;
                      +1  984     ; BUSCON4/ADDRSEL4
                      +1  985     ; --- Set BUSCON4 = 1 to initialize the BUSCON4/ADDRSEL4 registers
                      +1  986     $SET (BUSCON4 = 0)
                      +1  987     ;
                      +1  988     ; Define the start address and the address range of Chip Select 4 (CS4#) 
                      +1  989     ; This values are used to set the ADDRSEL4 register
                      +1  990          ; Set CS4# Start Address (default 400000H)
                      +1  991            ; Set CS4# Range (default 1024K = 1MB)
                      +1  992     ;  
                      +1  993     ; MCTC4: Memory Cycle Time (BUSCON4.0 .. BUSCON4.3):
                      +1  994     ; Note: if RDYEN4 == 1 a maximum number of 7 waitstates can be selected
 0001                 +1  995     _MCTC4   EQU    1       ; Memory wait states is 1 (MCTC4 field = 0EH).
                      +1  996     ;
                      +1  997     ; RWDC4: Read/Write Signal Delay (BUSCON4.4):
 0000                 +1  998     _RWDC4   EQU    0       ; 0 = Delay Time     0.5 States
                      +1  999     ;                       ; 1 = No Delay Time  0   States
                      +1 1000     ;
                      +1 1001     ; MTTC4: Memory Tri-state Time (BUSCON4.5):
 0001                 +1 1002     _MTTC4   EQU    1       ; 0 = Delay Time     0.5 States
                      +1 1003     ;                       ; 1 = No Delay Time  0   States
                      +1 1004     ;
                      +1 1005     ; BTYP4: External Bus Configuration Control (BUSCON4.6 .. BUSCON4.7):
 0002                 +1 1006     _BTYP4   EQU    2       ; 0 = 8 Bit Non Multiplexed
                      +1 1007     ;                       ; 1 = 8 Bit Multiplexed
                      +1 1008     ;                       ; 2 = 16 Bit Non Multiplexed
                      +1 1009     ;                       ; 3 = 16 Bit Multiplexed
                      +1 1010     ;
                      +1 1011     ; ALECTL4: ALE Lengthening Control Bit (BUSCON4.9):
 0000                 +1 1012     _ALECTL4 EQU    0       ; see data sheet for description
                      +1 1013     ;
                      +1 1014     ; BUSACT4: Bus Active Control Bit (BUSCON4.10):
 0001                 +1 1015     _BUSACT4 EQU    1       ; = 0 external (ADDRSEL4) bus disabled
                      +1 1016                             ; = 1 external (ADDRSEL4) bus enabled
                      +1 1017     ;
                      +1 1018     ; RDYEN4: READY# Input Enable control bit (BUSCON4.12):
 0000                 +1 1019     _RDYEN4  EQU    0       ; 0 = READY# function disabled
                      +1 1020     ;                       ; 1 = READY# function enabled
                      +1 1021     ;
                      +1 1022     ; RDY_AS4: Synchronous / Asynchronous READY# Input (BUSCON4.3):
                      +1 1023     ; Note: This bit is only valid if _RDYEN4 == 1.
 0000                 +1 1024     _RDY_AS4 EQU    0       ; 0 = synchronous READY# input
                      +1 1025     ;                       ; 1 = asynchronous READY# input
                      +1 1026     ;
                      +1 1027     ; CSREN4: Read Chip Select Enable bit (BUSCON4.14):
 0000                 +1 1028     _CSREN4  EQU    0       ; 0 = CS4# is independent of read command (RD#)
                      +1 1029     ;                       ; 1 = CS4# is generated for the duration of read
                      +1 1030     ;
                      +1 1031     ; CSWEN4: Write Chip Select Enable bit (BUSCON4.15):
 0000                 +1 1032     _CSWEN4  EQU    0       ; 0 = CS4# is independent of write command (WR#)
                      +1 1033     ;                       ; 1 = CS4# is generated for the duration of write
                      +1 1034     ;
                      +1 1035     ;------------------------------------------------------------------------------
                      +1 1036     
                         1037     
                         1038     
                         1039     
                         1040     
                         1041     
                         1042     
                         1043     
                         1044     
                         1045     
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    17

                         1046     
                         1047     
                         1048     
                         1049     
                         1050     
                         1051     
                         1052     
                         1053     
                         1054     
                         1055     
                         1056     
                         1057     
                         1058     
 0000                    1059     _STKSZ          SET     0
 0000                    1060     _STKSZ1         SET     0               ; size is 512 Words
                                  $IF (STK_SIZE = 0)
                                  _STKSZ1         SET     1               ; size is 256 Words
                         1063     $ENDIF
                                  $IF (STK_SIZE = 1)
                                  _STKSZ          SET     1
                                  _STKSZ1         SET     2               ; size is 128 Words
                         1067     $ENDIF
                                  $IF (STK_SIZE = 2)
                                  _STKSZ          SET     2
                                  _STKSZ1         SET     3               ; size is  64 Words
                         1071     $ENDIF
                                  $IF (STK_SIZE = 3)
                                  _STKSZ          SET     3
                                  _STKSZ1         SET     4               ; size is  32 Words
                         1075     $ENDIF
                                  $IF (STK_SIZE = 4)
                                  _STKSZ          SET     4
                         1078     $ENDIF
                                  $IF (STK_SIZE = 5)
                                  _STKSZ          SET     5
                         1081     $ENDIF
                                  $IF (STK_SIZE = 6)
                                  _STKSZ          SET     6
                         1084     $ENDIF
                         1085     $IF (STK_SIZE = 7)
 0007                    1086     _STKSZ          SET     7
                         1087     $ENDIF
                         1088     
                         1089     
                         1090     
 0001                    1091     WR_MEM          EQU     1       ; write memory
 0006                    1092     GO_COMMAND      EQU     6       ; go command
 0010                    1093     GET_MON_SUM     EQU     16      ; get monitor checksum
                         1094     
 0000                    1095     E_NOERROR       EQU     0       ; no error                     ACK
 0001                    1096     E_UNKNOWN       EQU     1       ; unknown command              len = 1
 0002                    1097     E_CHECKSUM      EQU     2       ; checksum error               len = 1
 0003                    1098     E_NORAM         EQU     3       ; no RAM at address            len = 4
                         1099     
 0002                    1100     STX             EQU     02H     ; Start of TeXt
 0005                    1101     ENQ             EQU     05H     ; ENQuiry
 0006                    1102     ACK             EQU     06H     ; ACKnowledge
 0011                    1103     DC1             EQU     11H     ; Ctrl+Q
 0015                    1104     NACK            EQU     15H     ; Negative ACKnowledge
                         1105     
                         1106     ; Historic Parameter for old CPU's
                         1107     ; BOOT960 = 0: C167 CPU with 32 Byte Bootstrap loader is used
                         1108     ; BOOT960 = 1: C167 CPU with 960 Byte Bootstrap loader is used
                         1109     $SET (BOOT960 = 0)
                         1110     
                         1111     
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    18

--------                 1112     BOOTSTRAP  SECTION CODE AT 0FA40H
                         1113     
                         1114     BOOT            PROC    NEAR
                         1115     $IF NOT (BOOT960)
0000FA40 E6F060FA        1116     START:          MOV     R0,#0FA60H              ; Start of bootstrap code
0000FA44 9AB7FE70        1117     LAB1:           JNB     S0RIC.7,LAB1            ; when CPU expects 32 Bytes
0000FA48 A400B2FE        1118                     MOVB    [R0],S0RBUF
0000FA4C 7EB7            1119                     BCLR    S0RIC.7
0000FA4E 86F0A7FB        1120                     CMPI1   R0,#ENDBOOT-1
0000FA52 3DF8            1121                     JMPR    CC_NZ,LAB1
                         1122     $ENDIF
0000FA54 A55AA5A5        1123                     DISWDT                          ; Start of bootstrap code
0000FA58 E60A00FA        1124                     MOV     STKOV,#0FA00H
0000FA5C E60B00FC        1125                     MOV     STKUN,#0FC00H
0000FA60 E60900FC        1126                     MOV     SP,#0FC00H              ; at address 0FA60H
0000FA64 E60800FC        1127                     MOV     CP,#0FC00H
0000FA68 F2D61CFF        1128                     MOV     TFR,ZEROS
0000FA6C F2881CFF        1129                     MOV     PSW,ZEROS
                         1130     
                                  $IF (INIT_XPERCON = 1)
                                  ; Improtant XPERCON must be set before SYSCON.XPEN is enabled
                                  XPERCON  DEFR 0F024H
                                  _V_XPERCON       SET     _V_CAN1 OR (_V_CAN2 << 1) OR (_V_XRAM2 << 10)
                                  _V_XPERCON      SET     _V_XPERCON OR (_V_XRAM6 << 11) OR (_V_XFLASH << 14)
                                                  EXTR    #1
                                                  MOV     XPERCON,#_V_XPERCON
                         1138     $ENDIF
                         1139     
 0020                    1140     BCON0L          SET     (_MTTC0 << 5) OR (_RWDC0 << 4)
 002E                    1141     BCON0L          SET     BCON0L OR ((NOT _MCTC0) AND 0FH)
 002E                    1142     BCON0L          SET     BCON0L AND (NOT (_RDYEN0 << 3))
 002E                    1143     BCON0L          SET     BCON0L OR (_RDY_AS0 << 3)
 0000                    1144     BCON0H          SET     (_ALECTL0 << 1) OR (_RDYEN0 << 4)
 0000                    1145     BCON0H          SET     BCON0H OR (_CSREN0 << 6) OR (_CSWEN0 << 7)
                                  $IF (BTYP_ENABLE == 1)
                                  BCON0L          SET     BCON0L OR (_BTYP0 << 6)
                                  BCON0H          SET     BCON0H OR (_BUSACT0 << 2)
                         1149     $ENDIF
                         1150     
                         1151     $IF (BTYP_ENABLE == 0)
0000FA70 0A863F2E        1152                     BFLDL   BUSCON0,#03FH,#BCON0L
0000FA74 1A8600D2        1153                     BFLDH   BUSCON0,#0D2H,#BCON0H
                                  $ELSE
                                                  BFLDL   BUSCON0,#0FFH,#BCON0L
                                                  BFLDH   BUSCON0,#0D6H,#BCON0H
                         1157     $ENDIF
 FF6F                    1158     SYS_BITS        SET     0FF6FH
                         1159     
 00E0                    1160     SYS_H           SET     (_STKSZ << 5) OR (_ROMS1 << 4) OR (_SGTDIS << 3)
 00E0                    1161     SYS_H           SET     SYS_H OR (_ROMEN << 2) OR (_BYTDIS << 1) OR _CLKEN
 0004                    1162     SYS_L           SET     _XPERSHARE OR (_VISIBLE << 1) OR (_XPEN << 2)
 0004                    1163     SYS_L           SET     SYS_L OR (_BDRSTEN << 3)
 0004                    1164     SYS_L           SET     SYS_L OR (_PWDCFG << 5) OR (_CSCFG << 6)
                                  $IF (WRCFG_ENABLE == 1)
                                  SYS_L           SET     SYS_L OR (_WRCFG << 7)
                                  SYS_BITS        SET     SYS_BITS OR 00080H
                         1168     $ENDIF
                                  $IF (OWDDIS_ENABLE == 1)
                                  SYS_L           SET     SYS_L OR (_OWDDIS << 4)
                                  SYS_BITS        SET     SYS_BITS OR 00010H
                         1172     $ENDIF
                         1173     ; Setup SYSCON Register
                         1174     
0000FA78 1A89E0FF        1175                     BFLDH   SYSCON,#HIGH SYS_BITS,#SYS_H
0000FA7C 0A896F04        1176                     BFLDL   SYSCON,#LOW  SYS_BITS,#SYS_L
                         1177     ;
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    19

                                  $IF (ADVANCED_SYSCON = 1)
                                  SYS_2           SET     (_PDCON << 4) OR (_RTS << 6) OR (_SCS << 7)
                                  SYS_2           SET     SYS_2 OR (_CLKCON << 8) OR (_CLKREL << 10)
                                  
                                  SYS_3           SET     _ADCDIS OR (_ASC0DIS << 1) OR (_SSCDIS << 2)
                                  SYS_3           SET     SYS_3 OR (_GPTDIS << 3)
                                  SYS_3           SET     SYS_3 OR (_FMDIS << 5) OR (_CC1DIS << 6) OR (_CC2DIS << 7)
                                  SYS_3           SET     SYS_3 OR (_CC6DIS << 8) OR (_PWMDIS << 9)
                                  SYS_3           SET     SYS_3 OR (_ASC1DIS << 10) OR (_I2CDIS << 11)
                                  SYS_3           SET     SYS_3 OR (_CAN1DIS << 13) OR (_CAN2DIS << 14)
                                  SYS_3           SET     SYS_3 OR (_PCDDIS << 15)
                                  
                                                  EXTR    #2
                                                  MOV     SYSCON2,#SYS_2
                                                  MOV     SYSCON3,#SYS_3
                         1193     $ENDIF
                         1194     ;
                         1195     
                         1196     $IF (BUSCON1 = 1)
 0020                    1197     BCON1           SET     (_MTTC1 << 5) OR (_RWDC1 << 4)
 002E                    1198     BCON1           SET     BCON1 OR ((NOT _MCTC1) AND 0FH)
 002E                    1199     BCON1           SET     BCON1 AND (NOT (_RDYEN1 << 3))
 00AE                    1200     BCON1           SET     BCON1 OR (_RDY_AS1 << 3)  OR (_BTYP1 << 6)
 04AE                    1201     BCON1           SET     BCON1 OR (_ALECTL1 << 9) OR (_BUSACT1 << 10)
 04AE                    1202     BCON1           SET     BCON1 OR (_RDYEN1 << 12) OR (_CSREN1 << 14)
 04AE                    1203     BCON1           SET     BCON1 OR (_CSWEN1 << 15)
                         1204     
                         1205     
                         1206     
                         1207     
                         1208     
                         1209     
                         1210     
                         1211     
                         1212     
                         1213     
                         1214     
                         1215     
                         1216     
                         1217     
                         1218     
                         1219     
                         1220     
                         1221     
                         1222     
 0008                    1223     ADDR1   EQU     08H
                         1224     
0000FA80 E60C0800        1225                     MOV     ADDRSEL1,#ADDR1 
0000FA84 E68AAE04        1226                     MOV     BUSCON1,#BCON1
                         1227     $ENDIF
                         1228     
                         1229     $IF (BUSCON2 = 1)
 0020                    1230     BCON2           SET     (_MTTC2 << 5) OR (_RWDC2 << 4)
 002E                    1231     BCON2           SET     BCON2 OR ((NOT _MCTC2) AND 0FH)
 002E                    1232     BCON2           SET     BCON2 AND (NOT (_RDYEN2 << 3))
 002E                    1233     BCON2           SET     BCON2 OR (_RDY_AS2 << 3)  OR (_BTYP2 << 6)
 042E                    1234     BCON2           SET     BCON2 OR (_ALECTL2 << 9) OR (_BUSACT2 << 10)
 042E                    1235     BCON2           SET     BCON2 OR (_RDYEN2 << 12) OR (_CSREN2 << 14)
 042E                    1236     BCON2           SET     BCON2 OR (_CSWEN2 << 15)
                         1237     
                         1238     
                         1239     
                         1240     
                         1241     
                         1242     
                         1243     
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    20

                         1244     
                         1245     
                         1246     
                         1247     
                         1248     
                         1249     
                         1250     
                         1251     
                         1252     
                         1253     
                         1254     
                         1255     
 2008                    1256     ADDR2   EQU     2008H
                         1257     
0000FA88 E60D0820        1258                     MOV     ADDRSEL2,#ADDR2 
0000FA8C E68B2E04        1259                     MOV     BUSCON2,#BCON2
                         1260     $ENDIF
                         1261     
                                  $IF (BUSCON3 = 1)
                                  BCON3           SET     (_MTTC3 << 5) OR (_RWDC3 << 4)
                                  BCON3           SET     BCON3 OR ((NOT _MCTC3) AND 0FH)
                                  BCON3           SET     BCON3 AND (NOT (_RDYEN3 << 3))
                                  BCON3           SET     BCON3 OR (_RDY_AS3 << 3)  OR (_BTYP3 << 6)
                                  BCON3           SET     BCON3 OR (_ALECTL3 << 9) OR (_BUSACT3 << 10)
                                  BCON3           SET     BCON3 OR (_RDYEN3 << 12) OR (_CSREN3 << 14)
                                  BCON3           SET     BCON3 OR (_CSWEN3 << 15)
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  ADDR3   EQU     3008H
                                  
                                                  MOV     ADDRSEL3,#ADDR3 
                                                  MOV     BUSCON3,#BCON3
                         1293     $ENDIF
                         1294     
                                  $IF (BUSCON4 = 1)
                                  BCON4           SET     (_MTTC4 << 5) OR (_RWDC4 << 4)
                                  BCON4           SET     BCON4 OR ((NOT _MCTC4) AND 0FH)
                                  BCON4           SET     BCON4 AND (NOT (_RDYEN4 << 3))
                                  BCON4           SET     BCON4 OR (_RDY_AS4 << 3)  OR (_BTYP4 << 6)
                                  BCON4           SET     BCON4 OR (_ALECTL4 << 9) OR (_BUSACT4 << 10)
                                  BCON4           SET     BCON4 OR (_RDYEN4 << 12) OR (_CSREN4 << 14)
                                  BCON4           SET     BCON4 OR (_CSWEN4 << 15)
                                  
                                  
                                  
                                  
                                  
                                  
                                  
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    21

                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  
                                  ADDR4   EQU     4008H
                                  
                                                  MOV     ADDRSEL4,#ADDR4 
                                                  MOV     BUSCON4,#BCON4
                         1326     $ENDIF
                         1327     $IF (STK_SIZE = 7)
0000FA90 E60BFEFF        1328                     MOV     STKUN,#0FFFEH           ; AVOID STKUN TRAP
0000FA94 E60A0000        1329                     MOV     STKOV,#0H               ; AVOID STKOV TRAP
                         1330     $ENDIF
                         1331     
0000FA98 E6000000        1332                     MOV     DPP0,#0000H
0000FA9C E6010100        1333                     MOV     DPP1,#0001H
0000FAA0 E6020200        1334                     MOV     DPP2,#0002H
0000FAA4 E6030300        1335                     MOV     DPP3,#0003H
                         1336     
0000FAA8 B54AB5B5        1337                     EINIT   
                         1338     
0000FAAC BB6E            1339     CMD_LOOP:       CALL    GETCHAR                 ; GETCHAR
0000FAAE 4981            1340                     CMPB    RL4,#WR_MEM             ; MEMORY WRITE
0000FAB0 2D42            1341                     JMPR    CC_EQ,WRITE_MEM
0000FAB2 4986            1342                     CMPB    RL4,#GO_COMMAND         ; START MONITOR
0000FAB4 2D07            1343                     JMPR    CC_EQ,START_MON
0000FAB6 47F81000        1344                     CMPB    RL4,#GET_MON_SUM        ; MONITOR LOADED?
0000FABA 2D18            1345                     JMPR    CC_EQ,MON_CHECKSUM
                         1346     
0000FABC E6F4AA00        1347                     MOV     R4,#00AAH               ; SEND A SYNC 'AA'
0000FAC0 BB6B            1348                     CALL    PUTCHAR                 ; PUTCHAR
0000FAC2 0DF4            1349                     JMPR    CC_UC,CMD_LOOP
                         1350     
                         1351     
0000FAC4 E06E            1352     START_MON:      MOV     R14,#GO_COMMAND ; START MONITOR
0000FAC6 BB61            1353                     CALL    GETCHAR
0000FAC8 C085            1354                     MOVBZ   R5,RL4
0000FACA BB5F            1355                     CALL    GETCHAR
0000FACC F1D8            1356                     MOV     RH6,RL4
0000FACE BB5D            1357                     CALL    GETCHAR
0000FAD0 F1C8            1358                     MOV     RL6,RL4
0000FAD2 BB5B            1359                     CALL    GETCHAR
0000FAD4 BB5A            1360                     CALL    GETCHAR
0000FAD6 BB59            1361                     CALL    GETCHAR
0000FAD8 BB58            1362                     CALL    GETCHAR         ; READ FOR CHECKSUM
0000FADA E02F            1363                     MOV     R15,#E_CHECKSUM
0000FADC 66FEFF00        1364                     AND     R14,#00FFH
0000FAE0 3D43            1365                     JMP     CC_NZ,STATUS_MSG
0000FAE2 E064            1366                     MOV     R4,#ACK ; SEND STATUS OK
0000FAE4 BB59            1367                     CALL    PUTCHAR
0000FAE6 ECF5            1368                     PUSH    R5      ; INDIRECT JUMP SEGMENTED
0000FAE8 ECF6            1369                     PUSH    R6
                         1370     ;               RETS
0000FAEA DB00            1371                     DB      0DBH, 000H      ; CODE FOR RETS TO AVOID WARNING
                         1372     
                         1373     
                         1374     
0000FAEC E6FE1000        1375     MON_CHECKSUM:   MOV     R14,#GET_MON_SUM        ; check if monitor already
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    22

0000FAF0 BB4C            1376                     CALL    GETCHAR                 ; present
0000FAF2 C085            1377                     MOVBZ   R5,RL4
0000FAF4 BB4A            1378                     CALL    GETCHAR
0000FAF6 F138            1379                     MOV     RH1,RL4
0000FAF8 BB48            1380                     CALL    GETCHAR
0000FAFA F128            1381                     MOV     RL1,RL4
0000FAFC BB46            1382                     CALL    GETCHAR
0000FAFE F1F8            1383                     MOV     RH7,RL4
0000FB00 BB44            1384                     CALL    GETCHAR
0000FB02 F1E8            1385                     MOV     RL7,RL4
0000FB04 BB42            1386                     CALL    GETCHAR
0000FB06 E02F            1387                     MOV     R15,#E_CHECKSUM
0000FB08 66FEFF00        1388                     AND     R14,#00FFH
0000FB0C 3D2D            1389                     JMP     CC_NZ,STATUS_MSG
                         1390     
0000FB0E E003            1391                     MOV     R3,#0
                         1392     
0000FB10 DC05            1393     MC_1:           EXTS    R5,#1
0000FB12 083D            1394                     ADD     R3,[R1+]        ; no overflow possible
0000FB14 2872            1395                     SUB     R7,#2
0000FB16 EDFC            1396                     JMP     CC_UGT,MC_1
                         1397     
0000FB18 F2FE1CFF        1398                     MOV     R14,ZEROS
0000FB1C E024            1399                     MOV     R4,#STX
0000FB1E BB3C            1400                     CALL    PUTCHAR
0000FB20 E128            1401                     MOV     RL4,#02         ; length of error message
0000FB22 BB3A            1402                     CALL    PUTCHAR
0000FB24 F187            1403                     MOV     RL4,RH3
0000FB26 BB38            1404                     CALL    PUTCHAR
0000FB28 F186            1405                     MOV     RL4,RL3
0000FB2A BB36            1406                     CALL    PUTCHAR
0000FB2C F2F41CFF        1407                     MOV     R4,ZEROS
0000FB30 204E            1408                     SUB     R4,R14          ; CALCULATE CHECKSUM
0000FB32 BB32            1409                     CALL    PUTCHAR
0000FB34 0DBB            1410                     JMP     CC_UC,CMD_LOOP
                         1411     
                         1412     
                         1413     
0000FB36 E01E            1414     WRITE_MEM:      MOV     R14,#WR_MEM     ; DELETE CHECKSUM
0000FB38 BB28            1415                     CALL    GETCHAR
0000FB3A C085            1416                     MOVBZ   R5,RL4
0000FB3C BB26            1417                     CALL    GETCHAR
0000FB3E F1D8            1418                     MOV     RH6,RL4
0000FB40 BB24            1419                     CALL    GETCHAR
0000FB42 F1C8            1420                     MOV     RL6,RL4
0000FB44 BB22            1421                     CALL    GETCHAR
0000FB46 F1E8            1422                     MOV     RL7,RL4
0000FB48 E03F            1423                     MOV     R15,#E_NORAM    ; ERROR: NO MEMORY AT ADDRESS
                         1424     
0000FB4A BB1F            1425     WM_1:           CALL    GETCHAR
0000FB4C DC15            1426                     EXTS    R5,#2
0000FB4E B986            1427                     MOVB    [R6],RL4
0000FB50 A966            1428                     MOVB    RL3,[R6]
0000FB52 4168            1429                     CMP     RL3,RL4
0000FB54 3D09            1430                     JMP     CC_NE,STATUS_MSG
0000FB56 0861            1431                     ADD     R6,#1
0000FB58 19A0            1432                     ADDC    RL5,#0
0000FB5A 29E1            1433                     SUB     RL7,#1
0000FB5C 3DF6            1434                     JMP     CC_NZ,WM_1
                         1435     
0000FB5E BB15            1436                     CALL    GETCHAR         ; READ FOR CHECKSUM
0000FB60 66FEFF00        1437                     AND     R14,#00FFH
0000FB64 2D0F            1438                     JMP     CC_Z,STATUS_OK
0000FB66 E02F            1439                     MOV     R15,#E_CHECKSUM
                         1440     ;               JMP     CC_UC,STATUS_MSG
                         1441     
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    23

0000FB68 F2FE1CFF        1442     STATUS_MSG:     MOV     R14,ZEROS
0000FB6C E6F41500        1443                     MOV     R4,#NACK
0000FB70 BB13            1444                     CALL    PUTCHAR
0000FB72 E118            1445                     MOV     RL4,#01         ; length of error message
0000FB74 BB11            1446                     CALL    PUTCHAR
0000FB76 F04F            1447                     MOV     R4,R15
0000FB78 BB0F            1448                     CALL    PUTCHAR
0000FB7A F2F41CFF        1449                     MOV     R4,ZEROS
0000FB7E 204E            1450                     SUB     R4,R14          ; CALCULATE CHECKSUM
0000FB80 BB0B            1451                     CALL    PUTCHAR
0000FB82 0D94            1452                     JMP     CC_UC,CMD_LOOP
                         1453     
0000FB84 E064            1454     STATUS_OK:      MOV     R4,#ACK
0000FB86 BB08            1455                     CALL    PUTCHAR
0000FB88 0D91            1456                     JMP     CC_UC,CMD_LOOP
                         1457     
                         1458     
                         1459     ; RETURN VALUE IN RL4
0000FB8A 9AB7FE70        1460     GETCHAR:        JNB     S0RIC.7,$
0000FB8E 7EB7            1461                     BCLR    S0RIC.7
0000FB90 F3F8B2FE        1462                     MOVB    RL4,S0RBUF
0000FB94 00E4            1463                     ADD     R14,R4          ; R14 = CHECKSUM
0000FB96 CB00            1464                     RET
                         1465     
                         1466     ; VALUE IN RL4
0000FB98 9AB6FE70        1467     PUTCHAR:        JNB     S0TIC.7,$
0000FB9C 7EB6            1468                     BCLR    S0TIC.7
0000FB9E C084            1469                     MOVBZ   R4,RL4
0000FBA0 F6F4B0FE        1470                     MOV     S0TBUF,R4
0000FBA4 00E4            1471                     ADD     R14,R4          ; R14 = CHECKSUM
0000FBA6 CB00            1472                     RET
                         1473     ENDBOOT:
                         1474     
                         1475     BOOT            ENDP
                         1476     
--------                 1477     BOOTSTRAP       ENDS
                         1478     
                         1479     
                         1480                     END
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    24

SYMBOL TABLE LISTING
------ ----- -------


N A M E             TYPE   VALUE             I  ATTRIBUTES

ACC0 . . . . . . .  BIT    FF52H.3           A  
ACC1 . . . . . . .  BIT    FF52H.7           A  
ACC10. . . . . . .  BIT    FF56H.11          A  
ACC11. . . . . . .  BIT    FF56H.15          A  
ACC12. . . . . . .  BIT    FF58H.3           A  
ACC13. . . . . . .  BIT    FF58H.7           A  
ACC14. . . . . . .  BIT    FF58H.11          A  
ACC15. . . . . . .  BIT    FF58H.15          A  
ACC16. . . . . . .  BIT    FF22H.3           A  
ACC17. . . . . . .  BIT    FF22H.7           A  
ACC18. . . . . . .  BIT    FF22H.11          A  
ACC19. . . . . . .  BIT    FF22H.15          A  
ACC2 . . . . . . .  BIT    FF52H.11          A  
ACC20. . . . . . .  BIT    FF24H.3           A  
ACC21. . . . . . .  BIT    FF24H.7           A  
ACC22. . . . . . .  BIT    FF24H.11          A  
ACC23. . . . . . .  BIT    FF24H.15          A  
ACC24. . . . . . .  BIT    FF26H.3           A  
ACC25. . . . . . .  BIT    FF26H.7           A  
ACC26. . . . . . .  BIT    FF26H.11          A  
ACC27. . . . . . .  BIT    FF26H.15          A  
ACC28. . . . . . .  BIT    FF28H.3           A  
ACC29. . . . . . .  BIT    FF28H.7           A  
ACC3 . . . . . . .  BIT    FF52H.15          A  
ACC30. . . . . . .  BIT    FF28H.11          A  
ACC31. . . . . . .  BIT    FF28H.15          A  
ACC4 . . . . . . .  BIT    FF54H.3           A  
ACC5 . . . . . . .  BIT    FF54H.7           A  
ACC6 . . . . . . .  BIT    FF54H.11          A  
ACC7 . . . . . . .  BIT    FF54H.15          A  
ACC8 . . . . . . .  BIT    FF56H.3           A  
ACC9 . . . . . . .  BIT    FF56H.7           A  
ACK. . . . . . . .  DATA3  6H                A  
ADBSY. . . . . . .  BIT    FFA0H.8           A  
ADCDIS . . . . . .  BIT    F1D4H.0           A  
ADCIC. . . . . . .  WORD   FF98H             A  SFR
ADCIE. . . . . . .  BIT    FF98H.6           A  
ADCIN. . . . . . .  BIT    FFA0H.10          A  
ADCIR. . . . . . .  BIT    FF98H.7           A  
ADCON. . . . . . .  WORD   FFA0H             A  SFR
ADCRQ. . . . . . .  BIT    FFA0H.11          A  
ADDAT. . . . . . .  WORD   FEA0H             A  SFR
ADDAT2 . . . . . .  WORD   F0A0H             A  ESFR
ADDR1. . . . . . .  DATA4  8H                A  
ADDR2. . . . . . .  DATA16 2008H             A  
ADDRSEL1 . . . . .  WORD   FE18H             A  SFR
ADDRSEL2 . . . . .  WORD   FE1AH             A  SFR
ADDRSEL3 . . . . .  WORD   FE1CH             A  SFR
ADDRSEL4 . . . . .  WORD   FE1EH             A  SFR
ADEIC. . . . . . .  WORD   FF9AH             A  SFR
ADEIE. . . . . . .  BIT    FF9AH.6           A  
ADEIR. . . . . . .  BIT    FF9AH.7           A  
ADST . . . . . . .  BIT    FFA0H.7           A  
ADWR . . . . . . .  BIT    FFA0H.9           A  
ALECTL0. . . . . .  BIT    FF0CH.9           A  
ALECTL1. . . . . .  BIT    FF14H.9           A  
ALECTL2. . . . . .  BIT    FF16H.9           A  
ALECTL3. . . . . .  BIT    FF18H.9           A  
ALECTL4. . . . . .  BIT    FF1AH.9           A  
ASC0DIS. . . . . .  BIT    F1D4H.1           A  
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    25

ASC1DIS. . . . . .  BIT    F1D4H.10          A  
BAUDRATE . . . . .  DATA16 4B00H             A  
BCON0H . . . . . .  DATA3  0H                A  
BCON0L . . . . . .  DATA8  2EH               A  
BCON1. . . . . . .  DATA16 4AEH              A  
BCON2. . . . . . .  DATA16 42EH              A  
BOOT . . . . . . .  NEAR   FA40H             A  SEC=BOOTSTRAP
BOOTSTRAP. . . . .  ----   FA40H             A  SECTION
BUSACT0. . . . . .  BIT    FF0CH.10          A  
BUSACT1. . . . . .  BIT    FF14H.10          A  
BUSACT2. . . . . .  BIT    FF16H.10          A  
BUSACT3. . . . . .  BIT    FF18H.10          A  
BUSACT4. . . . . .  BIT    FF1AH.10          A  
BUSCON0. . . . . .  WORD   FF0CH             A  SFR
BUSCON1. . . . . .  WORD   FF14H             A  SFR
BUSCON2. . . . . .  WORD   FF16H             A  SFR
BUSCON3. . . . . .  WORD   FF18H             A  SFR
BUSCON4. . . . . .  WORD   FF1AH             A  SFR
BYTDIS . . . . . .  BIT    FF12H.9           A  
C. . . . . . . . .  BIT    FF10H.1           A  
CAN1DIS. . . . . .  BIT    F1D4H.13          A  
CAN2DIS. . . . . .  BIT    F1D4H.14          A  
CAPIN. . . . . . .  BIT    FFC4H.2           A  
CAPREL . . . . . .  WORD   FE4AH             A  SFR
CC0. . . . . . . .  WORD   FE80H             A  SFR
CC0IC. . . . . . .  WORD   FF78H             A  SFR
CC0IE. . . . . . .  BIT    FF78H.6           A  
CC0IR. . . . . . .  BIT    FF78H.7           A  
CC1. . . . . . . .  WORD   FE82H             A  SFR
CC10 . . . . . . .  WORD   FE94H             A  SFR
CC10IC . . . . . .  WORD   FF8CH             A  SFR
CC10IE . . . . . .  BIT    FF8CH.6           A  
CC10IR . . . . . .  BIT    FF8CH.7           A  
CC11 . . . . . . .  WORD   FE96H             A  SFR
CC11IC . . . . . .  WORD   FF8EH             A  SFR
CC11IE . . . . . .  BIT    FF8EH.6           A  
CC11IR . . . . . .  BIT    FF8EH.7           A  
CC12 . . . . . . .  WORD   FE98H             A  SFR
CC12IC . . . . . .  WORD   FF90H             A  SFR
CC12IE . . . . . .  BIT    FF90H.6           A  
CC12IR . . . . . .  BIT    FF90H.7           A  
CC13 . . . . . . .  WORD   FE9AH             A  SFR
CC13IC . . . . . .  WORD   FF92H             A  SFR
CC13IE . . . . . .  BIT    FF92H.6           A  
CC13IR . . . . . .  BIT    FF92H.7           A  
CC14 . . . . . . .  WORD   FE9CH             A  SFR
CC14IC . . . . . .  WORD   FF94H             A  SFR
CC14IE . . . . . .  BIT    FF94H.6           A  
CC14IR . . . . . .  BIT    FF94H.7           A  
CC15 . . . . . . .  WORD   FE9EH             A  SFR
CC15IC . . . . . .  WORD   FF96H             A  SFR
CC15IE . . . . . .  BIT    FF96H.6           A  
CC15IR . . . . . .  BIT    FF96H.7           A  
CC16 . . . . . . .  WORD   FE60H             A  SFR
CC16IC . . . . . .  WORD   F160H             A  ESFR
CC16IE . . . . . .  BIT    F160H.6           A  
CC16IR . . . . . .  BIT    F160H.7           A  
CC17 . . . . . . .  WORD   FE62H             A  SFR
CC17IC . . . . . .  WORD   F162H             A  ESFR
CC17IE . . . . . .  BIT    F162H.6           A  
CC17IR . . . . . .  BIT    F162H.7           A  
CC18 . . . . . . .  WORD   FE64H             A  SFR
CC18IC . . . . . .  WORD   F164H             A  ESFR
CC18IE . . . . . .  BIT    F164H.6           A  
CC18IR . . . . . .  BIT    F164H.7           A  
CC19 . . . . . . .  WORD   FE66H             A  SFR
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    26

CC19IC . . . . . .  WORD   F166H             A  ESFR
CC19IE . . . . . .  BIT    F166H.6           A  
CC19IR . . . . . .  BIT    F166H.7           A  
CC1DIS . . . . . .  BIT    F1D4H.6           A  
CC1IC. . . . . . .  WORD   FF7AH             A  SFR
CC1IE. . . . . . .  BIT    FF7AH.6           A  
CC1IR. . . . . . .  BIT    FF7AH.7           A  
CC2. . . . . . . .  WORD   FE84H             A  SFR
CC20 . . . . . . .  WORD   FE68H             A  SFR
CC20IC . . . . . .  WORD   F168H             A  ESFR
CC20IE . . . . . .  BIT    F168H.6           A  
CC20IR . . . . . .  BIT    F168H.7           A  
CC21 . . . . . . .  WORD   FE6AH             A  SFR
CC21IC . . . . . .  WORD   F16AH             A  ESFR
CC21IE . . . . . .  BIT    F16AH.6           A  
CC21IR . . . . . .  BIT    F16AH.7           A  
CC22 . . . . . . .  WORD   FE6CH             A  SFR
CC22IC . . . . . .  WORD   F16CH             A  ESFR
CC22IE . . . . . .  BIT    F16CH.6           A  
CC22IR . . . . . .  BIT    F16CH.7           A  
CC23 . . . . . . .  WORD   FE6EH             A  SFR
CC23IC . . . . . .  WORD   F16EH             A  ESFR
CC23IE . . . . . .  BIT    F16EH.6           A  
CC23IR . . . . . .  BIT    F16EH.7           A  
CC24 . . . . . . .  WORD   FE70H             A  SFR
CC24IC . . . . . .  WORD   F170H             A  ESFR
CC24IE . . . . . .  BIT    F170H.6           A  
CC24IR . . . . . .  BIT    F170H.7           A  
CC25 . . . . . . .  WORD   FE72H             A  SFR
CC25IC . . . . . .  WORD   F172H             A  ESFR
CC25IE . . . . . .  BIT    F172H.6           A  
CC25IR . . . . . .  BIT    F172H.7           A  
CC26 . . . . . . .  WORD   FE74H             A  SFR
CC26IC . . . . . .  WORD   F174H             A  ESFR
CC26IE . . . . . .  BIT    F174H.6           A  
CC26IR . . . . . .  BIT    F174H.7           A  
CC27 . . . . . . .  WORD   FE76H             A  SFR
CC27IC . . . . . .  WORD   F176H             A  ESFR
CC27IE . . . . . .  BIT    F176H.6           A  
CC27IR . . . . . .  BIT    F176H.7           A  
CC28 . . . . . . .  WORD   FE78H             A  SFR
CC28IC . . . . . .  WORD   F178H             A  ESFR
CC28IE . . . . . .  BIT    F178H.6           A  
CC28IR . . . . . .  BIT    F178H.7           A  
CC29 . . . . . . .  WORD   FE7AH             A  SFR
CC29IC . . . . . .  WORD   F184H             A  ESFR
CC29IE . . . . . .  BIT    F184H.6           A  
CC29IR . . . . . .  BIT    F184H.7           A  
CC2DIS . . . . . .  BIT    F1D4H.7           A  
CC2IC. . . . . . .  WORD   FF7CH             A  SFR
CC2IE. . . . . . .  BIT    FF7CH.6           A  
CC2IR. . . . . . .  BIT    FF7CH.7           A  
CC3. . . . . . . .  WORD   FE86H             A  SFR
CC30 . . . . . . .  WORD   FE7CH             A  SFR
CC30IC . . . . . .  WORD   F18CH             A  ESFR
CC30IE . . . . . .  BIT    F18CH.6           A  
CC30IR . . . . . .  BIT    F18CH.7           A  
CC31 . . . . . . .  WORD   FE7EH             A  SFR
CC31IC . . . . . .  WORD   F194H             A  ESFR
CC31IE . . . . . .  BIT    F194H.6           A  
CC31IR . . . . . .  BIT    F194H.7           A  
CC3IC. . . . . . .  WORD   FF7EH             A  SFR
CC3IE. . . . . . .  BIT    FF7EH.6           A  
CC3IR. . . . . . .  BIT    FF7EH.7           A  
CC4. . . . . . . .  WORD   FE88H             A  SFR
CC4IC. . . . . . .  WORD   FF80H             A  SFR
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    27

CC4IE. . . . . . .  BIT    FF80H.6           A  
CC4IR. . . . . . .  BIT    FF80H.7           A  
CC5. . . . . . . .  WORD   FE8AH             A  SFR
CC5IC. . . . . . .  WORD   FF82H             A  SFR
CC5IE. . . . . . .  BIT    FF82H.6           A  
CC5IR. . . . . . .  BIT    FF82H.7           A  
CC6. . . . . . . .  WORD   FE8CH             A  SFR
CC6IC. . . . . . .  WORD   FF84H             A  SFR
CC6IE. . . . . . .  BIT    FF84H.6           A  
CC6IR. . . . . . .  BIT    FF84H.7           A  
CC7. . . . . . . .  WORD   FE8EH             A  SFR
CC7IC. . . . . . .  WORD   FF86H             A  SFR
CC7IE. . . . . . .  BIT    FF86H.6           A  
CC7IR. . . . . . .  BIT    FF86H.7           A  
CC8. . . . . . . .  WORD   FE90H             A  SFR
CC8IC. . . . . . .  WORD   FF88H             A  SFR
CC8IE. . . . . . .  BIT    FF88H.6           A  
CC8IR. . . . . . .  BIT    FF88H.7           A  
CC9. . . . . . . .  WORD   FE92H             A  SFR
CC9IC. . . . . . .  WORD   FF8AH             A  SFR
CC9IE. . . . . . .  BIT    FF8AH.6           A  
CC9IR. . . . . . .  BIT    FF8AH.7           A  
CCM0 . . . . . . .  WORD   FF52H             A  SFR
CCM1 . . . . . . .  WORD   FF54H             A  SFR
CCM2 . . . . . . .  WORD   FF56H             A  SFR
CCM3 . . . . . . .  WORD   FF58H             A  SFR
CCM4 . . . . . . .  WORD   FF22H             A  SFR
CCM5 . . . . . . .  WORD   FF24H             A  SFR
CCM6 . . . . . . .  WORD   FF26H             A  SFR
CCM7 . . . . . . .  WORD   FF28H             A  SFR
CLKEN. . . . . . .  BIT    FF12H.8           A  
CLKLOCK. . . . . .  BIT    F1D0H.15          A  
CMD_LOOP . . . . .  NEAR   FAACH             A  SEC=BOOTSTRAP
CP . . . . . . . .  WORD   FE10H             A  SFR
CPU_CLOCK. . . . .  DATA32 1312D00H          A  
CRIC . . . . . . .  WORD   FF6AH             A  SFR
CRIE . . . . . . .  BIT    FF6AH.6           A  
CRIR . . . . . . .  BIT    FF6AH.7           A  
CSP. . . . . . . .  WORD   FE08H             A  SFR
CSREN1 . . . . . .  BIT    FF14H.14          A  
CSREN2 . . . . . .  BIT    FF16H.14          A  
CSREN3 . . . . . .  BIT    FF18H.14          A  
CSREN4 . . . . . .  BIT    FF1AH.14          A  
CSWEN1 . . . . . .  BIT    FF14H.15          A  
CSWEN2 . . . . . .  BIT    FF16H.15          A  
CSWEN3 . . . . . .  BIT    FF18H.15          A  
CSWEN4 . . . . . .  BIT    FF1AH.15          A  
DC1. . . . . . . .  DATA8  11H               A  
DP0H . . . . . . .  WORD   F102H             A  ESFR
DP0L . . . . . . .  WORD   F100H             A  ESFR
DP1H . . . . . . .  WORD   F106H             A  ESFR
DP1L . . . . . . .  WORD   F104H             A  ESFR
DP2. . . . . . . .  WORD   FFC2H             A  SFR
DP3. . . . . . . .  WORD   FFC6H             A  SFR
DP4. . . . . . . .  WORD   FFCAH             A  SFR
DP6. . . . . . . .  WORD   FFCEH             A  SFR
DP7. . . . . . . .  WORD   FFD2H             A  SFR
DP8. . . . . . . .  WORD   FFD6H             A  SFR
DPP0 . . . . . . .  WORD   FE00H             A  SFR
DPP1 . . . . . . .  WORD   FE02H             A  SFR
DPP2 . . . . . . .  WORD   FE04H             A  SFR
DPP3 . . . . . . .  WORD   FE06H             A  SFR
E. . . . . . . . .  BIT    FF10H.4           A  
ENDBOOT. . . . . .  NEAR   FBA8H             A  SEC=BOOTSTRAP
ENQ. . . . . . . .  DATA3  5H                A  
EXICON . . . . . .  WORD   F1C0H             A  ESFR
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    28

E_CHECKSUM . . . .  DATA3  2H                A  
E_NOERROR. . . . .  DATA3  0H                A  
E_NORAM. . . . . .  DATA3  3H                A  
E_UNKNOWN. . . . .  DATA3  1H                A  
FMDIS. . . . . . .  BIT    F1D4H.5           A  
GETCHAR. . . . . .  NEAR   FB8AH             A  SEC=BOOTSTRAP
GET_MON_SUM. . . .  DATA8  10H               A  
GO_COMMAND . . . .  DATA3  6H                A  
GPT1DIS. . . . . .  BIT    F1D4H.3           A  
GPT2DIS. . . . . .  BIT    F1D4H.4           A  
HLDEN. . . . . . .  BIT    FF10H.10          A  
I2CDIS . . . . . .  BIT    F1D4H.11          A  
IEN. . . . . . . .  BIT    FF10H.11          A  
ILLBUS . . . . . .  BIT    FFACH.0           A  
ILLINA . . . . . .  BIT    FFACH.1           A  
ILLOPA . . . . . .  BIT    FFACH.2           A  
ISNC . . . . . . .  WORD   F1DEH             A  ESFR
LAB1 . . . . . . .  NEAR   FA44H             A  SEC=BOOTSTRAP
MC_1 . . . . . . .  NEAR   FB10H             A  SEC=BOOTSTRAP
MDC. . . . . . . .  WORD   FF0EH             A  SFR
MDRIU. . . . . . .  BIT    FF0EH.4           A  
MON_CHECKSUM . . .  NEAR   FAECH             A  SEC=BOOTSTRAP
MTTC0. . . . . . .  BIT    FF0CH.5           A  
MTTC1. . . . . . .  BIT    FF14H.5           A  
MTTC2. . . . . . .  BIT    FF16H.5           A  
MTTC3. . . . . . .  BIT    FF18H.5           A  
MTTC4. . . . . . .  BIT    FF1AH.5           A  
MULIP. . . . . . .  BIT    FF10H.5           A  
N. . . . . . . . .  BIT    FF10H.0           A  
NACK . . . . . . .  DATA8  15H               A  
NMI. . . . . . . .  BIT    FFACH.15          A  
ODP2 . . . . . . .  WORD   F1C2H             A  ESFR
ODP3 . . . . . . .  WORD   F1C6H             A  ESFR
ODP6 . . . . . . .  WORD   F1CEH             A  ESFR
ODP7 . . . . . . .  WORD   F1D2H             A  ESFR
ODP8 . . . . . . .  WORD   F1D6H             A  ESFR
ONES . . . . . . .  WORD   FF1EH             A  SFR
P0H. . . . . . . .  WORD   FF02H             A  SFR
P0L. . . . . . . .  WORD   FF00H             A  SFR
P1H. . . . . . . .  WORD   FF06H             A  SFR
P1L. . . . . . . .  WORD   FF04H             A  SFR
P2 . . . . . . . .  WORD   FFC0H             A  SFR
P3 . . . . . . . .  WORD   FFC4H             A  SFR
P4 . . . . . . . .  WORD   FFC8H             A  SFR
P5 . . . . . . . .  WORD   FFA2H             A  SFR
P6 . . . . . . . .  WORD   FFCCH             A  SFR
P7 . . . . . . . .  WORD   FFD0H             A  SFR
P8 . . . . . . . .  WORD   FFD4H             A  SFR
PB01 . . . . . . .  BIT    FF32H.12          A  
PCDDIS . . . . . .  BIT    F1D4H.15          A  
PECC0. . . . . . .  WORD   FEC0H             A  SFR
PECC1. . . . . . .  WORD   FEC2H             A  SFR
PECC2. . . . . . .  WORD   FEC4H             A  SFR
PECC3. . . . . . .  WORD   FEC6H             A  SFR
PECC4. . . . . . .  WORD   FEC8H             A  SFR
PECC5. . . . . . .  WORD   FECAH             A  SFR
PECC6. . . . . . .  WORD   FECCH             A  SFR
PECC7. . . . . . .  WORD   FECEH             A  SFR
PEN0 . . . . . . .  BIT    FF32H.0           A  
PEN1 . . . . . . .  BIT    FF32H.1           A  
PEN2 . . . . . . .  BIT    FF32H.2           A  
PEN3 . . . . . . .  BIT    FF32H.3           A  
PIE0 . . . . . . .  BIT    FF30H.8           A  
PIE1 . . . . . . .  BIT    FF30H.9           A  
PIE2 . . . . . . .  BIT    FF30H.10          A  
PIE3 . . . . . . .  BIT    FF30H.11          A  
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    29

PIR0 . . . . . . .  BIT    FF30H.12          A  
PIR1 . . . . . . .  BIT    FF30H.13          A  
PIR2 . . . . . . .  BIT    FF30H.14          A  
PIR3 . . . . . . .  BIT    FF30H.15          A  
PLLIE. . . . . . .  BIT    F1DEH.3           A  
PLLIR. . . . . . .  BIT    F1DEH.2           A  
PM0. . . . . . . .  BIT    FF32H.4           A  
PM1. . . . . . . .  BIT    FF32H.5           A  
PM2. . . . . . . .  BIT    FF32H.6           A  
PM3. . . . . . . .  BIT    FF32H.7           A  
PP0. . . . . . . .  WORD   F038H             A  ESFR
PP1. . . . . . . .  WORD   F03AH             A  ESFR
PP2. . . . . . . .  WORD   F03CH             A  ESFR
PP3. . . . . . . .  WORD   F03EH             A  ESFR
PRTFLT . . . . . .  BIT    FFACH.3           A  
PS2. . . . . . . .  BIT    FF32H.14          A  
PS3. . . . . . . .  BIT    FF32H.15          A  
PSW. . . . . . . .  WORD   FF10H             A  SFR
PT0. . . . . . . .  WORD   F030H             A  ESFR
PT1. . . . . . . .  WORD   F032H             A  ESFR
PT2. . . . . . . .  WORD   F034H             A  ESFR
PT3. . . . . . . .  WORD   F036H             A  ESFR
PTI0 . . . . . . .  BIT    FF30H.4           A  
PTI1 . . . . . . .  BIT    FF30H.5           A  
PTI2 . . . . . . .  BIT    FF30H.6           A  
PTI3 . . . . . . .  BIT    FF30H.7           A  
PTR0 . . . . . . .  BIT    FF30H.0           A  
PTR1 . . . . . . .  BIT    FF30H.1           A  
PTR2 . . . . . . .  BIT    FF30H.2           A  
PTR3 . . . . . . .  BIT    FF30H.3           A  
PUTCHAR. . . . . .  NEAR   FB98H             A  SEC=BOOTSTRAP
PW0. . . . . . . .  WORD   FE30H             A  SFR
PW1. . . . . . . .  WORD   FE32H             A  SFR
PW2. . . . . . . .  WORD   FE34H             A  SFR
PW3. . . . . . . .  WORD   FE36H             A  SFR
PWMCON0. . . . . .  WORD   FF30H             A  SFR
PWMCON1. . . . . .  WORD   FF32H             A  SFR
PWMDIS . . . . . .  BIT    F1D4H.9           A  
PWMIC. . . . . . .  WORD   F17EH             A  ESFR
PWMIE. . . . . . .  BIT    F17EH.6           A  
PWMIR. . . . . . .  BIT    F17EH.7           A  
RCS. . . . . . . .  BIT    F1D0H.6           A  
RDYEN0 . . . . . .  BIT    FF0CH.12          A  
RDYEN1 . . . . . .  BIT    FF14H.12          A  
RDYEN2 . . . . . .  BIT    FF16H.12          A  
RDYEN3 . . . . . .  BIT    FF18H.12          A  
RDYEN4 . . . . . .  BIT    FF1AH.12          A  
ROMEN. . . . . . .  BIT    FF12H.10          A  
ROMS1. . . . . . .  BIT    FF12H.12          A  
RP0H . . . . . . .  WORD   F108H             A  ESFR
RTCIE. . . . . . .  BIT    F1DEH.1           A  
RTCIR. . . . . . .  BIT    F1DEH.0           A  
RWDC0. . . . . . .  BIT    FF0CH.4           A  
RWDC1. . . . . . .  BIT    FF14H.4           A  
RWDC2. . . . . . .  BIT    FF16H.4           A  
RWDC3. . . . . . .  BIT    FF18H.4           A  
RWDC4. . . . . . .  BIT    FF1AH.4           A  
S0BG . . . . . . .  WORD   FEB4H             A  SFR
S0BRS. . . . . . .  BIT    FFB0H.13          A  
S0CON. . . . . . .  WORD   FFB0H             A  SFR
S0EIC. . . . . . .  WORD   FF70H             A  SFR
S0EIE. . . . . . .  BIT    FF70H.6           A  
S0EIR. . . . . . .  BIT    FF70H.7           A  
S0FE . . . . . . .  BIT    FFB0H.9           A  
S0FEN. . . . . . .  BIT    FFB0H.6           A  
S0LB . . . . . . .  BIT    FFB0H.14          A  
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    30

S0ODD. . . . . . .  BIT    FFB0H.12          A  
S0OE . . . . . . .  BIT    FFB0H.10          A  
S0OEN. . . . . . .  BIT    FFB0H.7           A  
S0PE . . . . . . .  BIT    FFB0H.8           A  
S0PEN. . . . . . .  BIT    FFB0H.5           A  
S0R. . . . . . . .  BIT    FFB0H.15          A  
S0RBUF . . . . . .  WORD   FEB2H             A  SFR
S0REN. . . . . . .  BIT    FFB0H.4           A  
S0RIC. . . . . . .  WORD   FF6EH             A  SFR
S0RIE. . . . . . .  BIT    FF6EH.6           A  
S0RIR. . . . . . .  BIT    FF6EH.7           A  
S0STP. . . . . . .  BIT    FFB0H.3           A  
S0TBIC . . . . . .  WORD   F19CH             A  ESFR
S0TBIE . . . . . .  BIT    F19CH.6           A  
S0TBIR . . . . . .  BIT    F19CH.7           A  
S0TBUF . . . . . .  WORD   FEB0H             A  SFR
S0TIC. . . . . . .  WORD   FF6CH             A  SFR
S0TIE. . . . . . .  BIT    FF6CH.6           A  
S0TIR. . . . . . .  BIT    FF6CH.7           A  
SCS. . . . . . . .  BIT    F1D0H.7           A  
SGTEN. . . . . . .  BIT    FF12H.11          A  
SP . . . . . . . .  WORD   FE12H             A  SFR
SSCBE. . . . . . .  BIT    FFB2H.11          A  
SSCBEN . . . . . .  BIT    FFB2H.11          A  
SSCBR. . . . . . .  WORD   F0B4H             A  ESFR
SSCBSY . . . . . .  BIT    FFB2H.12          A  
SSCCON . . . . . .  WORD   FFB2H             A  SFR
SSCDIS . . . . . .  BIT    F1D4H.2           A  
SSCEIC . . . . . .  WORD   FF76H             A  SFR
SSCEIE . . . . . .  BIT    FF76H.6           A  
SSCEIR . . . . . .  BIT    FF76H.7           A  
SSCEN. . . . . . .  BIT    FFB2H.15          A  
SSCHB. . . . . . .  BIT    FFB2H.4           A  
SSCMS. . . . . . .  BIT    FFB2H.14          A  
SSCP0. . . . . . .  BIT    FFB2H.6           A  
SSCPE. . . . . . .  BIT    FFB2H.10          A  
SSCPEN . . . . . .  BIT    FFB2H.10          A  
SSCPH. . . . . . .  BIT    FFB2H.5           A  
SSCRB. . . . . . .  WORD   F0B2H             A  ESFR
SSCRE. . . . . . .  BIT    FFB2H.9           A  
SSCREN . . . . . .  BIT    FFB2H.9           A  
SSCRIC . . . . . .  WORD   FF74H             A  SFR
SSCRIE . . . . . .  BIT    FF74H.6           A  
SSCRIR . . . . . .  BIT    FF74H.7           A  
SSCTB. . . . . . .  WORD   F0B0H             A  ESFR
SSCTE. . . . . . .  BIT    FFB2H.8           A  
SSCTEN . . . . . .  BIT    FFB2H.8           A  
SSCTIC . . . . . .  WORD   FF72H             A  SFR
SSCTIE . . . . . .  BIT    FF72H.6           A  
SSCTIR . . . . . .  BIT    FF72H.7           A  
START. . . . . . .  NEAR   FA40H             A  SEC=BOOTSTRAP
START_MON. . . . .  NEAR   FAC4H             A  SEC=BOOTSTRAP
STATUS_MSG . . . .  NEAR   FB68H             A  SEC=BOOTSTRAP
STATUS_OK. . . . .  NEAR   FB84H             A  SEC=BOOTSTRAP
STKOF. . . . . . .  BIT    FFACH.14          A  
STKOV. . . . . . .  WORD   FE14H             A  SFR
STKUF. . . . . . .  BIT    FFACH.13          A  
STKUN. . . . . . .  WORD   FE16H             A  SFR
STX. . . . . . . .  DATA3  2H                A  
SYSCON . . . . . .  WORD   FF12H             A  SFR
SYSCON2. . . . . .  WORD   F1D0H             A  ESFR
SYSCON3. . . . . .  WORD   F1D4H             A  ESFR
SYS_BITS . . . . .  DATA16 FF6FH             A  
SYS_H. . . . . . .  DATA8  E0H               A  
SYS_L. . . . . . .  DATA3  4H                A  
T0 . . . . . . . .  WORD   FE50H             A  SFR
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    31

T01CON . . . . . .  WORD   FF50H             A  SFR
T0IC . . . . . . .  WORD   FF9CH             A  SFR
T0IE . . . . . . .  BIT    FF9CH.6           A  
T0IN . . . . . . .  BIT    FFC4H.0           A  
T0IR . . . . . . .  BIT    FF9CH.7           A  
T0M. . . . . . . .  BIT    FF50H.3           A  
T0R. . . . . . . .  BIT    FF50H.6           A  
T0REL. . . . . . .  WORD   FE54H             A  SFR
T1 . . . . . . . .  WORD   FE52H             A  SFR
T1IC . . . . . . .  WORD   FF9EH             A  SFR
T1IE . . . . . . .  BIT    FF9EH.6           A  
T1IR . . . . . . .  BIT    FF9EH.7           A  
T1M. . . . . . . .  BIT    FF50H.11          A  
T1R. . . . . . . .  BIT    FF50H.14          A  
T1REL. . . . . . .  WORD   FE56H             A  SFR
T2 . . . . . . . .  WORD   FE40H             A  SFR
T2CON. . . . . . .  WORD   FF40H             A  SFR
T2EUD. . . . . . .  BIT    FFA2H.15          A  
T2IC . . . . . . .  WORD   FF60H             A  SFR
T2IE . . . . . . .  BIT    FF60H.6           A  
T2IN . . . . . . .  BIT    FFC4H.7           A  
T2IR . . . . . . .  BIT    FF60H.7           A  
T2R. . . . . . . .  BIT    FF40H.6           A  
T2UD . . . . . . .  BIT    FF40H.7           A  
T2UDE. . . . . . .  BIT    FF40H.8           A  
T3 . . . . . . . .  WORD   FE42H             A  SFR
T3CON. . . . . . .  WORD   FF42H             A  SFR
T3EUD. . . . . . .  BIT    FFC4H.4           A  
T3IC . . . . . . .  WORD   FF62H             A  SFR
T3IE . . . . . . .  BIT    FF62H.6           A  
T3IN . . . . . . .  BIT    FFC4H.6           A  
T3IR . . . . . . .  BIT    FF62H.7           A  
T3OE . . . . . . .  BIT    FF42H.9           A  
T3OTL. . . . . . .  BIT    FF42H.10          A  
T3OUT. . . . . . .  BIT    FFC4H.3           A  
T3R. . . . . . . .  BIT    FF42H.6           A  
T3UD . . . . . . .  BIT    FF42H.7           A  
T3UDE. . . . . . .  BIT    FF42H.8           A  
T4 . . . . . . . .  WORD   FE44H             A  SFR
T4CON. . . . . . .  WORD   FF44H             A  SFR
T4EUD. . . . . . .  BIT    FFA2H.14          A  
T4IC . . . . . . .  WORD   FF64H             A  SFR
T4IE . . . . . . .  BIT    FF64H.6           A  
T4IN . . . . . . .  BIT    FFC4H.5           A  
T4IR . . . . . . .  BIT    FF64H.7           A  
T4R. . . . . . . .  BIT    FF44H.6           A  
T4UD . . . . . . .  BIT    FF44H.7           A  
T4UDE. . . . . . .  BIT    FF44H.8           A  
T5 . . . . . . . .  WORD   FE46H             A  SFR
T5CLR. . . . . . .  BIT    FF46H.14          A  
T5CON. . . . . . .  WORD   FF46H             A  SFR
T5EUD. . . . . . .  BIT    FFA2H.11          A  
T5IC . . . . . . .  WORD   FF66H             A  SFR
T5IE . . . . . . .  BIT    FF66H.6           A  
T5IN . . . . . . .  BIT    FFA2H.13          A  
T5IR . . . . . . .  BIT    FF66H.7           A  
T5R. . . . . . . .  BIT    FF46H.6           A  
T5SC . . . . . . .  BIT    FF46H.15          A  
T5UD . . . . . . .  BIT    FF46H.7           A  
T5UDE. . . . . . .  BIT    FF46H.8           A  
T6 . . . . . . . .  WORD   FE48H             A  SFR
T6CON. . . . . . .  WORD   FF48H             A  SFR
T6IC . . . . . . .  WORD   FF68H             A  SFR
T6IE . . . . . . .  BIT    FF68H.6           A  
T6IN . . . . . . .  BIT    FFA2H.12          A  
T6IR . . . . . . .  BIT    FF68H.7           A  
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    32

T6OE . . . . . . .  BIT    FF48H.9           A  
T6OTL. . . . . . .  BIT    FF48H.10          A  
T6OUT. . . . . . .  BIT    FFC4H.1           A  
T6R. . . . . . . .  BIT    FF48H.6           A  
T6SR . . . . . . .  BIT    FF48H.15          A  
T6UD . . . . . . .  BIT    FF48H.7           A  
T6UDE. . . . . . .  BIT    FF48H.8           A  
T7 . . . . . . . .  WORD   F050H             A  ESFR
T78CON . . . . . .  WORD   FF20H             A  SFR
T7IC . . . . . . .  WORD   F17AH             A  ESFR
T7IE . . . . . . .  BIT    F17AH.6           A  
T7IR . . . . . . .  BIT    F17AH.7           A  
T7M. . . . . . . .  BIT    FF20H.3           A  
T7R. . . . . . . .  BIT    FF20H.6           A  
T7REL. . . . . . .  WORD   F054H             A  ESFR
T8 . . . . . . . .  WORD   F052H             A  ESFR
T8IC . . . . . . .  WORD   F17CH             A  ESFR
T8IE . . . . . . .  BIT    F17CH.6           A  
T8IR . . . . . . .  BIT    F17CH.7           A  
T8M. . . . . . . .  BIT    FF20H.11          A  
T8R. . . . . . . .  BIT    FF20H.14          A  
T8REL. . . . . . .  WORD   F056H             A  ESFR
TFR. . . . . . . .  WORD   FFACH             A  SFR
UNDOPC . . . . . .  BIT    FFACH.7           A  
USR0 . . . . . . .  BIT    FF10H.6           A  
V. . . . . . . . .  BIT    FF10H.2           A  
WDT. . . . . . . .  WORD   FEAEH             A  SFR
WDTCON . . . . . .  WORD   FFAEH             A  SFR
WDTIN. . . . . . .  BIT    FFAEH.0           A  
WDTR . . . . . . .  BIT    FFAEH.1           A  
WM_1 . . . . . . .  NEAR   FB4AH             A  SEC=BOOTSTRAP
WRCFG. . . . . . .  BIT    FF12H.7           A  
WRITE_MEM. . . . .  NEAR   FB36H             A  SEC=BOOTSTRAP
WR_MEM . . . . . .  DATA3  1H                A  
XP0IC. . . . . . .  WORD   F186H             A  ESFR
XP0IE. . . . . . .  BIT    F186H.6           A  
XP0IR. . . . . . .  BIT    F186H.7           A  
XP1IC. . . . . . .  WORD   F18EH             A  ESFR
XP1IE. . . . . . .  BIT    F18EH.6           A  
XP1IR. . . . . . .  BIT    F18EH.7           A  
XP2IC. . . . . . .  WORD   F196H             A  ESFR
XP2IE. . . . . . .  BIT    F196H.6           A  
XP2IR. . . . . . .  BIT    F196H.7           A  
XP3IC. . . . . . .  WORD   F19EH             A  ESFR
XP3IE. . . . . . .  BIT    F19EH.6           A  
XP3IR. . . . . . .  BIT    F19EH.7           A  
Z. . . . . . . . .  BIT    FF10H.3           A  
ZEROS. . . . . . .  WORD   FF1CH             A  SFR
_ADCDIS. . . . . .  DATA3  0H                A  
_ALECTL0 . . . . .  DATA3  0H                A  
_ALECTL1 . . . . .  DATA3  0H                A  
_ALECTL2 . . . . .  DATA3  0H                A  
_ALECTL3 . . . . .  DATA3  0H                A  
_ALECTL4 . . . . .  DATA3  0H                A  
_ASC0DIS . . . . .  DATA3  0H                A  
_ASC1DIS . . . . .  DATA3  0H                A  
_BDRSTEN . . . . .  DATA3  0H                A  
_BTYP0 . . . . . .  DATA3  2H                A  
_BTYP1 . . . . . .  DATA3  2H                A  
_BTYP2 . . . . . .  DATA3  0H                A  
_BTYP3 . . . . . .  DATA3  2H                A  
_BTYP4 . . . . . .  DATA3  2H                A  
_BUSACT0 . . . . .  DATA3  1H                A  
_BUSACT1 . . . . .  DATA3  1H                A  
_BUSACT2 . . . . .  DATA3  1H                A  
_BUSACT3 . . . . .  DATA3  1H                A  
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    33

_BUSACT4 . . . . .  DATA3  1H                A  
_BYTDIS. . . . . .  DATA3  0H                A  
_CAN1DIS . . . . .  DATA3  0H                A  
_CAN2DIS . . . . .  DATA3  0H                A  
_CC1DIS. . . . . .  DATA3  0H                A  
_CC2DIS. . . . . .  DATA3  0H                A  
_CC6DIS. . . . . .  DATA3  0H                A  
_CLKCON. . . . . .  DATA3  0H                A  
_CLKEN . . . . . .  DATA3  0H                A  
_CLKREL. . . . . .  DATA3  0H                A  
_CSCFG . . . . . .  DATA3  0H                A  
_CSREN0. . . . . .  DATA3  0H                A  
_CSREN1. . . . . .  DATA3  0H                A  
_CSREN2. . . . . .  DATA3  0H                A  
_CSREN3. . . . . .  DATA3  0H                A  
_CSREN4. . . . . .  DATA3  0H                A  
_CSWEN0. . . . . .  DATA3  0H                A  
_CSWEN1. . . . . .  DATA3  0H                A  
_CSWEN2. . . . . .  DATA3  0H                A  
_CSWEN3. . . . . .  DATA3  0H                A  
_CSWEN4. . . . . .  DATA3  0H                A  
_FMDIS . . . . . .  DATA3  0H                A  
_GPTDIS. . . . . .  DATA3  0H                A  
_I2CDIS. . . . . .  DATA3  0H                A  
_MCTC0 . . . . . .  DATA3  1H                A  
_MCTC1 . . . . . .  DATA3  1H                A  
_MCTC2 . . . . . .  DATA3  1H                A  
_MCTC3 . . . . . .  DATA3  1H                A  
_MCTC4 . . . . . .  DATA3  1H                A  
_MTTC0 . . . . . .  DATA3  1H                A  
_MTTC1 . . . . . .  DATA3  1H                A  
_MTTC2 . . . . . .  DATA3  1H                A  
_MTTC3 . . . . . .  DATA3  1H                A  
_MTTC4 . . . . . .  DATA3  1H                A  
_OWDDIS. . . . . .  DATA3  0H                A  
_PCDDIS. . . . . .  DATA3  0H                A  
_PDCON . . . . . .  DATA3  0H                A  
_PWDCFG. . . . . .  DATA3  0H                A  
_PWMDIS. . . . . .  DATA3  0H                A  
_RDYEN0. . . . . .  DATA3  0H                A  
_RDYEN1. . . . . .  DATA3  0H                A  
_RDYEN2. . . . . .  DATA3  0H                A  
_RDYEN3. . . . . .  DATA3  0H                A  
_RDYEN4. . . . . .  DATA3  0H                A  
_RDY_AS0 . . . . .  DATA3  0H                A  
_RDY_AS1 . . . . .  DATA3  0H                A  
_RDY_AS2 . . . . .  DATA3  0H                A  
_RDY_AS3 . . . . .  DATA3  0H                A  
_RDY_AS4 . . . . .  DATA3  0H                A  
_ROMEN . . . . . .  DATA3  0H                A  
_ROMS1 . . . . . .  DATA3  0H                A  
_RTS . . . . . . .  DATA3  0H                A  
_RWDC0 . . . . . .  DATA3  0H                A  
_RWDC1 . . . . . .  DATA3  0H                A  
_RWDC2 . . . . . .  DATA3  0H                A  
_RWDC3 . . . . . .  DATA3  0H                A  
_RWDC4 . . . . . .  DATA3  0H                A  
_SCS . . . . . . .  DATA3  0H                A  
_SGTDIS. . . . . .  DATA3  0H                A  
_SSCDIS. . . . . .  DATA3  0H                A  
_STKSZ . . . . . .  DATA3  7H                A  
_STKSZ1. . . . . .  DATA3  0H                A  
_VISIBLE . . . . .  DATA3  0H                A  
_V_CAN1. . . . . .  DATA3  1H                A  
_V_CAN2. . . . . .  DATA3  0H                A  
_V_XFLASH. . . . .  DATA3  0H                A  
A166 MACRO ASSEMBLER  BOOT167                                                             04/09/2008 11:07:51 PAGE    34

_V_XRAM2 . . . . .  DATA3  1H                A  
_V_XRAM6 . . . . .  DATA3  0H                A  
_WRCFG . . . . . .  DATA3  1H                A  
_XPEN. . . . . . .  DATA3  1H                A  
_XPERSHARE . . . .  DATA3  0H                A  



ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
