

================================================================
== Vitis HLS Report for 'readDram'
================================================================
* Date:           Tue Nov 12 11:52:51 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dataflow
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  0.860 us|  0.860 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1   |       16|       16|         8|          -|          -|     2|        no|
        | + VITIS_LOOP_7_2  |        6|        6|         3|          -|          -|     2|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 71 
73 --> 74 
74 --> 72 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%hi = alloca i32 1"   --->   Operation 75 'alloca' 'hi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 0" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 76 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [70/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln5 = store i2 0, i2 %hi" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 78 'store' 'store_ln5' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 79 [69/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 80 [68/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 81 [67/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 82 [66/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 83 [65/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 84 [64/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 85 [63/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 86 [62/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 87 [61/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 88 [60/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 89 [59/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 90 [58/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 91 [57/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 92 [56/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 93 [55/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 94 [54/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 95 [53/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 96 [52/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 97 [51/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 98 [50/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 99 [49/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 100 [48/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 101 [47/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 102 [46/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 102 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 103 [45/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 104 [44/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 105 [43/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 106 [42/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 107 [41/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 108 [40/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 109 [39/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 110 [38/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 110 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 111 [37/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 112 [36/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 113 [35/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 114 [34/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 115 [33/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 116 [32/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 117 [31/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 118 [30/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 119 [29/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 120 [28/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 121 [27/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 122 [26/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 123 [25/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 124 [24/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 125 [23/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 126 [22/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 127 [21/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 128 [20/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 129 [19/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 130 [18/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 130 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 131 [17/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 131 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 132 [16/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 133 [15/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 134 [14/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 135 [13/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 136 [12/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 137 [11/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 138 [10/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 139 [9/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 140 [8/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 141 [7/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 142 [6/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 143 [5/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 144 [4/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 145 [3/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 146 [2/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 147 [1/1] (2.16ns)   --->   "%channel_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %channel_i"   --->   Operation 147 'read' 'channel_i_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_70 : Operation 148 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf, void "   --->   Operation 148 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 149 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf_1, void "   --->   Operation 149 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %channel_i_read, i1 0" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 151 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 152 [1/70] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem0_addr, i32 4" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln5 = br void %VITIS_LOOP_7_2.i.i" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 153 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 71 <SV = 70> <Delay = 0.62>
ST_71 : Operation 154 [1/1] (0.00ns)   --->   "%hi_1 = load i2 %hi"   --->   Operation 154 'load' 'hi_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 155 [1/1] (0.51ns)   --->   "%icmp_ln5 = icmp_eq  i2 %hi_1, i2 2" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 155 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 156 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 156 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 157 [1/1] (0.62ns)   --->   "%add_ln5 = add i2 %hi_1, i2 1" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 157 'add' 'add_ln5' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %VITIS_LOOP_7_2.split.i.i, void %readDram.exit" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 158 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 159 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_71 : Operation 160 [1/1] (0.00ns)   --->   "%empty_37 = trunc i2 %hi_1"   --->   Operation 160 'trunc' 'empty_37' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_71 : Operation 161 [1/1] (0.48ns)   --->   "%br_ln7 = br void %for.inc.i.i" [dataflow_ex_5.cpp:7->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 161 'br' 'br_ln7' <Predicate = (!icmp_ln5)> <Delay = 0.48>
ST_71 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln121 = ret i2 %channel_i_read" [dataflow_ex_5.cpp:121]   --->   Operation 162 'ret' 'ret_ln121' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 1.00>
ST_72 : Operation 163 [1/1] (0.00ns)   --->   "%wi = phi i2 %add_ln7, void %arrayidx1321.exit.i.i, i2 0, void %VITIS_LOOP_7_2.split.i.i" [dataflow_ex_5.cpp:7->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 163 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i2 %wi" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 164 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 165 [1/1] (0.74ns)   --->   "%add_ln10 = add i3 %tmp_i, i3 %zext_ln10" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 165 'add' 'add_ln10' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i3 %add_ln10" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 166 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 167 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr i8 %input_buf, i64 0, i64 %zext_ln10_1" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 167 'getelementptr' 'input_buf_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 168 [1/1] (0.00ns)   --->   "%input_buf_1_addr = getelementptr i8 %input_buf_1, i64 0, i64 %zext_ln10_1" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 168 'getelementptr' 'input_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 169 [1/1] (0.51ns)   --->   "%icmp_ln7 = icmp_eq  i2 %wi, i2 2" [dataflow_ex_5.cpp:7->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 169 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 170 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 170 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 171 [1/1] (0.62ns)   --->   "%add_ln7 = add i2 %wi, i2 1" [dataflow_ex_5.cpp:7->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 171 'add' 'add_ln7' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc.split.i.i, void %for.inc16.i.i" [dataflow_ex_5.cpp:7->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 172 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 173 [1/1] (0.48ns)   --->   "%store_ln5 = store i2 %add_ln5, i2 %hi" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 173 'store' 'store_ln5' <Predicate = (icmp_ln7)> <Delay = 0.48>
ST_72 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln5 = br void %VITIS_LOOP_7_2.i.i" [dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 174 'br' 'br_ln5' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [dataflow_ex_5.cpp:7->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 175 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 176 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 176 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %empty_37, void %arrayidx1321.case.0.i.i, void %arrayidx1321.case.1.i.i" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 177 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 0.79>
ST_74 : Operation 178 [1/1] (0.79ns)   --->   "%store_ln10 = store i8 %gmem0_addr_read, i3 %input_buf_addr" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 178 'store' 'store_ln10' <Predicate = (!empty_37)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_74 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx1321.exit.i.i" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 179 'br' 'br_ln10' <Predicate = (!empty_37)> <Delay = 0.00>
ST_74 : Operation 180 [1/1] (0.79ns)   --->   "%store_ln10 = store i8 %gmem0_addr_read, i3 %input_buf_1_addr" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 180 'store' 'store_ln10' <Predicate = (empty_37)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_74 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx1321.exit.i.i" [dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 181 'br' 'br_ln10' <Predicate = (empty_37)> <Delay = 0.00>
ST_74 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc.i.i" [dataflow_ex_5.cpp:7->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121]   --->   Operation 182 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [11]  (0 ns)
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [12]  (7.3 ns)

 <State 71>: 0.625ns
The critical path consists of the following:
	'load' operation ('hi') on local variable 'hi' [16]  (0 ns)
	'add' operation ('add_ln5', dataflow_ex_5.cpp:5->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [19]  (0.625 ns)

 <State 72>: 1ns
The critical path consists of the following:
	'phi' operation ('wi', dataflow_ex_5.cpp:7->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) with incoming values : ('add_ln7', dataflow_ex_5.cpp:7->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [26]  (0 ns)
	'add' operation ('add_ln10', dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [28]  (0.746 ns)
	blocking operation 0.254 ns on control path)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) on port 'gmem0' (dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) [38]  (7.3 ns)

 <State 74>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln10', dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121) of variable 'gmem0_addr_read', dataflow_ex_5.cpp:10->dataflow_ex_5.cpp:121->dataflow_ex_5.cpp:121 on array 'input_buf_1' [44]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
