TimeQuest Timing Analyzer report for VGA_controller
Tue Nov 16 18:16:12 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; VGA_controller                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                   ; Targets                                                                    ;
+------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+
; CLK                                                                    ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                          ; { CLK }                                                                    ;
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK    ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|inclk[0] ; { lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                           ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
; 261.57 MHz ; 261.57 MHz      ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.177 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.448 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                               ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; CLK                                                                    ; 9.891  ; 0.000         ;
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.707 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+--------+---------------------------------------------------+--------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                          ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 36.177 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.735      ;
; 36.177 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.735      ;
; 36.177 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.735      ;
; 36.177 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.735      ;
; 36.177 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.735      ;
; 36.177 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.735      ;
; 36.177 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.735      ;
; 36.177 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.735      ;
; 36.177 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.735      ;
; 36.177 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.735      ;
; 36.400 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.512      ;
; 36.400 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.512      ;
; 36.400 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.512      ;
; 36.400 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.512      ;
; 36.400 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.512      ;
; 36.400 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.512      ;
; 36.400 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.512      ;
; 36.400 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.512      ;
; 36.400 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.512      ;
; 36.400 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.512      ;
; 36.537 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.375      ;
; 36.537 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.375      ;
; 36.537 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.375      ;
; 36.537 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.375      ;
; 36.537 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.375      ;
; 36.537 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.375      ;
; 36.537 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.375      ;
; 36.537 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.375      ;
; 36.537 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.375      ;
; 36.537 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.375      ;
; 36.545 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.367      ;
; 36.545 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.367      ;
; 36.545 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.367      ;
; 36.545 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.367      ;
; 36.545 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.367      ;
; 36.545 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.367      ;
; 36.545 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.367      ;
; 36.545 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.367      ;
; 36.545 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.367      ;
; 36.545 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.367      ;
; 36.828 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.084      ;
; 36.828 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.084      ;
; 36.828 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.084      ;
; 36.828 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.084      ;
; 36.828 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.084      ;
; 36.828 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.084      ;
; 36.828 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.084      ;
; 36.828 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.084      ;
; 36.828 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.084      ;
; 36.828 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.084      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.061      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.061      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.061      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.061      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.061      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.061      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.061      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.061      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.061      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.061      ;
; 36.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.055      ;
; 36.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.055      ;
; 36.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.055      ;
; 36.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.055      ;
; 36.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.055      ;
; 36.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.055      ;
; 36.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.055      ;
; 36.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.055      ;
; 36.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.055      ;
; 36.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.055      ;
; 37.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.909      ;
; 37.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.909      ;
; 37.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.909      ;
; 37.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.909      ;
; 37.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.909      ;
; 37.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.909      ;
; 37.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.909      ;
; 37.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.909      ;
; 37.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.909      ;
; 37.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.909      ;
; 37.165 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.747      ;
; 37.165 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.747      ;
; 37.165 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.747      ;
; 37.165 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.747      ;
; 37.165 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.747      ;
; 37.165 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.747      ;
; 37.165 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.747      ;
; 37.165 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.747      ;
; 37.165 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.747      ;
; 37.165 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.747      ;
; 37.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.595      ;
; 37.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.595      ;
; 37.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.595      ;
; 37.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.595      ;
; 37.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.595      ;
; 37.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.595      ;
; 37.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.595      ;
; 37.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.595      ;
; 37.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.595      ;
; 37.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 2.595      ;
+--------+---------------------------------------------------+--------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+---------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.448 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.714      ;
; 0.456 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.722      ;
; 0.652 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.652 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.652 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.653 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.657 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.663 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.667 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.670 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.670 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.671 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.686 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.952      ;
; 0.690 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.956      ;
; 0.697 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.963      ;
; 0.700 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.966      ;
; 0.821 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.087      ;
; 0.824 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.090      ;
; 0.862 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.128      ;
; 0.969 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.235      ;
; 0.970 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.236      ;
; 0.975 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.978 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.244      ;
; 0.979 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.245      ;
; 0.979 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.245      ;
; 0.983 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.249      ;
; 0.984 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.250      ;
; 0.984 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.250      ;
; 0.989 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.995 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.261      ;
; 0.997 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.263      ;
; 1.002 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.268      ;
; 1.004 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.270      ;
; 1.004 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.270      ;
; 1.007 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.273      ;
; 1.009 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.275      ;
; 1.024 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.290      ;
; 1.029 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.295      ;
; 1.090 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.356      ;
; 1.091 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.357      ;
; 1.095 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.101 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.104 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.370      ;
; 1.105 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.371      ;
; 1.105 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.371      ;
; 1.109 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.375      ;
; 1.110 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.376      ;
; 1.110 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.376      ;
; 1.110 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.376      ;
; 1.110 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.376      ;
; 1.115 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.381      ;
; 1.116 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.382      ;
; 1.121 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.387      ;
; 1.123 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.389      ;
; 1.125 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.128 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.130 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.396      ;
; 1.130 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.396      ;
; 1.133 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.135 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.139 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.405      ;
; 1.150 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.416      ;
; 1.151 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.155 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.421      ;
; 1.156 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.422      ;
; 1.189 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.455      ;
; 1.194 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.460      ;
; 1.216 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.482      ;
; 1.221 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.487      ;
; 1.222 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.488      ;
; 1.227 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.493      ;
; 1.230 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.496      ;
; 1.231 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.497      ;
; 1.231 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.497      ;
; 1.235 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.501      ;
; 1.236 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.236 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.236 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.236 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.241 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.507      ;
; 1.251 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.517      ;
; 1.254 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.520      ;
; 1.256 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.522      ;
; 1.256 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.522      ;
; 1.260 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.526      ;
; 1.261 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.527      ;
; 1.265 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.531      ;
; 1.276 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.277 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.543      ;
; 1.281 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.547      ;
; 1.282 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.548      ;
; 1.342 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.608      ;
+-------+---------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                            ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
; 287.94 MHz ; 287.94 MHz      ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.527 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.406 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; CLK                                                                    ; 9.887  ; 0.000         ;
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.709 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------------------------------+--------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                          ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 36.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.395      ;
; 36.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.395      ;
; 36.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.395      ;
; 36.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.395      ;
; 36.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.395      ;
; 36.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.395      ;
; 36.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.395      ;
; 36.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.395      ;
; 36.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.395      ;
; 36.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.395      ;
; 36.728 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.194      ;
; 36.728 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.194      ;
; 36.728 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.194      ;
; 36.728 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.194      ;
; 36.728 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.194      ;
; 36.728 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.194      ;
; 36.728 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.194      ;
; 36.728 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.194      ;
; 36.728 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.194      ;
; 36.728 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.194      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.071      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.071      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.071      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.071      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.071      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.071      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.071      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.071      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.071      ;
; 36.851 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.071      ;
; 36.856 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.066      ;
; 36.856 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.066      ;
; 36.856 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.066      ;
; 36.856 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.066      ;
; 36.856 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.066      ;
; 36.856 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.066      ;
; 36.856 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.066      ;
; 36.856 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.066      ;
; 36.856 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.066      ;
; 36.856 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.066      ;
; 37.096 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.826      ;
; 37.096 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.826      ;
; 37.096 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.826      ;
; 37.096 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.826      ;
; 37.096 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.826      ;
; 37.096 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.826      ;
; 37.096 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.826      ;
; 37.096 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.826      ;
; 37.096 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.826      ;
; 37.096 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.826      ;
; 37.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.786      ;
; 37.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.786      ;
; 37.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.786      ;
; 37.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.786      ;
; 37.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.786      ;
; 37.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.786      ;
; 37.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.786      ;
; 37.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.786      ;
; 37.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.786      ;
; 37.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.786      ;
; 37.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.780      ;
; 37.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.780      ;
; 37.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.780      ;
; 37.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.780      ;
; 37.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.780      ;
; 37.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.780      ;
; 37.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.780      ;
; 37.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.780      ;
; 37.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.780      ;
; 37.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.780      ;
; 37.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.692      ;
; 37.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.692      ;
; 37.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.692      ;
; 37.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.692      ;
; 37.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.692      ;
; 37.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.692      ;
; 37.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.692      ;
; 37.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.692      ;
; 37.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.692      ;
; 37.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.692      ;
; 37.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.526      ;
; 37.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.526      ;
; 37.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.526      ;
; 37.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.526      ;
; 37.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.526      ;
; 37.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.526      ;
; 37.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.526      ;
; 37.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.526      ;
; 37.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.526      ;
; 37.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.526      ;
; 37.511 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.411      ;
; 37.511 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.411      ;
; 37.511 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.411      ;
; 37.511 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.411      ;
; 37.511 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.411      ;
; 37.511 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.411      ;
; 37.511 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.411      ;
; 37.511 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.411      ;
; 37.511 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.411      ;
; 37.511 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.411      ;
+--------+---------------------------------------------------+--------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+---------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.406 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.648      ;
; 0.413 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.655      ;
; 0.596 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.838      ;
; 0.597 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.839      ;
; 0.597 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.839      ;
; 0.597 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.839      ;
; 0.600 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.607 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.611 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.853      ;
; 0.613 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.856      ;
; 0.625 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.630 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.872      ;
; 0.636 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.878      ;
; 0.639 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.881      ;
; 0.762 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.004      ;
; 0.765 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.007      ;
; 0.796 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.038      ;
; 0.882 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.124      ;
; 0.884 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.884 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.884 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.885 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.127      ;
; 0.887 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.129      ;
; 0.888 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.130      ;
; 0.893 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.135      ;
; 0.895 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.896 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.138      ;
; 0.898 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.140      ;
; 0.899 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.141      ;
; 0.900 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.143      ;
; 0.906 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.148      ;
; 0.906 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.148      ;
; 0.911 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.153      ;
; 0.912 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.154      ;
; 0.917 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.159      ;
; 0.917 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.159      ;
; 0.924 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.166      ;
; 0.935 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.177      ;
; 0.983 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.225      ;
; 0.983 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.225      ;
; 0.986 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 0.992 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.234      ;
; 0.994 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.236      ;
; 0.995 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.237      ;
; 0.997 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 0.997 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 0.998 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.240      ;
; 0.999 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.241      ;
; 1.003 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.245      ;
; 1.005 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.247      ;
; 1.006 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.248      ;
; 1.008 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.250      ;
; 1.009 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.251      ;
; 1.010 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.252      ;
; 1.010 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.252      ;
; 1.011 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.253      ;
; 1.016 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.258      ;
; 1.016 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.258      ;
; 1.016 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.258      ;
; 1.021 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.263      ;
; 1.027 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.269      ;
; 1.027 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.269      ;
; 1.034 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.276      ;
; 1.045 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.287      ;
; 1.048 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.290      ;
; 1.053 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.064 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.306      ;
; 1.081 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.323      ;
; 1.093 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.335      ;
; 1.095 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.337      ;
; 1.096 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.338      ;
; 1.102 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.344      ;
; 1.104 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.346      ;
; 1.105 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.347      ;
; 1.107 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.349      ;
; 1.107 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.349      ;
; 1.108 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.350      ;
; 1.109 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.351      ;
; 1.113 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.355      ;
; 1.116 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.358      ;
; 1.118 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.360      ;
; 1.120 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.362      ;
; 1.120 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.362      ;
; 1.126 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.368      ;
; 1.126 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.368      ;
; 1.128 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.370      ;
; 1.131 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.373      ;
; 1.137 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.379      ;
; 1.144 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.386      ;
; 1.155 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.397      ;
; 1.158 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.400      ;
; 1.163 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.405      ;
; 1.174 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.416      ;
; 1.203 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.445      ;
+-------+---------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                              ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 38.142 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.205 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; CLK                                                                    ; 9.574  ; 0.000         ;
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.780 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+---------------------------------------------------+--------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                          ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 38.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.801      ;
; 38.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.801      ;
; 38.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.801      ;
; 38.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.801      ;
; 38.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.801      ;
; 38.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.801      ;
; 38.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.801      ;
; 38.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.801      ;
; 38.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.801      ;
; 38.142 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.801      ;
; 38.266 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.677      ;
; 38.266 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.677      ;
; 38.266 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.677      ;
; 38.266 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.677      ;
; 38.266 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.677      ;
; 38.266 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.677      ;
; 38.266 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.677      ;
; 38.266 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.677      ;
; 38.266 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.677      ;
; 38.266 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.677      ;
; 38.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.626      ;
; 38.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.626      ;
; 38.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.626      ;
; 38.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.626      ;
; 38.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.626      ;
; 38.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.626      ;
; 38.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.626      ;
; 38.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.626      ;
; 38.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.626      ;
; 38.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.626      ;
; 38.334 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.609      ;
; 38.334 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.609      ;
; 38.334 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.609      ;
; 38.334 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.609      ;
; 38.334 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.609      ;
; 38.334 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.609      ;
; 38.334 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.609      ;
; 38.334 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.609      ;
; 38.334 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.609      ;
; 38.334 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.609      ;
; 38.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.473      ;
; 38.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.473      ;
; 38.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.473      ;
; 38.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.473      ;
; 38.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.473      ;
; 38.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.473      ;
; 38.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.473      ;
; 38.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.473      ;
; 38.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.473      ;
; 38.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.473      ;
; 38.471 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.471 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.471 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.471 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.471 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.471 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.471 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.471 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.471 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.471 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.491 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.452      ;
; 38.491 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.452      ;
; 38.491 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.452      ;
; 38.491 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.452      ;
; 38.491 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.452      ;
; 38.491 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.452      ;
; 38.491 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.452      ;
; 38.491 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.452      ;
; 38.491 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.452      ;
; 38.491 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.452      ;
; 38.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.408      ;
; 38.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.408      ;
; 38.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.408      ;
; 38.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.408      ;
; 38.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.408      ;
; 38.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.408      ;
; 38.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.408      ;
; 38.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.408      ;
; 38.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.408      ;
; 38.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.408      ;
; 38.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.338      ;
; 38.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.338      ;
; 38.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.338      ;
; 38.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.338      ;
; 38.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.338      ;
; 38.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.338      ;
; 38.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.338      ;
; 38.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.338      ;
; 38.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.338      ;
; 38.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.338      ;
; 38.682 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.261      ;
; 38.682 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.261      ;
; 38.682 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.261      ;
; 38.682 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.261      ;
; 38.682 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.261      ;
; 38.682 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.261      ;
; 38.682 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.261      ;
; 38.682 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.261      ;
; 38.682 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.261      ;
; 38.682 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.261      ;
+--------+---------------------------------------------------+--------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+---------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.205 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.329      ;
; 0.209 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.300 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.303 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.306 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.432      ;
; 0.310 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.434      ;
; 0.316 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.440      ;
; 0.318 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.442      ;
; 0.323 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.447      ;
; 0.324 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.448      ;
; 0.371 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.495      ;
; 0.374 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.498      ;
; 0.390 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.514      ;
; 0.449 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.573      ;
; 0.449 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.573      ;
; 0.450 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.455 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.579      ;
; 0.456 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.580      ;
; 0.458 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.582      ;
; 0.459 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.583      ;
; 0.459 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.583      ;
; 0.459 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.583      ;
; 0.459 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.583      ;
; 0.461 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.586      ;
; 0.464 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.588      ;
; 0.465 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.589      ;
; 0.466 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.590      ;
; 0.467 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.591      ;
; 0.469 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.593      ;
; 0.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.594      ;
; 0.473 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.597      ;
; 0.482 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.606      ;
; 0.485 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.609      ;
; 0.512 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.636      ;
; 0.512 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.636      ;
; 0.513 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.637      ;
; 0.515 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.639      ;
; 0.516 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.518 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.642      ;
; 0.520 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.644      ;
; 0.521 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.645      ;
; 0.522 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.646      ;
; 0.522 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.646      ;
; 0.525 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.649      ;
; 0.525 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.649      ;
; 0.525 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.649      ;
; 0.525 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.649      ;
; 0.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.651      ;
; 0.528 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.652      ;
; 0.528 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.652      ;
; 0.528 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.652      ;
; 0.530 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.654      ;
; 0.530 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.654      ;
; 0.531 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.655      ;
; 0.532 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.656      ;
; 0.532 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.656      ;
; 0.533 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.657      ;
; 0.535 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.659      ;
; 0.536 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.660      ;
; 0.539 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.663      ;
; 0.548 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.672      ;
; 0.548 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.672      ;
; 0.551 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.675      ;
; 0.551 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.675      ;
; 0.578 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.702      ;
; 0.579 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.703      ;
; 0.581 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.705      ;
; 0.582 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.706      ;
; 0.583 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.707      ;
; 0.584 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.708      ;
; 0.586 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.710      ;
; 0.587 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.711      ;
; 0.588 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.712      ;
; 0.588 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.712      ;
; 0.591 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.715      ;
; 0.591 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.715      ;
; 0.591 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.715      ;
; 0.591 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.715      ;
; 0.594 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.718      ;
; 0.594 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.718      ;
; 0.596 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.720      ;
; 0.597 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.721      ;
; 0.598 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.722      ;
; 0.601 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.725      ;
; 0.602 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.726      ;
; 0.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.729      ;
; 0.614 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.738      ;
; 0.617 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.741      ;
; 0.644 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.768      ;
+-------+---------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                 ;
+-------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                        ; 36.177 ; 0.205 ; N/A      ; N/A     ; 9.574               ;
;  CLK                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.177 ; 0.205 ; N/A      ; N/A     ; 19.707              ;
; Design-wide TNS                                                         ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; NCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREST         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; NCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GREST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DEN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; NCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GREST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DEN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; NCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GREST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DEN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 231      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; 231      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 305   ; 305  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                      ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-------------+
; Target                                                                 ; Clock                                                                  ; Type      ; Status      ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-------------+
; CLK                                                                    ; CLK                                                                    ; Base      ; Constrained ;
; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; B[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEN         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREST       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; B[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEN         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREST       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 16 18:16:09 2021
Info: Command: quartus_sta VGA_controller -c VGA_controller
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]} {lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.177               0.000 lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.448               0.000 lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.891               0.000 CLK 
    Info (332119):    19.707               0.000 lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.527
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.527               0.000 lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.406               0.000 lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.887               0.000 CLK 
    Info (332119):    19.709               0.000 lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 38.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    38.142               0.000 lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 CLK 
    Info (332119):    19.780               0.000 lcd_sync_inst|PLL_VGA_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Tue Nov 16 18:16:12 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


