// Seed: 276514861
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output wire id_2,
    output tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input uwire id_7,
    output wand id_8,
    output supply1 id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wand id_12,
    input tri0 id_13,
    output tri1 id_14,
    output wire id_15,
    input tri1 id_16,
    output tri0 id_17,
    input tri id_18,
    output wand id_19,
    input wire id_20,
    input uwire id_21
);
  wire id_23;
  assign id_19 = 1 == 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    output supply1 id_2,
    output tri0 id_3,
    output wire id_4,
    input tri1 id_5
);
  assign id_4 = 1;
  module_0(
      id_2,
      id_0,
      id_2,
      id_1,
      id_5,
      id_5,
      id_5,
      id_5,
      id_2,
      id_1,
      id_5,
      id_1,
      id_5,
      id_5,
      id_3,
      id_4,
      id_5,
      id_4,
      id_5,
      id_3,
      id_5,
      id_5
  );
endmodule
