(edif four_bit_updown_counter
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 11 22 16 40 42)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure four_bit_updown_counter.ngc four_bit_updown_counter.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3_D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library four_bit_updown_counter_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell four_bit_updown_counter
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
            (port downUp
              (direction INPUT)
            )
            (port (array (rename Q_output "Q_output<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename N_count "N_count<3:0>") 4)
              (direction INPUT))
            (designator "xc3s500e-4-ft256")
            (property TYPE (string "four_bit_updown_counter") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:Q_output<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:N_count<3:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "four_bit_updown_counter_four_bit_updown_counter") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PartB_inst_3__d_flipflop_i_q_renamed_0 "PartB/inst[3].d_flipflop_i/q")
              (viewRef view_1 (cellRef FDCP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PartB_inst_2__d_flipflop_i_q_renamed_1 "PartB/inst[2].d_flipflop_i/q")
              (viewRef view_1 (cellRef FDCP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PartB_inst_1__d_flipflop_i_q_renamed_2 "PartB/inst[1].d_flipflop_i/q")
              (viewRef view_1 (cellRef FDCP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PartB_inst_0__d_flipflop_i_q_renamed_3 "PartB/inst[0].d_flipflop_i/q")
              (viewRef view_1 (cellRef FDCP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitAdder_inst_0__nbit_adder_i_HalfA2_s1 "PartA/lac_adder/fourBitAdder/inst[0].nbit_adder_i/HalfA2/s1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename PartA_xor_control_inst_2__xor_gate_i_f1 "PartA/xor_control/inst[2].xor_gate_i/f1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA1_s1 "PartA/lac_adder/fourBitAdder/nbit_adder_last/HalfA1/s1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitAdder_inst_1__nbit_adder_i_HalfA2_s1 "PartA/lac_adder/fourBitAdder/inst[1].nbit_adder_i/HalfA2/s1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (instance (rename reset_IBUF_renamed_4 "reset_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename downUp_IBUF_renamed_5 "downUp_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename N_count_3_IBUF_renamed_6 "N_count_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename N_count_2_IBUF_renamed_7 "N_count_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename N_count_1_IBUF_renamed_8 "N_count_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename N_count_0_IBUF_renamed_9 "N_count_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Q_output_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Q_output_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Q_output_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Q_output_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW1 "PartA/lac_adder/fourBitLAC/C_terms_2_or00001_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9669") (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitAdder_inst_2__nbit_adder_i_HalfA2_s1 "PartA/lac_adder/fourBitAdder/inst[2].nbit_adder_i/HalfA2/s1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8E17") (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA2_s1 "PartA/lac_adder/fourBitAdder/nbit_adder_last/HalfA2/s1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C963") (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2 "PartA/lac_adder/fourBitLAC/C_terms_2_or00001_SW2")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3 "PartA/lac_adder/fourBitLAC/C_terms_2_or00001_SW3")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_G "PartA/lac_adder/fourBitLAC/C_terms_2_or00001_SW2_G")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "81BD") (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_F "PartA/lac_adder/fourBitLAC/C_terms_2_or00001_SW3_F")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "81BD") (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_F "PartA/lac_adder/fourBitLAC/C_terms_2_or00001_SW2_F")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9F") (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_G "PartA/lac_adder/fourBitLAC/C_terms_2_or00001_SW3_G")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "09") (owner "Xilinx"))
            )
            (instance (rename CLK_BUFGP_renamed_10 "CLK_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitLAC_C_terms_1_or00001 "PartA/lac_adder/fourBitLAC/C_terms_1_or00001")
              (viewRef view_1 (cellRef LUT3_D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW0 "PartA/lac_adder/fourBitLAC/C_terms_2_or00001_SW0")
              (viewRef view_1 (cellRef LUT2_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (net CLK
              (joined
                (portRef CLK)
                (portRef I (instanceRef CLK_BUFGP_renamed_10))
              )
            )
            (net CLK_BUFGP
              (joined
                (portRef C (instanceRef PartB_inst_0__d_flipflop_i_q_renamed_3))
                (portRef C (instanceRef PartB_inst_1__d_flipflop_i_q_renamed_2))
                (portRef C (instanceRef PartB_inst_2__d_flipflop_i_q_renamed_1))
                (portRef C (instanceRef PartB_inst_3__d_flipflop_i_q_renamed_0))
                (portRef O (instanceRef CLK_BUFGP_renamed_10))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef PRE (instanceRef PartB_inst_0__d_flipflop_i_q_renamed_3))
                (portRef PRE (instanceRef PartB_inst_1__d_flipflop_i_q_renamed_2))
                (portRef PRE (instanceRef PartB_inst_2__d_flipflop_i_q_renamed_1))
                (portRef PRE (instanceRef PartB_inst_3__d_flipflop_i_q_renamed_0))
              )
            )
            (net N10
              (joined
                (portRef I0 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3))
                (portRef O (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_F))
              )
            )
            (net N11
              (joined
                (portRef I1 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3))
                (portRef O (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_G))
              )
            )
            (net N12
              (joined
                (portRef LO (instanceRef PartA_lac_adder_fourBitLAC_C_terms_1_or00001))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA2_s1))
              )
            )
            (net N2
              (joined
                (portRef I3 (instanceRef PartA_lac_adder_fourBitAdder_inst_2__nbit_adder_i_HalfA2_s1))
                (portRef LO (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW0))
              )
            )
            (net N3
              (joined
                (portRef O (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW1))
                (portRef I2 (instanceRef PartA_lac_adder_fourBitAdder_inst_2__nbit_adder_i_HalfA2_s1))
              )
            )
            (net N5
              (joined
                (portRef I2 (instanceRef PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA2_s1))
                (portRef O (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2))
              )
            )
            (net N6
              (joined
                (portRef I3 (instanceRef PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA2_s1))
                (portRef O (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3))
              )
            )
            (net N8
              (joined
                (portRef I0 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2))
                (portRef O (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_F))
              )
            )
            (net N9
              (joined
                (portRef I1 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2))
                (portRef O (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_G))
              )
            )
            (net (rename N_count_0_ "N_count<0>")
              (joined
                (portRef (member N_count 3))
                (portRef I (instanceRef N_count_0_IBUF_renamed_9))
              )
            )
            (net (rename N_count_1_ "N_count<1>")
              (joined
                (portRef (member N_count 2))
                (portRef I (instanceRef N_count_1_IBUF_renamed_8))
              )
            )
            (net (rename N_count_2_ "N_count<2>")
              (joined
                (portRef (member N_count 1))
                (portRef I (instanceRef N_count_2_IBUF_renamed_7))
              )
            )
            (net (rename N_count_3_ "N_count<3>")
              (joined
                (portRef (member N_count 0))
                (portRef I (instanceRef N_count_3_IBUF_renamed_6))
              )
            )
            (net N_count_0_IBUF
              (joined
                (portRef I0 (instanceRef PartA_lac_adder_fourBitAdder_inst_0__nbit_adder_i_HalfA2_s1))
                (portRef O (instanceRef N_count_0_IBUF_renamed_9))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_1_or00001))
              )
            )
            (net N_count_1_IBUF
              (joined
                (portRef O (instanceRef N_count_1_IBUF_renamed_8))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitAdder_inst_1__nbit_adder_i_HalfA2_s1))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW1))
                (portRef I2 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_G))
                (portRef I2 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_F))
              )
            )
            (net N_count_2_IBUF
              (joined
                (portRef I0 (instanceRef PartA_xor_control_inst_2__xor_gate_i_f1))
                (portRef O (instanceRef N_count_2_IBUF_renamed_7))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_G))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_F))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_F))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_G))
              )
            )
            (net N_count_3_IBUF
              (joined
                (portRef I1 (instanceRef PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA1_s1))
                (portRef O (instanceRef N_count_3_IBUF_renamed_6))
              )
            )
            (net (rename PartA_lac_adder_fourBitAdder_nbit_adder_last_sig_adder1_in1 "PartA/lac_adder/fourBitAdder/nbit_adder_last/sig_adder1_in1")
              (joined
                (portRef O (instanceRef PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA1_s1))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA2_s1))
              )
            )
            (net (rename PartA_lac_adder_s0_1_ "PartA/lac_adder/s0<1>")
              (joined
                (portRef I3 (instanceRef PartA_lac_adder_fourBitAdder_inst_1__nbit_adder_i_HalfA2_s1))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitAdder_inst_2__nbit_adder_i_HalfA2_s1))
                (portRef O (instanceRef PartA_lac_adder_fourBitLAC_C_terms_1_or00001))
              )
            )
            (net (rename PartA_s0_2_ "PartA/s0<2>")
              (joined
                (portRef O (instanceRef PartA_xor_control_inst_2__xor_gate_i_f1))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW1))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW0))
              )
            )
            (net (rename PartB_inst_0__d_flipflop_i_q "PartB/inst[0].d_flipflop_i/q")
              (joined
                (portRef Q (instanceRef PartB_inst_0__d_flipflop_i_q_renamed_3))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitAdder_inst_0__nbit_adder_i_HalfA2_s1))
                (portRef I (instanceRef Q_output_0_OBUF))
                (portRef I2 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_1_or00001))
              )
            )
            (net (rename PartB_inst_1__d_flipflop_i_q "PartB/inst[1].d_flipflop_i/q")
              (joined
                (portRef Q (instanceRef PartB_inst_1__d_flipflop_i_q_renamed_2))
                (portRef I2 (instanceRef PartA_lac_adder_fourBitAdder_inst_1__nbit_adder_i_HalfA2_s1))
                (portRef I (instanceRef Q_output_1_OBUF))
                (portRef S (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2))
                (portRef S (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitAdder_inst_2__nbit_adder_i_HalfA2_s1))
              )
            )
            (net (rename PartB_inst_2__d_flipflop_i_q "PartB/inst[2].d_flipflop_i/q")
              (joined
                (portRef Q (instanceRef PartB_inst_2__d_flipflop_i_q_renamed_1))
                (portRef I (instanceRef Q_output_2_OBUF))
                (portRef I2 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_F))
                (portRef I3 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW1))
                (portRef I3 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_G))
                (portRef I3 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_F))
                (portRef I2 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_G))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW0))
              )
            )
            (net (rename PartB_inst_3__d_flipflop_i_q "PartB/inst[3].d_flipflop_i/q")
              (joined
                (portRef Q (instanceRef PartB_inst_3__d_flipflop_i_q_renamed_0))
                (portRef I2 (instanceRef PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA1_s1))
                (portRef I (instanceRef Q_output_3_OBUF))
              )
            )
            (net (rename Q_output_0_ "Q_output<0>")
              (joined
                (portRef (member Q_output 3))
                (portRef O (instanceRef Q_output_0_OBUF))
              )
            )
            (net (rename Q_output_1_ "Q_output<1>")
              (joined
                (portRef (member Q_output 2))
                (portRef O (instanceRef Q_output_1_OBUF))
              )
            )
            (net (rename Q_output_2_ "Q_output<2>")
              (joined
                (portRef (member Q_output 1))
                (portRef O (instanceRef Q_output_2_OBUF))
              )
            )
            (net (rename Q_output_3_ "Q_output<3>")
              (joined
                (portRef (member Q_output 0))
                (portRef O (instanceRef Q_output_3_OBUF))
              )
            )
            (net downUp
              (joined
                (portRef downUp)
                (portRef I (instanceRef downUp_IBUF_renamed_5))
              )
            )
            (net downUp_IBUF
              (joined
                (portRef I1 (instanceRef PartA_xor_control_inst_2__xor_gate_i_f1))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA1_s1))
                (portRef O (instanceRef downUp_IBUF_renamed_5))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_F))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitAdder_inst_1__nbit_adder_i_HalfA2_s1))
                (portRef I2 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW1))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW2_G))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_F))
                (portRef I0 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_2_or00001_SW3_G))
                (portRef I1 (instanceRef PartA_lac_adder_fourBitLAC_C_terms_1_or00001))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef I (instanceRef reset_IBUF_renamed_4))
              )
            )
            (net reset_IBUF
              (joined
                (portRef CLR (instanceRef PartB_inst_0__d_flipflop_i_q_renamed_3))
                (portRef CLR (instanceRef PartB_inst_1__d_flipflop_i_q_renamed_2))
                (portRef CLR (instanceRef PartB_inst_2__d_flipflop_i_q_renamed_1))
                (portRef CLR (instanceRef PartB_inst_3__d_flipflop_i_q_renamed_0))
                (portRef O (instanceRef reset_IBUF_renamed_4))
              )
            )
            (net (rename sumToRegister_0_ "sumToRegister<0>")
              (joined
                (portRef D (instanceRef PartB_inst_0__d_flipflop_i_q_renamed_3))
                (portRef O (instanceRef PartA_lac_adder_fourBitAdder_inst_0__nbit_adder_i_HalfA2_s1))
              )
            )
            (net (rename sumToRegister_1_ "sumToRegister<1>")
              (joined
                (portRef D (instanceRef PartB_inst_1__d_flipflop_i_q_renamed_2))
                (portRef O (instanceRef PartA_lac_adder_fourBitAdder_inst_1__nbit_adder_i_HalfA2_s1))
              )
            )
            (net (rename sumToRegister_2_ "sumToRegister<2>")
              (joined
                (portRef D (instanceRef PartB_inst_2__d_flipflop_i_q_renamed_1))
                (portRef O (instanceRef PartA_lac_adder_fourBitAdder_inst_2__nbit_adder_i_HalfA2_s1))
              )
            )
            (net (rename sumToRegister_3_ "sumToRegister<3>")
              (joined
                (portRef D (instanceRef PartB_inst_3__d_flipflop_i_q_renamed_0))
                (portRef O (instanceRef PartA_lac_adder_fourBitAdder_nbit_adder_last_HalfA2_s1))
              )
            )
          )
      )
    )
  )

  (design four_bit_updown_counter
    (cellRef four_bit_updown_counter
      (libraryRef four_bit_updown_counter_lib)
    )
    (property PART (string "xc3s500e-4-ft256") (owner "Xilinx"))
  )
)

