{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683891411666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683891411666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 13:36:51 2023 " "Processing started: Fri May 12 13:36:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683891411666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891411666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sint -c sint " "Command: quartus_map --read_settings_files=on --write_settings_files=off sint -c sint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891411666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683891411820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683891411820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen-RTL " "Found design unit 1: gen-RTL" {  } { { "gen.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418205 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891418205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sint-RTL " "Found design unit 1: sint-RTL" {  } { { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418206 ""} { "Info" "ISGN_ENTITY_NAME" "1 sint " "Found entity 1: sint" {  } { { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891418206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IOvmes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IOvmes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOvmes-RTL " "Found design unit 1: IOvmes-RTL" {  } { { "IOvmes.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/IOvmes.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418206 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOvmes " "Found entity 1: IOvmes" {  } { { "IOvmes.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/IOvmes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891418206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmes.v 1 1 " "Found 1 design units, including 1 entities, in source file vmes.v" { { "Info" "ISGN_ENTITY_NAME" "1 vmes " "Found entity 1: vmes" {  } { { "vmes.v" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/vmes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891418207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmesnik.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vmesnik.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vmesnik-RTL " "Found design unit 1: vmesnik-RTL" {  } { { "vmesnik.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/vmesnik.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418208 ""} { "Info" "ISGN_ENTITY_NAME" "1 vmesnik " "Found entity 1: vmesnik" {  } { { "vmesnik.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/vmesnik.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891418208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generator-RTL " "Found design unit 1: generator-RTL" {  } { { "generator.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418208 ""} { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "generator.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891418208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-RTL " "Found design unit 1: proc-RTL" {  } { { "proc.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/proc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418208 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/proc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891418208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulzmod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulzmod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulzmod-RTL " "Found design unit 1: pulzmod-RTL" {  } { { "pulzmod.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/pulzmod.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418209 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulzmod " "Found entity 1: pulzmod" {  } { { "pulzmod.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/pulzmod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683891418209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891418209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sint " "Elaborating entity \"sint\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683891418248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vmesnik vmesnik:u1 " "Elaborating entity \"vmesnik\" for hierarchy \"vmesnik:u1\"" {  } { { "sint.vhd" "u1" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683891418250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en vmesnik.vhd(83) " "VHDL Process Statement warning at vmesnik.vhd(83): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vmesnik.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/vmesnik.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683891418251 "|sint|vmesnik:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vmes vmesnik:u1\|vmes:u0 " "Elaborating entity \"vmes\" for hierarchy \"vmesnik:u1\|vmes:u0\"" {  } { { "vmesnik.vhd" "u0" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/vmesnik.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683891418251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vmes.v(15) " "Verilog HDL assignment warning at vmes.v(15): truncated value with size 32 to match size of target (4)" {  } { { "vmes.v" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/vmes.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683891418252 "|sint|vmesnik:u1|vmes:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vmes.v(20) " "Verilog HDL assignment warning at vmes.v(20): truncated value with size 32 to match size of target (4)" {  } { { "vmes.v" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/vmes.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683891418252 "|sint|vmesnik:u1|vmes:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOvmes vmesnik:u1\|IOvmes:u1 " "Elaborating entity \"IOvmes\" for hierarchy \"vmesnik:u1\|IOvmes:u1\"" {  } { { "vmesnik.vhd" "u1" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/vmesnik.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683891418252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator generator:u2 " "Elaborating entity \"generator\" for hierarchy \"generator:u2\"" {  } { { "sint.vhd" "u2" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683891418253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen generator:u2\|gen:g1 " "Elaborating entity \"gen\" for hierarchy \"generator:u2\|gen:g1\"" {  } { { "generator.vhd" "g1" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/generator.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683891418254 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adr gen.vhd(65) " "VHDL Process Statement warning at gen.vhd(65): signal \"adr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gen.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/gen.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683891418256 "|sint|generator:u2|gen:g1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adr gen.vhd(67) " "VHDL Process Statement warning at gen.vhd(67): signal \"adr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gen.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/gen.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683891418257 "|sint|generator:u2|gen:g1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adr gen.vhd(77) " "VHDL Process Statement warning at gen.vhd(77): signal \"adr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gen.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/gen.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683891418257 "|sint|generator:u2|gen:g1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adr gen.vhd(79) " "VHDL Process Statement warning at gen.vhd(79): signal \"adr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gen.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/gen.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683891418257 "|sint|generator:u2|gen:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:u3 " "Elaborating entity \"proc\" for hierarchy \"proc:u3\"" {  } { { "sint.vhd" "u3" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683891418270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulzmod pulzmod:u4 " "Elaborating entity \"pulzmod\" for hierarchy \"pulzmod:u4\"" {  } { { "sint.vhd" "u4" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683891418270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683891418996 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683891419986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683891420087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683891420087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "549 " "Implemented 549 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683891420198 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683891420198 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683891420198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "523 " "Implemented 523 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683891420198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683891420198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683891420205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 13:37:00 2023 " "Processing ended: Fri May 12 13:37:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683891420205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683891420205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683891420205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683891420205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683891420970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683891420971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 13:37:00 2023 " "Processing started: Fri May 12 13:37:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683891420971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683891420971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sint -c sint " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sint -c sint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683891420971 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683891421051 ""}
{ "Info" "0" "" "Project  = sint" {  } {  } 0 0 "Project  = sint" 0 0 "Fitter" 0 0 1683891421052 ""}
{ "Info" "0" "" "Revision = sint" {  } {  } 0 0 "Revision = sint" 0 0 "Fitter" 0 0 1683891421052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683891421097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683891421097 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sint EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"sint\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683891421104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683891421155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683891421155 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683891421280 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683891421285 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683891421354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683891421354 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683891421354 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683891421354 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683891421360 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683891421360 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683891421360 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683891421360 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683891421360 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683891421363 ""}
{ "Info" "ISTA_SDC_FOUND" "de0.sdc " "Reading SDC File: 'de0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683891421914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683891421916 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1683891421920 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683891421921 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683891421921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683891421921 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683891421921 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683891421921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683891421990 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkout~output " "Destination node clkout~output" {  } { { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683891421990 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683891421990 ""}  } { { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683891421990 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683891422174 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683891422175 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683891422175 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683891422177 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683891422178 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683891422179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683891422179 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683891422179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683891422201 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683891422201 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683891422201 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[0\] " "Node \"key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891422249 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891422249 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rotb " "Node \"rotb\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rotb" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891422249 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sgnd " "Node \"sgnd\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sgnd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891422249 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[0\] " "Node \"sw\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891422249 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[1\] " "Node \"sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891422249 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[2\] " "Node \"sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891422249 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[3\] " "Node \"sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683891422249 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1683891422249 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683891422250 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683891422256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683891422816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683891422926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683891422943 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683891423145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683891423145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683891423367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683891424151 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683891424151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683891424238 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1683891424238 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683891424238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683891424240 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683891424332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683891424342 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683891424514 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683891424514 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683891424819 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683891425192 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683891425420 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 Cyclone IV E " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3-V LVTTL C16 " "Pin data\[0\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[0] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3-V LVTTL C15 " "Pin data\[1\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[1] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3-V LVTTL D16 " "Pin data\[2\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[2] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3-V LVTTL D15 " "Pin data\[3\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[3] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3-V LVTTL D14 " "Pin data\[4\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[4] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3-V LVTTL F15 " "Pin data\[5\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[5] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3-V LVTTL F16 " "Pin data\[6\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[6] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3-V LVTTL F14 " "Pin data\[7\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { data[7] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdata 3.3-V LVTTL B11 " "Pin sdata uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { sdata } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdata" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot\[1\] 3.3-V LVTTL E16 " "Pin rot\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { rot[1] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rot\[1\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rot\[0\] 3.3-V LVTTL E15 " "Pin rot\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/marko/Desktop/DES/quartus/quartus/linux64/pin_planner.ppl" { rot[0] } } } { "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/marko/Desktop/DES/quartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rot\[0\]" } } } } { "sint.vhd" "" { Text "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/marko/Desktop/DES/projekt/sint(1)_restored/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683891425423 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1683891425423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/marko/Desktop/DES/projekt/sint(1)_restored/sint.fit.smsg " "Generated suppressed messages file /home/marko/Desktop/DES/projekt/sint(1)_restored/sint.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683891425476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1288 " "Peak virtual memory: 1288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683891425677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 13:37:05 2023 " "Processing ended: Fri May 12 13:37:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683891425677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683891425677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683891425677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683891425677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683891426411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683891426411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 13:37:06 2023 " "Processing started: Fri May 12 13:37:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683891426411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683891426411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sint -c sint " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sint -c sint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683891426412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683891426560 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683891427010 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683891427032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683891427134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 13:37:07 2023 " "Processing ended: Fri May 12 13:37:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683891427134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683891427134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683891427134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683891427134 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683891427344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683891427851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683891427851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 13:37:07 2023 " "Processing started: Fri May 12 13:37:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683891427851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683891427851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sint -c sint " "Command: quartus_sta sint -c sint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683891427852 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683891427883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683891427946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683891427946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891427992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891427992 ""}
{ "Info" "ISTA_SDC_FOUND" "de0.sdc " "Reading SDC File: 'de0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1683891428168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1683891428170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683891428173 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683891428173 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683891428176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.976 " "Worst-case setup slack is 15.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.976               0.000 clk  " "   15.976               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891428193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk  " "    0.357               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891428194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683891428195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683891428195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.592 " "Worst-case minimum pulse width slack is 9.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.592               0.000 clk  " "    9.592               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891428196 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683891428214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683891428233 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683891428552 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683891428590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.358 " "Worst-case setup slack is 16.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.358               0.000 clk  " "   16.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891428594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891428595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683891428596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683891428597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.592 " "Worst-case minimum pulse width slack is 9.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.592               0.000 clk  " "    9.592               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891428598 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683891428615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683891428674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.720 " "Worst-case setup slack is 17.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.720               0.000 clk  " "   17.720               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891428676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891428678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683891428680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683891428681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.270 " "Worst-case minimum pulse width slack is 9.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.270               0.000 clk  " "    9.270               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683891428683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683891428683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683891428975 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683891428977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683891429007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 13:37:09 2023 " "Processing ended: Fri May 12 13:37:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683891429007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683891429007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683891429007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683891429007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683891429645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683891429646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 13:37:09 2023 " "Processing started: Fri May 12 13:37:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683891429646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683891429646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sint -c sint " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sint -c sint" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683891429646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683891429828 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sint.vo /home/marko/Desktop/DES/projekt/sint(1)_restored/simulation/modelsim/ simulation " "Generated file sint.vo in folder \"/home/marko/Desktop/DES/projekt/sint(1)_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683891429935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683891429948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 13:37:09 2023 " "Processing ended: Fri May 12 13:37:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683891429948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683891429948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683891429948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683891429948 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683891430544 ""}
