
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `/gb3-resources/processor/yscripts/new_sail.ys' --

1. Executing Verilog-2005 frontend: verilog/CSR.v
Parsing Verilog input from `verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/RAM.v
Parsing Verilog input from `verilog/RAM.v' to AST representation.
Generating RTLIL representation for module `\RAM'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/adder.v
Parsing Verilog input from `verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\dsp_adder'.
Generating RTLIL representation for module `\dsp_subtractor'.
Generating RTLIL representation for module `\dsp_addsub'.
Generating RTLIL representation for module `\adder'.
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/alu.v
Parsing Verilog input from `verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Warning: wire '\unsigned_lt' is assigned in a block at verilog/alu.v:169.3-169.67.
Note: Assuming pure combinatorial block at verilog/alu.v:99.2-166.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
verilog/alu.v:169: Warning: Identifier `\unsigned_lt' is implicitly declared.
Note: Assuming pure combinatorial block at verilog/alu.v:168.2-180.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: verilog/alu_control.v
Parsing Verilog input from `verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: verilog/branch_decide.v
Parsing Verilog input from `verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: verilog/branch_predictor.v
Parsing Verilog input from `verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: verilog/control_unit.v
Parsing Verilog input from `verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: verilog/cpu.v
Parsing Verilog input from `verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: verilog/dataMem_mask_gen.v
Parsing Verilog input from `verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: verilog/data_mem.v
Parsing Verilog input from `verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: verilog/dsp_adder.v
Parsing Verilog input from `verilog/dsp_adder.v' to AST representation.
Generating RTLIL representation for module `\adder_dsp'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: verilog/forwarding_unit.v
Parsing Verilog input from `verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: verilog/imm_gen.v
Parsing Verilog input from `verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: verilog/instruction_mem.v
Parsing Verilog input from `verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: verilog/mux2to1.v
Parsing Verilog input from `verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: verilog/pipeline_registers.v
Parsing Verilog input from `verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: verilog/program_counter.v
Parsing Verilog input from `verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: verilog/register_file.v
Parsing Verilog input from `verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

21. Executing HIERARCHY pass (managing design hierarchy).

21.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \id_ex
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Parameter 1 (\WIDTH) = 9

21.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2to1'.
Parameter 1 (\WIDTH) = 9
Generating RTLIL representation for module `$paramod\mux2to1\WIDTH=9'.
Parameter 1 (\WIDTH) = 11

21.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2to1'.
Parameter 1 (\WIDTH) = 11
Generating RTLIL representation for module `$paramod\mux2to1\WIDTH=11'.

21.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \id_ex
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         \if_id
Used module:         \program_counter

21.5. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:             \full_adder
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \id_ex
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Removing unused module `\adder'.
Removing unused module `\dsp_addsub'.
Removing unused module `\dsp_subtractor'.
Removing unused module `\RAM'.
Removing unused module `\csr_file'.
Removed 5 unused modules.
Warning: Resizing cell port cpu.mem_wb_reg.data_out from 85 bits to 117 bits.
Warning: Resizing cell port cpu.mem_wb_reg.data_in from 85 bits to 117 bits.
Warning: Resizing cell port cpu.ex_mem_reg.data_out from 121 bits to 155 bits.
Warning: Resizing cell port cpu.ex_mem_reg.data_in from 121 bits to 155 bits.

22. Executing PROC pass (convert processes to netlists).

22.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `instruction_memory.$proc$verilog/instruction_mem.v:0$242'.
Removing empty process `regfile.$proc$verilog/register_file.v:0$277'.
Cleaned up 0 empty switches.

22.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/imm_gen.v:54$237 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$verilog/data_mem.v:240$201 in module data_mem.
Removed 5 dead cases from process $proc$verilog/alu_control.v:82$40 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$verilog/alu_control.v:82$40 in module ALUControl.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:168$27 in module alu.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:99$16 in module alu.
Removed a total of 5 dead cases.

22.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 33 assignments to connections.

22.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\mem_wb.$proc$verilog/pipeline_registers.v:0$251'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$verilog/pipeline_registers.v:0$249'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$verilog/pipeline_registers.v:0$247'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\if_id.$proc$verilog/pipeline_registers.v:0$245'.
  Set init value: \data_out = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\imm_gen.$proc$verilog/imm_gen.v:0$238'.
  Set init value: \imm = 0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:0$216'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:60$215'.
  Set init value: \state = 0
Found init rule in `\branch_predictor.$proc$verilog/branch_predictor.v:0$66'.
  Set init value: \s = 2'00
  Set init value: \branch_mem_sig_reg = 1'0
Found init rule in `\ALUControl.$proc$verilog/alu_control.v:0$41'.
  Set init value: \ALUCtl = 7'0000000
Found init rule in `\alu.$proc$verilog/alu.v:0$39'.
  Set init value: \ALUOut = 0
  Set init value: \Branch_Enable = 1'0
Found init rule in `\program_counter.$proc$verilog/program_counter.v:0$253'.
  Set init value: \outAddr = 0

22.5. Executing PROC_ARST pass (detect async resets in processes).

22.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:0$251'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:145$250'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:0$249'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:118$248'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:0$247'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:91$246'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:0$245'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:64$244'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:0$238'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:54$237'.
     1/1: $1\imm[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:0$216'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:60$215'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:240$201'.
     1/12: $0$memwr$\data_block$verilog/data_mem.v:283$132_EN[31:0]$204
     2/12: $0$memwr$\data_block$verilog/data_mem.v:283$132_DATA[31:0]$203
     3/12: $0$memwr$\data_block$verilog/data_mem.v:283$132_ADDR[31:0]$202
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:231$197'.
     1/1: $0\led_reg[31:0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:0$66'.
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:101$51'.
     1/2: $0\s[1:0] [1]
     2/2: $0\s[1:0] [0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:92$50'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:0$41'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:82$40'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:0$39'.
Creating decoders for process `\alu.$proc$verilog/alu.v:168$27'.
     1/1: $1\Branch_Enable[0:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:99$16'.
     1/1: $1\ALUOut[31:0]
Creating decoders for process `\top.$proc$toplevel.v:52$280'.
Creating decoders for process `\top.$proc$toplevel.v:51$279'.
Creating decoders for process `\regfile.$proc$verilog/register_file.v:95$256'.
     1/3: $0$memwr$\regfile$verilog/register_file.v:97$255_EN[31:0]$259
     2/3: $0$memwr$\regfile$verilog/register_file.v:97$255_DATA[31:0]$258
     3/3: $0$memwr$\regfile$verilog/register_file.v:97$255_ADDR[4:0]$257
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:0$253'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:65$252'.

22.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$verilog/imm_gen.v:54$237'.
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$verilog/alu_control.v:82$40'.
No latch inferred for signal `\alu.\Branch_Enable' from process `\alu.$proc$verilog/alu.v:168$27'.
No latch inferred for signal `\alu.\unsigned_lt' from process `\alu.$proc$verilog/alu.v:168$27'.
No latch inferred for signal `\alu.\ALUOut' from process `\alu.$proc$verilog/alu.v:99$16'.
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:52$280'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:51$279'.

22.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$verilog/pipeline_registers.v:145$250'.
  created $dff cell `$procdff$506' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$verilog/pipeline_registers.v:118$248'.
  created $dff cell `$procdff$507' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$verilog/pipeline_registers.v:91$246'.
  created $dff cell `$procdff$508' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$verilog/pipeline_registers.v:64$244'.
  created $dff cell `$procdff$509' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$510' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$511' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$512' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$513' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$514' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$515' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$516' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$517' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$518' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$132_ADDR' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$519' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$132_DATA' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$520' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$132_EN' using process `\data_mem.$proc$verilog/data_mem.v:240$201'.
  created $dff cell `$procdff$521' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$verilog/data_mem.v:231$197'.
  created $dff cell `$procdff$522' with positive edge clock.
Creating register for signal `\branch_predictor.\s' using process `\branch_predictor.$proc$verilog/branch_predictor.v:101$51'.
  created $dff cell `$procdff$523' with positive edge clock.
Creating register for signal `\branch_predictor.\branch_mem_sig_reg' using process `\branch_predictor.$proc$verilog/branch_predictor.v:92$50'.
  created $dff cell `$procdff$524' with negative edge clock.
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$verilog/register_file.v:95$256'.
  created $dff cell `$procdff$525' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$verilog/register_file.v:95$256'.
  created $dff cell `$procdff$526' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$verilog/register_file.v:95$256'.
  created $dff cell `$procdff$527' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$verilog/register_file.v:95$256'.
  created $dff cell `$procdff$528' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$verilog/register_file.v:95$256'.
  created $dff cell `$procdff$529' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$verilog/register_file.v:95$256'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$verilog/register_file.v:95$256'.
  created $dff cell `$procdff$531' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$255_ADDR' using process `\regfile.$proc$verilog/register_file.v:95$256'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$255_DATA' using process `\regfile.$proc$verilog/register_file.v:95$256'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$255_EN' using process `\regfile.$proc$verilog/register_file.v:95$256'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$verilog/program_counter.v:65$252'.
  created $dff cell `$procdff$535' with positive edge clock.

22.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:0$251'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:145$250'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:0$249'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:118$248'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:0$247'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:91$246'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:0$245'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:64$244'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:0$238'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$verilog/imm_gen.v:54$237'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:54$237'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:0$216'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:60$215'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$verilog/data_mem.v:240$201'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:240$201'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$verilog/data_mem.v:231$197'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:231$197'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:0$66'.
Found and cleaned up 1 empty switch in `\branch_predictor.$proc$verilog/branch_predictor.v:101$51'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:101$51'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:92$50'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:0$41'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$verilog/alu_control.v:82$40'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:82$40'.
Removing empty process `alu.$proc$verilog/alu.v:0$39'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:168$27'.
Removing empty process `alu.$proc$verilog/alu.v:168$27'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:99$16'.
Removing empty process `alu.$proc$verilog/alu.v:99$16'.
Removing empty process `top.$proc$toplevel.v:52$280'.
Removing empty process `top.$proc$toplevel.v:51$279'.
Found and cleaned up 1 empty switch in `\regfile.$proc$verilog/register_file.v:95$256'.
Removing empty process `regfile.$proc$verilog/register_file.v:95$256'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:0$253'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:65$252'.
Cleaned up 20 empty switches.

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mem_wb.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module mux2to1.
Optimizing module instruction_memory.
<suppressed ~1 debug messages>
Optimizing module imm_gen.
Optimizing module ForwardingUnit.
<suppressed ~4 debug messages>
Optimizing module adder_dsp.
Optimizing module data_mem.
<suppressed ~24 debug messages>
Optimizing module sign_mask_gen.
Optimizing module cpu.
Optimizing module control.
Optimizing module branch_predictor.
Optimizing module branch_decision.
Optimizing module ALUControl.
<suppressed ~9 debug messages>
Optimizing module alu.
<suppressed ~3 debug messages>
Optimizing module full_adder.
Optimizing module $paramod\mux2to1\WIDTH=11.
Optimizing module $paramod\mux2to1\WIDTH=9.
Optimizing module top.
Optimizing module dsp_adder.
Optimizing module regfile.
<suppressed ~4 debug messages>
Optimizing module program_counter.

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\ForwardingUnit'.
<suppressed ~9 debug messages>
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\data_mem'.
<suppressed ~72 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\control'.
<suppressed ~60 debug messages>
Finding identical cells in module `\branch_predictor'.
<suppressed ~6 debug messages>
Finding identical cells in module `\branch_decision'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ALUControl'.
<suppressed ~108 debug messages>
Finding identical cells in module `\alu'.
<suppressed ~15 debug messages>
Finding identical cells in module `\full_adder'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=11'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=9'.
Finding identical cells in module `\top'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\regfile'.
<suppressed ~3 debug messages>
Finding identical cells in module `\program_counter'.
Removed a total of 93 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder_dsp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$411.
    dead port 2/2 on $mux $procmux$450.
    dead port 2/2 on $mux $procmux$409.
    dead port 2/2 on $mux $procmux$401.
    dead port 2/2 on $mux $procmux$436.
    dead port 2/2 on $mux $procmux$388.
    dead port 2/2 on $mux $procmux$386.
    dead port 2/2 on $mux $procmux$466.
    dead port 2/2 on $mux $procmux$372.
    dead port 2/2 on $mux $procmux$425.
    dead port 2/2 on $mux $procmux$370.
    dead port 2/2 on $mux $procmux$361.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 12 multiplexer ports.
<suppressed ~33 debug messages>

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \imm_gen.
    New ctrl vector for $pmux cell $procmux$286: { $procmux$292_CMP $procmux$291_CMP $auto$opt_reduce.cc:134:opt_mux$537 $procmux$288_CMP $procmux$287_CMP }
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder_dsp.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $procmux$293:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$293_Y
      New ports: A=1'0, B=1'1, Y=$procmux$293_Y [0]
      New connections: $procmux$293_Y [31:1] = { $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] $procmux$293_Y [0] }
    New ctrl vector for $pmux cell $procmux$328: { $procmux$339_CMP $procmux$336_CMP $auto$opt_reduce.cc:134:opt_mux$539 }
    New ctrl vector for $pmux cell $procmux$340: { $procmux$339_CMP $auto$opt_reduce.cc:134:opt_mux$541 }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \cpu.
  Optimizing cells in module \control.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \ALUControl.
    New ctrl vector for $pmux cell $procmux$444: $auto$opt_reduce.cc:134:opt_mux$543
    New ctrl vector for $pmux cell $procmux$392: { $procmux$465_CMP $procmux$464_CMP $auto$opt_reduce.cc:134:opt_mux$545 $procmux$463_CMP $procmux$462_CMP $procmux$461_CMP $procmux$460_CMP }
    New ctrl vector for $pmux cell $procmux$469: { $auto$opt_reduce.cc:134:opt_mux$547 $procmux$475_CMP $procmux$474_CMP $procmux$473_CMP $procmux$472_CMP $procmux$471_CMP $procmux$470_CMP }
    New ctrl vector for $pmux cell $procmux$416: { $procmux$465_CMP $auto$opt_reduce.cc:134:opt_mux$549 $procmux$463_CMP $procmux$461_CMP $procmux$460_CMP $procmux$464_CMP $procmux$462_CMP }
    New ctrl vector for $pmux cell $procmux$432: $auto$opt_reduce.cc:134:opt_mux$551
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \alu.
    New ctrl vector for $pmux cell $procmux$487: { $procmux$499_CMP $auto$opt_reduce.cc:134:opt_mux$555 $procmux$495_CMP $procmux$494_CMP $procmux$493_CMP $procmux$492_CMP $procmux$491_CMP $procmux$490_CMP $auto$opt_reduce.cc:134:opt_mux$553 $procmux$488_CMP }
  Optimizing cells in module \alu.
  Optimizing cells in module \full_adder.
  Optimizing cells in module $paramod\mux2to1\WIDTH=11.
  Optimizing cells in module $paramod\mux2to1\WIDTH=9.
  Optimizing cells in module \top.
  Optimizing cells in module \dsp_adder.
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$500:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$500_Y
      New ports: A=1'0, B=1'1, Y=$procmux$500_Y [0]
      New connections: $procmux$500_Y [31:1] = { $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] $procmux$500_Y [0] }
  Optimizing cells in module \regfile.
  Optimizing cells in module \program_counter.
Performed a total of 11 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\data_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\control'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\ALUControl'.
<suppressed ~6 debug messages>
Finding identical cells in module `\alu'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=11'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=9'.
Finding identical cells in module `\top'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\program_counter'.
Removed a total of 3 cells.

23.6. Executing OPT_RMDFF pass (remove dff with constant values).

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder_dsp..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=11..
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=9..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \dsp_adder..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \program_counter..
Removed 0 unused cells and 269 unused wires.
<suppressed ~23 debug messages>

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux2to1\WIDTH=11.
Optimizing module $paramod\mux2to1\WIDTH=9.
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder_dsp.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module data_mem.
Optimizing module dsp_adder.
Optimizing module ex_mem.
Optimizing module full_adder.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

23.9. Rerunning OPT passes. (Maybe there is more to do..)

23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mux2to1\WIDTH=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder_dsp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\mux2to1\WIDTH=11.
  Optimizing cells in module $paramod\mux2to1\WIDTH=9.
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder_dsp.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \dsp_adder.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \full_adder.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\mux2to1\WIDTH=11'.
Finding identical cells in module `$paramod\mux2to1\WIDTH=9'.
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder_dsp'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\dsp_adder'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.13. Executing OPT_RMDFF pass (remove dff with constant values).

23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=11..
Finding unused cells or wires in module $paramod\mux2to1\WIDTH=9..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder_dsp..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \dsp_adder..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\mux2to1\WIDTH=11.
Optimizing module $paramod\mux2to1\WIDTH=9.
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder_dsp.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module data_mem.
Optimizing module dsp_adder.
Optimizing module ex_mem.
Optimizing module full_adder.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

23.16. Finished OPT passes. (There is nothing left to do.)

24. Printing statistics.

=== $paramod\mux2to1\WIDTH=11 ===

   Number of wires:                  4
   Number of wire bits:             34
   Number of public wires:           4
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== $paramod\mux2to1\WIDTH=9 ===

   Number of wires:                  4
   Number of wire bits:             28
   Number of public wires:           4
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== ALUControl ===

   Number of wires:                 35
   Number of wire bits:             98
   Number of public wires:           3
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $eq                            18
     $logic_not                      1
     $mux                            2
     $not                            1
     $pmux                           7
     $reduce_or                      4

=== ForwardingUnit ===

   Number of wires:                 23
   Number of wire bits:             39
   Number of public wires:          10
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             4
     $logic_and                      6
     $mux                            4
     $ne                             1
     $reduce_bool                    2

=== adder_dsp ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_MAC16                        1

=== alu ===

   Number of wires:                 47
   Number of wire bits:            518
   Number of public wires:           9
   Number of public wire bits:     170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $add                            1
     $and                            4
     $eq                            17
     $logic_not                      3
     $logic_or                       1
     $mux                            2
     $not                            5
     $or                             2
     $pmux                           2
     $reduce_or                      2
     $shl                            1
     $shr                            1
     $sshr                           1
     $xor                            1
     full_adder                      1

=== branch_decision ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            3
     $logic_not                      2
     $or                             1

=== branch_predictor ===

   Number of wires:                 21
   Number of wire bits:            116
   Number of public wires:          10
   Number of public wire bits:     104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add                            1
     $and                            6
     $dff                            2
     $logic_not                      1
     $mux                            2
     $or                             4

=== control ===

   Number of wires:                 36
   Number of wire bits:             42
   Number of public wires:          12
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $and                           23
     $not                            7
     $or                             5

=== cpu ===

   Number of wires:                 73
   Number of wire bits:           1642
   Number of public wires:          69
   Number of public wire bits:    1574
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $or                             4
     $paramod\mux2to1\WIDTH=11       1
     $paramod\mux2to1\WIDTH=9        1
     ALUControl                      1
     ForwardingUnit                  1
     alu                             1
     branch_decision                 1
     branch_predictor                1
     control                         1
     dsp_adder                       2
     ex_mem                          1
     id_ex                           1
     if_id                           1
     imm_gen                         1
     mem_wb                          1
     mux2to1                        18
     program_counter                 1
     regfile                         1
     sign_mask_gen                   1

=== data_mem ===

   Number of wires:                 97
   Number of wire bits:           1480
   Number of public wires:          48
   Number of public wire bits:     715
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 84
     $and                           13
     $dff                           13
     $eq                             4
     $logic_and                      1
     $logic_not                      1
     $logic_or                       1
     $meminit                        1
     $memrd                          1
     $memwr                          1
     $mux                           37
     $not                            4
     $or                             3
     $pmux                           2
     $reduce_or                      1
     $sub                            1

=== dsp_adder ===

   Number of wires:                  4
   Number of wire bits:            128
   Number of public wires:           4
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     adder_dsp                       1

=== ex_mem ===

   Number of wires:                  3
   Number of wire bits:            311
   Number of public wires:           3
   Number of public wire bits:     311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== full_adder ===

   Number of wires:                  5
   Number of wire bits:            129
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            2

=== id_ex ===

   Number of wires:                  3
   Number of wire bits:            357
   Number of public wires:           3
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== if_id ===

   Number of wires:                  3
   Number of wire bits:            129
   Number of public wires:           3
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== imm_gen ===

   Number of wires:                  9
   Number of wire bits:             71
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $eq                             6
     $pmux                           1
     $reduce_or                      1

=== instruction_memory ===

   Number of wires:                  2
   Number of wire bits:             64
   Number of public wires:           2
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                  2
     $meminit                        1
     $memrd                          1

=== mem_wb ===

   Number of wires:                  3
   Number of wire bits:            235
   Number of public wires:           3
   Number of public wire bits:     235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== mux2to1 ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mux                            1

=== program_counter ===

   Number of wires:                  3
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dff                            1

=== regfile ===

   Number of wires:                 32
   Number of wire bits:            436
   Number of public wires:          15
   Number of public wire bits:     225
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 28
     $and                            4
     $dff                           10
     $eq                             2
     $logic_and                      1
     $meminit                        1
     $memrd                          2
     $memwr                          1
     $mux                            5
     $reduce_bool                    2

=== sign_mask_gen ===

   Number of wires:                  4
   Number of wire bits:              9
   Number of public wires:           2
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            2
     $not                            3
     $xor                            1

=== top ===

   Number of wires:                 14
   Number of wire bits:            179
   Number of public wires:          14
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     SB_HFOSC                        1
     cpu                             1
     data_mem                        1
     instruction_memory              1

=== design hierarchy ===

   top                               1
     cpu                             1
       $paramod\mux2to1\WIDTH=11      1
       $paramod\mux2to1\WIDTH=9      1
       ALUControl                    1
       ForwardingUnit                1
       alu                           1
         full_adder                  1
       branch_decision               1
       branch_predictor              1
       control                       1
       dsp_adder                     2
         adder_dsp                   1
       ex_mem                        1
       id_ex                         1
       if_id                         1
       imm_gen                       1
       mem_wb                        1
       mux2to1                      18
       program_counter               1
       regfile                       1
       sign_mask_gen                 1
     data_mem                        1
     instruction_memory              1

   Number of wires:                519
   Number of wire bits:           8188
   Number of public wires:         318
   Number of public wire bits:    6623
   Number of memories:               3
   Number of memory bits:       164864
   Number of processes:              0
   Number of cells:                313
     $add                            4
     $and                           55
     $dff                           30
     $eq                            51
     $logic_and                      8
     $logic_not                      8
     $logic_or                       2
     $meminit                        3
     $memrd                          4
     $memwr                          2
     $mux                           73
     $ne                             1
     $not                           20
     $or                            19
     $pmux                          12
     $reduce_bool                    4
     $reduce_or                      8
     $shl                            1
     $shr                            1
     $sshr                           1
     $sub                            1
     $xor                            2
     SB_HFOSC                        1
     SB_MAC16                        2

25. Executing SYNTH_ICE40 pass.

25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

25.2. Executing HIERARCHY pass (managing design hierarchy).

25.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \program_counter
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \mux2to1
Used module:         \ALUControl
Used module:         \alu
Used module:             \full_adder
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen

25.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \program_counter
Used module:         \dsp_adder
Used module:             \adder_dsp
Used module:         \mux2to1
Used module:         \ALUControl
Used module:         \alu
Used module:             \full_adder
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         $paramod\mux2to1\WIDTH=11
Used module:         \control
Used module:         $paramod\mux2to1\WIDTH=9
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen
Removed 0 unused modules.

25.3. Executing PROC pass (convert processes to netlists).

25.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

25.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

25.3.4. Executing PROC_INIT pass (extract init attributes).

25.3.5. Executing PROC_ARST pass (detect async resets in processes).

25.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

25.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

25.3.8. Executing PROC_DFF pass (convert process syncs to FFs).

25.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.4. Executing FLATTEN pass (flatten design).
Using template instruction_memory for cells of type instruction_memory.
Using template data_mem for cells of type data_mem.
Using template cpu for cells of type cpu.
Using template mux2to1 for cells of type mux2to1.
Using template if_id for cells of type if_id.
Using template ALUControl for cells of type ALUControl.
Using template control for cells of type control.
Using template $paramod\mux2to1\WIDTH=11 for cells of type $paramod\mux2to1\WIDTH=11.
Using template imm_gen for cells of type imm_gen.
Using template branch_predictor for cells of type branch_predictor.
Using template regfile for cells of type regfile.
Using template sign_mask_gen for cells of type sign_mask_gen.
Using template id_ex for cells of type id_ex.
Using template mem_wb for cells of type mem_wb.
Using template ForwardingUnit for cells of type ForwardingUnit.
Using template dsp_adder for cells of type dsp_adder.
Using template alu for cells of type alu.
Using template $paramod\mux2to1\WIDTH=9 for cells of type $paramod\mux2to1\WIDTH=9.
Using template ex_mem for cells of type ex_mem.
Using template branch_decision for cells of type branch_decision.
Using template program_counter for cells of type program_counter.
Using template adder_dsp for cells of type adder_dsp.
Using template full_adder for cells of type full_adder.
<suppressed ~42 debug messages>
No more expansions possible.
Deleting now unused module $paramod\mux2to1\WIDTH=11.
Deleting now unused module $paramod\mux2to1\WIDTH=9.
Deleting now unused module ALUControl.
Deleting now unused module ForwardingUnit.
Deleting now unused module adder_dsp.
Deleting now unused module alu.
Deleting now unused module branch_decision.
Deleting now unused module branch_predictor.
Deleting now unused module control.
Deleting now unused module cpu.
Deleting now unused module data_mem.
Deleting now unused module dsp_adder.
Deleting now unused module ex_mem.
Deleting now unused module full_adder.
Deleting now unused module id_ex.
Deleting now unused module if_id.
Deleting now unused module imm_gen.
Deleting now unused module instruction_memory.
Deleting now unused module mem_wb.
Deleting now unused module mux2to1.
Deleting now unused module program_counter.
Deleting now unused module regfile.
Deleting now unused module sign_mask_gen.

25.5. Executing TRIBUF pass.

25.6. Executing DEMINOUT pass (demote inout ports to input or output).

25.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

25.10. Executing OPT pass (performing simple optimizations).

25.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

25.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

25.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

25.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

25.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.9. Rerunning OPT passes. (Maybe there is more to do..)

25.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

25.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.16. Finished OPT passes. (There is nothing left to do.)

25.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port top.$techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$213 (data_mem_inst.data_block).
Removed top 22 address bits (of 32) from memory read port top.$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$208 (data_mem_inst.data_block).
Removed top 22 address bits (of 32) from memory write port top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$214 (data_mem_inst.data_block).
Removed top 20 address bits (of 32) from memory init port top.$techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$241 (inst_mem.instruction_memory).
Removed top 20 address bits (of 32) from memory read port top.$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:73$239 (inst_mem.instruction_memory).
Removed top 27 address bits (of 32) from memory init port top.$techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$275 (processor.register_files.regfile).
Removed top 18 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$eq$verilog/data_mem.v:232$199 ($eq).
Removed top 22 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$519 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$521 ($dff).
Removed cell top.$techmap\data_mem_inst.$procmux$295 ($mux).
Removed cell top.$techmap\data_mem_inst.$procmux$297 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$336_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$341_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$342_CMP0 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:283$212 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:283$212 ($sub).
Removed top 12 bits (of 13) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:283$212 ($sub).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$357 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\processor.alu_control.$procmux$360_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$383 ($pmux).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$406 ($pmux).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$416 ($pmux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$422_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$432 ($mux).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$444 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$447_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$464_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$471_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$472_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$473_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$474_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$476_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$477_CMP0 ($eq).
Removed top 1 bits (of 32) from mux cell top.$techmap\processor.immediate_generator.$procmux$286 ($pmux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$289_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$290_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$291_CMP0 ($eq).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$534 ($dff).
Removed cell top.$techmap\processor.register_files.$procmux$502 ($mux).
Removed cell top.$techmap\processor.register_files.$procmux$504 ($mux).
Removed top 44 bits (of 117) from FF cell top.$techmap\processor.mem_wb_reg.$procdff$506 ($dff).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$483_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$484_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$485_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$492_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$493_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$494_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$495_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$496_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$497_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$498_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\processor.alu_main.$ternary$verilog/alu.v:124$19 ($mux).
Removed top 46 bits (of 155) from FF cell top.$techmap\processor.ex_mem_reg.$procdff$507 ($dff).
Removed top 12 bits (of 178) from FF cell top.$techmap\processor.id_ex_reg.$procdff$508 ($dff).
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$132_ADDR[31:0]$202.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:283$132_ADDR.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$209_Y.
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$3\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$4\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$5\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$6\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$8\ALUCtl[6:0].
Removed top 31 bits (of 32) from wire top.$techmap\processor.alu_main.$ternary$verilog/alu.v:124$19_Y.
Removed top 12 bits (of 121) from wire top.processor.ex_mem_out.
Removed top 46 bits (of 155) from wire top.processor.ex_mem_reg.data_in.
Removed top 12 bits (of 178) from wire top.processor.id_ex_out.
Removed top 12 bits (of 85) from wire top.processor.mem_wb_out.
Removed top 44 bits (of 117) from wire top.processor.mem_wb_reg.data_in.

25.12. Executing PEEPOPT pass (run peephole optimizers).

25.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

25.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\processor.alu_main.$sshr$verilog/alu.v:134$21 ($sshr):
    Found 7 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$493_CMP $techmap\processor.alu_main.$procmux$485_CMP $techmap\processor.alu_main.$procmux$484_CMP $techmap\processor.alu_main.$procmux$483_CMP $techmap\processor.alu_main.$procmux$482_CMP $techmap\processor.alu_main.$procmux$481_CMP $techmap\processor.alu_main.$procmux$480_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shr$verilog/alu.v:129$20 ($shr):
    Found 7 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$494_CMP $techmap\processor.alu_main.$procmux$485_CMP $techmap\processor.alu_main.$procmux$484_CMP $techmap\processor.alu_main.$procmux$483_CMP $techmap\processor.alu_main.$procmux$482_CMP $techmap\processor.alu_main.$procmux$481_CMP $techmap\processor.alu_main.$procmux$480_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shl$verilog/alu.v:139$22 ($shl):
    Found 7 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$492_CMP $techmap\processor.alu_main.$procmux$485_CMP $techmap\processor.alu_main.$procmux$484_CMP $techmap\processor.alu_main.$procmux$483_CMP $techmap\processor.alu_main.$procmux$482_CMP $techmap\processor.alu_main.$procmux$481_CMP $techmap\processor.alu_main.$procmux$480_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:73$239 ($memrd):
    Found 1 activation_patterns using ctrl signal \processor.inst_mux.select.
    No candidates found.
  Analyzing resource sharing options for $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$208 ($memrd):
    Found 1 activation_patterns using ctrl signal $techmap\data_mem_inst.$procmux$327_CMP.
    No candidates found.

25.15. Executing TECHMAP pass (map to technology primitives).

25.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

25.15.2. Continuing TECHMAP pass.
No more expansions possible.

25.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

25.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

25.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $techmap\processor.alu_main.$add$verilog/alu.v:169$29 ($add).
  creating $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:67$10 ($add).
  creating $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:67$9 ($add).
  creating $macc model for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:108$64 ($add).
  merging $macc model for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:67$9 into $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:67$10.
  creating $alu model for $macc $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:108$64.
  creating $alu model for $macc $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:67$10.
  creating $alu model for $macc $techmap\processor.alu_main.$add$verilog/alu.v:169$29.
  creating $alu cell for $techmap\processor.alu_main.$add$verilog/alu.v:169$29: $auto$alumacc.cc:485:replace_alu$911
  creating $alu cell for $techmap\processor.alu_main.alu_full_adder.$add$verilog/adder.v:67$10: $auto$alumacc.cc:485:replace_alu$914
  creating $alu cell for $techmap\processor.branch_predictor_FSM.$add$verilog/branch_predictor.v:108$64: $auto$alumacc.cc:485:replace_alu$917
  created 3 $alu and 0 $macc cells.

25.19. Executing OPT pass (performing simple optimizations).

25.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

25.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

25.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.19.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \processor.id_ex_reg.data_out [177:166] = 12'xxxxxxxxxxxx to constant driver in module top.
Promoting init spec \processor.mem_wb_reg.data_out [84:73] = 12'xxxxxxxxxxxx to constant driver in module top.
Promoting init spec \processor.ex_mem_reg.data_out [120:109] = 12'xxxxxxxxxxxx to constant driver in module top.
Promoted 3 init specs to constant drivers.

25.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

25.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.9. Rerunning OPT passes. (Maybe there is more to do..)

25.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

25.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.16. Finished OPT passes. (There is nothing left to do.)

25.20. Executing FSM pass (extract and optimize FSM).

25.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.data_mem_inst.state as FSM state register:
    Register has an initialization value.

25.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

25.21. Executing OPT pass (performing simple optimizations).

25.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

25.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.21.5. Finished fast OPT passes.

25.22. Executing MEMORY pass.

25.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

25.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$214' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$276' in module `\top': merged $dff to cell.
Checking cell `$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$208' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:73$239' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$263' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$264' in module `\top': merged data $dff to cell.

25.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 9 unused cells and 12 unused wires.
<suppressed ~10 debug messages>

25.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

25.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\data_mem_inst.data_block' in module `\top':
  $techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$213 ($meminit)
  $techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$214 ($memwr)
  $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$208 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\inst_mem.instruction_memory' in module `\top':
  $techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$241 ($meminit)
  $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:73$239 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.register_files.regfile' in module `\top':
  $techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$275 ($meminit)
  $techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$276 ($memwr)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$263 ($memrd)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$264 ($memrd)

25.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.data_mem_inst.data_block:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_inst.data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_mem_inst.data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_mem_inst.data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_mem_inst.data_block.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: data_mem_inst.data_block.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: data_mem_inst.data_block.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: data_mem_inst.data_block.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: data_mem_inst.data_block.7.0.0
Processing top.inst_mem.instruction_memory:
  Properties: ports=1 bits=131072 rports=1 wports=0 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing top.processor.register_files.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_proc.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_proc.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_proc.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: processor.register_files.regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: processor.register_files.regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: processor.register_files.regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: processor.register_files.regfile.1.0.1

25.25. Executing TECHMAP pass (map to technology primitives).

25.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

25.25.2. Continuing TECHMAP pass.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$0ebeabc03b314c1f58b345584c0f3d48bde60c83\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f40b41ed01e4edcf07af4d0a3bcd82a7638e29a5\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$da3c7878040e8ca4ef0dce62b8cea858bb503ae9\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1d8f31ba647830b3cf268a83409ed2fbc24aa924\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$55976fa431d00d916e4cc349ebb8c767a6abec12\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$96730f2979e4ec5e6048c90567de94ce5992570a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ee338b437991470233af7a84b55b37defcaac296\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$393e15b5e00bc13490e1ef7bc58db2210e872efb\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6f4dc0cd3afe34139e925dfc011d512bf5e38ff3\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6b1aed27008580900f145b31eb5ead97cb45f703\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d5070268d5bb8fc23c4cc63974544bf8804d7014\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2d6113b3d225f43c78ca19de2be7bd4451250b9c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$071f02249dad81b315ad801809edf76aa20f7e76\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$fea0615c67e0fd592c8e25f0e136394aabe19257\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$04590b1c0ad951b467387fa50f06eed86cffb2a0\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c627afcf99922150bea99dfd202f51f330026882\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~632 debug messages>

25.26. Executing ICE40_BRAMINIT pass.

25.27. Executing OPT pass (performing simple optimizations).

25.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~81 debug messages>

25.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

25.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

25.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 296 unused wires.
<suppressed ~2 debug messages>

25.27.5. Finished fast OPT passes.

25.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \inst_mem.instruction_memory in module \top:
  created 4096 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 4095 $mux cells.
  write interface: 0 write mux blocks.

25.29. Executing OPT pass (performing simple optimizations).

25.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

25.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [15:8] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:8] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] \data_mem_inst.word_buf [15:8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [7:0] }, B={ \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [7], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] \data_mem_inst.word_buf [7:0] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [31:24] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:24] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] \data_mem_inst.word_buf [31:24] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [23:16] }, B={ \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [23], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] \data_mem_inst.word_buf [23:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [31:16] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] \data_mem_inst.word_buf [31:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [15:0] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] \data_mem_inst.word_buf [15:0] }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$383:
      Old ports: A=3'010, B=3'110, Y=$auto$wreduce.cc:460:run$904 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:460:run$904 [2]
      New connections: $auto$wreduce.cc:460:run$904 [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$392:
      Old ports: A={ 4'0000 $auto$wreduce.cc:460:run$904 [2:0] }, B={ 25'0000101000011100010000000 $auto$wreduce.cc:460:run$903 [2:0] 14'00000010000000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0]
      New ports: A={ 1'0 $auto$wreduce.cc:460:run$904 [2:0] }, B={ 13'0101011110000 $auto$wreduce.cc:460:run$903 [2:0] 8'00010000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0] [3:0]
      New connections: $techmap\processor.alu_control.$7\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$406:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:460:run$903 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:460:run$903 [2] $auto$wreduce.cc:460:run$903 [0] }
      New connections: $auto$wreduce.cc:460:run$903 [1] = $auto$wreduce.cc:460:run$903 [0]
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$432:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$901 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$901 [0]
      New connections: $auto$wreduce.cc:460:run$901 [3:1] = { $auto$wreduce.cc:460:run$901 [0] $auto$wreduce.cc:460:run$901 [0] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$444:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$900 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$900 [0]
      New connections: $auto$wreduce.cc:460:run$900 [3:1] = { $auto$wreduce.cc:460:run$900 [0] $auto$wreduce.cc:460:run$900 [0] 1'1 }
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$459:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$techmap\processor.alu_control.$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $techmap\processor.alu_control.$2\ALUCtl[6:0] [6:4] $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] }
      New connections: $techmap\processor.alu_control.$2\ALUCtl[6:0] [3:1] = { $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] 2'11 }
    Consolidated identical input bits for $mux cell $techmap\processor.cont_mux.$ternary$verilog/mux2to1.v:51$282:
      Old ports: A={ \processor.control_unit.Jalr \processor.control_unit.ALUSrc \processor.control_unit.Lui \processor.control_unit.Auipc \processor.control_unit.Branch \processor.control_unit.MemRead \processor.control_unit.MemWrite 1'0 \processor.control_unit.RegWrite \processor.control_unit.MemtoReg \processor.control_unit.Jump }, B=11'00000000000, Y=\processor.cont_mux.out
      New ports: A={ \processor.control_unit.Jalr \processor.control_unit.ALUSrc \processor.control_unit.Lui \processor.control_unit.Auipc \processor.control_unit.Branch \processor.control_unit.MemRead \processor.control_unit.MemWrite \processor.control_unit.RegWrite \processor.control_unit.MemtoReg \processor.control_unit.Jump }, B=10'0000000000, Y={ \processor.cont_mux.out [10:4] \processor.cont_mux.out [2:0] }
      New connections: \processor.cont_mux.out [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$182:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y, Y=\data_mem_inst.out1
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$181_Y [8] \data_mem_inst.word_buf [7:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$179_Y [8] \data_mem_inst.word_buf [15:8] }, Y=\data_mem_inst.out1 [8:0]
      New connections: \data_mem_inst.out1 [31:9] = { \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$187:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y, Y=\data_mem_inst.out2
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$186_Y [8] \data_mem_inst.word_buf [23:16] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$184_Y [8] \data_mem_inst.word_buf [31:24] }, Y=\data_mem_inst.out2 [8:0]
      New connections: \data_mem_inst.out2 [31:9] = { \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$192:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y, Y=\data_mem_inst.out3
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$191_Y [16] \data_mem_inst.word_buf [15:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$189_Y [16] \data_mem_inst.word_buf [31:16] }, Y=\data_mem_inst.out3 [16:0]
      New connections: \data_mem_inst.out3 [31:17] = { \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:209$194:
      Old ports: A=\data_mem_inst.out1, B=\data_mem_inst.out2, Y=\data_mem_inst.out5
      New ports: A=\data_mem_inst.out1 [8:0], B=\data_mem_inst.out2 [8:0], Y=\data_mem_inst.out5 [8:0]
      New connections: \data_mem_inst.out5 [31:9] = { \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] }
  Optimizing cells in module \top.
Performed a total of 17 changes.

25.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

25.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\inst_mem.instruction_memory[4095]$9175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4094]$9173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4093]$9171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4092]$9169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4091]$9167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4090]$9165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4089]$9163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4088]$9161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4087]$9159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4086]$9157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4085]$9155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4084]$9153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4083]$9151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4082]$9149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4081]$9147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4080]$9145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4079]$9143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4078]$9141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4077]$9139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4076]$9137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4075]$9135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4074]$9133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4073]$9131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4072]$9129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4071]$9127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4070]$9125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4069]$9123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4068]$9121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4067]$9119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4066]$9117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4065]$9115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4064]$9113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4063]$9111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4062]$9109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4061]$9107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4060]$9105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4059]$9103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4058]$9101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4057]$9099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4056]$9097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4055]$9095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4054]$9093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4053]$9091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4052]$9089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4051]$9087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4050]$9085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4049]$9083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4048]$9081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4047]$9079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4046]$9077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4045]$9075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4044]$9073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4043]$9071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4042]$9069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4041]$9067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4040]$9065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4039]$9063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4038]$9061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4037]$9059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4036]$9057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4035]$9055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4034]$9053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4033]$9051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4032]$9049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4031]$9047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4030]$9045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4029]$9043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4028]$9041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4027]$9039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4026]$9037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4025]$9035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4024]$9033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4023]$9031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4022]$9029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4021]$9027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4020]$9025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4019]$9023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4018]$9021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4017]$9019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4016]$9017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4015]$9015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4014]$9013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4013]$9011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4012]$9009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4011]$9007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4010]$9005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4009]$9003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4008]$9001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4007]$8999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4006]$8997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4005]$8995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4004]$8993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4003]$8991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4002]$8989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4001]$8987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4000]$8985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3999]$8983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3998]$8981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3997]$8979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3996]$8977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3995]$8975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3994]$8973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3993]$8971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3992]$8969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3991]$8967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3990]$8965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3989]$8963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3988]$8961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3987]$8959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3986]$8957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3985]$8955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3984]$8953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3983]$8951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3982]$8949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3981]$8947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3980]$8945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3979]$8943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3978]$8941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3977]$8939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3976]$8937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3975]$8935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3974]$8933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3973]$8931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3972]$8929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3971]$8927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3970]$8925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3969]$8923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3968]$8921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3967]$8919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3966]$8917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3965]$8915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3964]$8913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3963]$8911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3962]$8909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3961]$8907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3960]$8905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3959]$8903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3958]$8901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3957]$8899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3956]$8897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3955]$8895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3954]$8893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3953]$8891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3952]$8889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3951]$8887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3950]$8885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3949]$8883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3948]$8881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3947]$8879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3946]$8877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3945]$8875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3944]$8873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3943]$8871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3942]$8869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3941]$8867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3940]$8865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3939]$8863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3938]$8861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3937]$8859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3936]$8857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3935]$8855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3934]$8853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3933]$8851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3932]$8849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3931]$8847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3930]$8845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3929]$8843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3928]$8841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3927]$8839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3926]$8837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3925]$8835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3924]$8833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3923]$8831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3922]$8829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3921]$8827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3920]$8825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3919]$8823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3918]$8821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3917]$8819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3916]$8817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3915]$8815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3914]$8813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3913]$8811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3912]$8809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3911]$8807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3910]$8805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3909]$8803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3908]$8801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3907]$8799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3906]$8797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3905]$8795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3904]$8793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3903]$8791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3902]$8789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3901]$8787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3900]$8785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3899]$8783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3898]$8781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3897]$8779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3896]$8777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3895]$8775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3894]$8773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3893]$8771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3892]$8769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3891]$8767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3890]$8765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3889]$8763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3888]$8761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3887]$8759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3886]$8757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3885]$8755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3884]$8753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3883]$8751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3882]$8749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3881]$8747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3880]$8745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3879]$8743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3878]$8741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3877]$8739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3876]$8737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3875]$8735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3874]$8733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3873]$8731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3872]$8729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3871]$8727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3870]$8725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3869]$8723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3868]$8721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3867]$8719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3866]$8717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3865]$8715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3864]$8713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3863]$8711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3862]$8709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3861]$8707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3860]$8705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3859]$8703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3858]$8701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3857]$8699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3856]$8697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3855]$8695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3854]$8693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3853]$8691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3852]$8689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3851]$8687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3850]$8685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3849]$8683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3848]$8681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3847]$8679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3846]$8677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3845]$8675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3844]$8673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3843]$8671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3842]$8669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3841]$8667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3840]$8665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3839]$8663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3838]$8661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3837]$8659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3836]$8657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3835]$8655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3834]$8653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3833]$8651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3832]$8649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3831]$8647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3830]$8645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3829]$8643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3828]$8641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3827]$8639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3826]$8637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3825]$8635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3824]$8633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3823]$8631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3822]$8629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3821]$8627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3820]$8625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3819]$8623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3818]$8621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3817]$8619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3816]$8617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3815]$8615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3814]$8613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3813]$8611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3812]$8609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3811]$8607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3810]$8605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3809]$8603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3808]$8601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3807]$8599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3806]$8597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3805]$8595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3804]$8593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3803]$8591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3802]$8589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3801]$8587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3800]$8585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3799]$8583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3798]$8581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3797]$8579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3796]$8577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3795]$8575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3794]$8573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3793]$8571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3792]$8569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3791]$8567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3790]$8565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3789]$8563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3788]$8561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3787]$8559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3786]$8557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3785]$8555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3784]$8553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3783]$8551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3782]$8549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3781]$8547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3780]$8545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3779]$8543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3778]$8541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3777]$8539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3776]$8537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3775]$8535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3774]$8533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3773]$8531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3772]$8529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3771]$8527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3770]$8525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3769]$8523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3768]$8521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3767]$8519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3766]$8517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3765]$8515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3764]$8513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3763]$8511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3762]$8509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3761]$8507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3760]$8505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3759]$8503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3758]$8501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3757]$8499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3756]$8497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3755]$8495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3754]$8493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3753]$8491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3752]$8489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3751]$8487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3750]$8485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3749]$8483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3748]$8481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3747]$8479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3746]$8477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3745]$8475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3744]$8473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3743]$8471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3742]$8469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3741]$8467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3740]$8465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3739]$8463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3738]$8461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3737]$8459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3736]$8457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3735]$8455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3734]$8453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3733]$8451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3732]$8449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3731]$8447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3730]$8445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3729]$8443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3728]$8441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3727]$8439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3726]$8437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3725]$8435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3724]$8433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3723]$8431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3722]$8429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3721]$8427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3720]$8425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3719]$8423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3718]$8421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3717]$8419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3716]$8417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3715]$8415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3714]$8413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3713]$8411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3712]$8409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3711]$8407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3710]$8405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3709]$8403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3708]$8401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3707]$8399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3706]$8397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3705]$8395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3704]$8393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3703]$8391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3702]$8389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3701]$8387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3700]$8385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3699]$8383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3698]$8381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3697]$8379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3696]$8377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3695]$8375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3694]$8373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3693]$8371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3692]$8369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3691]$8367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3690]$8365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3689]$8363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3688]$8361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3687]$8359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3686]$8357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3685]$8355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3684]$8353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3683]$8351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3682]$8349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3681]$8347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3680]$8345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3679]$8343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3678]$8341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3677]$8339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3676]$8337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3675]$8335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3674]$8333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3673]$8331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3672]$8329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3671]$8327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3670]$8325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3669]$8323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3668]$8321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3667]$8319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3666]$8317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3665]$8315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3664]$8313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3663]$8311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3662]$8309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3661]$8307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3660]$8305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3659]$8303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3658]$8301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3657]$8299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3656]$8297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3655]$8295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3654]$8293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3653]$8291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3652]$8289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3651]$8287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3650]$8285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3649]$8283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3648]$8281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3647]$8279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3646]$8277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3645]$8275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3644]$8273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3643]$8271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3642]$8269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3641]$8267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3640]$8265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3639]$8263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3638]$8261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3637]$8259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3636]$8257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3635]$8255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3634]$8253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3633]$8251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3632]$8249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3631]$8247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3630]$8245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3629]$8243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3628]$8241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3627]$8239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3626]$8237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3625]$8235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3624]$8233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3623]$8231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3622]$8229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3621]$8227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3620]$8225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3619]$8223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3618]$8221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3617]$8219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3616]$8217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3615]$8215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3614]$8213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3613]$8211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3612]$8209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3611]$8207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3610]$8205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3609]$8203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3608]$8201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3607]$8199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3606]$8197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3605]$8195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3604]$8193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3603]$8191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3602]$8189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3601]$8187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3600]$8185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3599]$8183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3598]$8181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3597]$8179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3596]$8177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3595]$8175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3594]$8173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3593]$8171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3592]$8169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3591]$8167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3590]$8165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3589]$8163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3588]$8161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3587]$8159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3586]$8157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3585]$8155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3584]$8153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3583]$8151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3582]$8149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3581]$8147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3580]$8145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3579]$8143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3578]$8141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3577]$8139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3576]$8137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3575]$8135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3574]$8133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3573]$8131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3572]$8129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3571]$8127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3570]$8125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3569]$8123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3568]$8121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3567]$8119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3566]$8117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3565]$8115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3564]$8113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3563]$8111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3562]$8109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3561]$8107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3560]$8105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3559]$8103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3558]$8101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3557]$8099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3556]$8097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3555]$8095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3554]$8093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3553]$8091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3552]$8089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3551]$8087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3550]$8085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3549]$8083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3548]$8081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3547]$8079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3546]$8077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3545]$8075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3544]$8073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3543]$8071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3542]$8069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3541]$8067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3540]$8065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3539]$8063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3538]$8061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3537]$8059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3536]$8057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3535]$8055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3534]$8053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3533]$8051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3532]$8049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3531]$8047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3530]$8045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3529]$8043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3528]$8041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3527]$8039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3526]$8037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3525]$8035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3524]$8033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3523]$8031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3522]$8029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3521]$8027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3520]$8025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3519]$8023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3518]$8021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3517]$8019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3516]$8017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3515]$8015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3514]$8013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3513]$8011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3512]$8009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3511]$8007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3510]$8005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3509]$8003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3508]$8001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3507]$7999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3506]$7997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3505]$7995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3504]$7993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3503]$7991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3502]$7989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3501]$7987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3500]$7985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3499]$7983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3498]$7981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3497]$7979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3496]$7977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3495]$7975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3494]$7973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3493]$7971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3492]$7969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3491]$7967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3490]$7965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3489]$7963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3488]$7961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3487]$7959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3486]$7957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3485]$7955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3484]$7953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3483]$7951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3482]$7949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3481]$7947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3480]$7945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3479]$7943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3478]$7941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3477]$7939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3476]$7937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3475]$7935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3474]$7933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3473]$7931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3472]$7929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3471]$7927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3470]$7925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3469]$7923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3468]$7921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3467]$7919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3466]$7917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3465]$7915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3464]$7913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3463]$7911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3462]$7909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3461]$7907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3460]$7905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3459]$7903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3458]$7901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3457]$7899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3456]$7897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3455]$7895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3454]$7893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3453]$7891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3452]$7889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3451]$7887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3450]$7885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3449]$7883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3448]$7881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3447]$7879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3446]$7877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3445]$7875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3444]$7873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3443]$7871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3442]$7869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3441]$7867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3440]$7865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3439]$7863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3438]$7861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3437]$7859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3436]$7857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3435]$7855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3434]$7853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3433]$7851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3432]$7849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3431]$7847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3430]$7845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3429]$7843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3428]$7841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3427]$7839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3426]$7837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3425]$7835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3424]$7833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3423]$7831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3422]$7829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3421]$7827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3420]$7825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3419]$7823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3418]$7821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3417]$7819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3416]$7817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3415]$7815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3414]$7813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3413]$7811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3412]$7809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3411]$7807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3410]$7805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3409]$7803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3408]$7801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3407]$7799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3406]$7797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3405]$7795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3404]$7793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3403]$7791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3402]$7789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3401]$7787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3400]$7785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3399]$7783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3398]$7781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3397]$7779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3396]$7777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3395]$7775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3394]$7773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3393]$7771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3392]$7769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3391]$7767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3390]$7765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3389]$7763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3388]$7761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3387]$7759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3386]$7757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3385]$7755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3384]$7753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3383]$7751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3382]$7749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3381]$7747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3380]$7745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3379]$7743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3378]$7741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3377]$7739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3376]$7737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3375]$7735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3374]$7733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3373]$7731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3372]$7729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3371]$7727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3370]$7725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3369]$7723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3368]$7721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3367]$7719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3366]$7717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3365]$7715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3364]$7713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3363]$7711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3362]$7709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3361]$7707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3360]$7705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3359]$7703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3358]$7701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3357]$7699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3356]$7697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3355]$7695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3354]$7693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3353]$7691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3352]$7689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3351]$7687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3350]$7685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3349]$7683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3348]$7681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3347]$7679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3346]$7677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3345]$7675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3344]$7673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3343]$7671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3342]$7669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3341]$7667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3340]$7665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3339]$7663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3338]$7661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3337]$7659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3336]$7657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3335]$7655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3334]$7653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3333]$7651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3332]$7649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3331]$7647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3330]$7645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3329]$7643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3328]$7641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3327]$7639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3326]$7637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3325]$7635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3324]$7633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3323]$7631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3322]$7629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3321]$7627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3320]$7625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3319]$7623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3318]$7621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3317]$7619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3316]$7617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3315]$7615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3314]$7613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3313]$7611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3312]$7609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3311]$7607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3310]$7605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3309]$7603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3308]$7601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3307]$7599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3306]$7597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3305]$7595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3304]$7593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3303]$7591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3302]$7589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3301]$7587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3300]$7585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3299]$7583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3298]$7581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3297]$7579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3296]$7577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3295]$7575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3294]$7573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3293]$7571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3292]$7569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3291]$7567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3290]$7565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3289]$7563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3288]$7561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3287]$7559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3286]$7557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3285]$7555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3284]$7553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3283]$7551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3282]$7549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3281]$7547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3280]$7545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3279]$7543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3278]$7541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3277]$7539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3276]$7537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3275]$7535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3274]$7533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3273]$7531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3272]$7529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3271]$7527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3270]$7525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3269]$7523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3268]$7521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3267]$7519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3266]$7517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3265]$7515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3264]$7513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3263]$7511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3262]$7509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3261]$7507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3260]$7505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3259]$7503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3258]$7501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3257]$7499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3256]$7497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3255]$7495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3254]$7493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3253]$7491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3252]$7489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3251]$7487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3250]$7485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3249]$7483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3248]$7481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3247]$7479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3246]$7477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3245]$7475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3244]$7473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3243]$7471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3242]$7469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3241]$7467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3240]$7465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3239]$7463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3238]$7461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3237]$7459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3236]$7457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3235]$7455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3234]$7453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3233]$7451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3232]$7449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3231]$7447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3230]$7445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3229]$7443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3228]$7441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3227]$7439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3226]$7437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3225]$7435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3224]$7433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3223]$7431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3222]$7429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3221]$7427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3220]$7425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3219]$7423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3218]$7421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3217]$7419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3216]$7417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3215]$7415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3214]$7413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3213]$7411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3212]$7409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3211]$7407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3210]$7405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3209]$7403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3208]$7401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3207]$7399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3206]$7397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3205]$7395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3204]$7393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3203]$7391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3202]$7389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3201]$7387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3200]$7385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3199]$7383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3198]$7381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3197]$7379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3196]$7377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3195]$7375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3194]$7373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3193]$7371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3192]$7369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3191]$7367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3190]$7365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3189]$7363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3188]$7361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3187]$7359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3186]$7357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3185]$7355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3184]$7353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3183]$7351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3182]$7349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3181]$7347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3180]$7345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3179]$7343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3178]$7341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3177]$7339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3176]$7337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3175]$7335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3174]$7333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3173]$7331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3172]$7329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3171]$7327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3170]$7325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3169]$7323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3168]$7321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3167]$7319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3166]$7317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3165]$7315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3164]$7313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3163]$7311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3162]$7309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3161]$7307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3160]$7305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3159]$7303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3158]$7301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3157]$7299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3156]$7297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3155]$7295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3154]$7293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3153]$7291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3152]$7289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3151]$7287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3150]$7285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3149]$7283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3148]$7281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3147]$7279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3146]$7277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3145]$7275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3144]$7273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3143]$7271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3142]$7269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3141]$7267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3140]$7265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3139]$7263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3138]$7261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3137]$7259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3136]$7257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3135]$7255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3134]$7253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3133]$7251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3132]$7249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3131]$7247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3130]$7245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3129]$7243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3128]$7241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3127]$7239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3126]$7237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3125]$7235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3124]$7233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3123]$7231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3122]$7229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3121]$7227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3120]$7225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3119]$7223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3118]$7221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3117]$7219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3116]$7217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3115]$7215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3114]$7213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3113]$7211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3112]$7209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3111]$7207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3110]$7205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3109]$7203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3108]$7201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3107]$7199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3106]$7197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3105]$7195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3104]$7193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3103]$7191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3102]$7189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3101]$7187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3100]$7185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3099]$7183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3098]$7181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3097]$7179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3096]$7177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3095]$7175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3094]$7173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3093]$7171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3092]$7169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3091]$7167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3090]$7165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3089]$7163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3088]$7161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3087]$7159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3086]$7157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3085]$7155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3084]$7153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3083]$7151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3082]$7149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3081]$7147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3080]$7145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3079]$7143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3078]$7141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3077]$7139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3076]$7137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3075]$7135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3074]$7133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3073]$7131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3072]$7129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3071]$7127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3070]$7125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3069]$7123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3068]$7121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3067]$7119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3066]$7117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3065]$7115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3064]$7113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3063]$7111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3062]$7109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3061]$7107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3060]$7105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3059]$7103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3058]$7101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3057]$7099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3056]$7097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3055]$7095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3054]$7093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3053]$7091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3052]$7089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3051]$7087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3050]$7085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3049]$7083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3048]$7081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3047]$7079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3046]$7077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3045]$7075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3044]$7073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3043]$7071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3042]$7069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3041]$7067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3040]$7065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3039]$7063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3038]$7061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3037]$7059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3036]$7057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3035]$7055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3034]$7053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3033]$7051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3032]$7049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3031]$7047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3030]$7045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3029]$7043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3028]$7041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3027]$7039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3026]$7037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3025]$7035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3024]$7033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3023]$7031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3022]$7029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3021]$7027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3020]$7025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3019]$7023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3018]$7021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3017]$7019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3016]$7017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3015]$7015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3014]$7013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3013]$7011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3012]$7009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3011]$7007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3010]$7005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3009]$7003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3008]$7001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3007]$6999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3006]$6997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3005]$6995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3004]$6993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3003]$6991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3002]$6989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3001]$6987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3000]$6985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2999]$6983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2998]$6981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2997]$6979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2996]$6977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2995]$6975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2994]$6973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2993]$6971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2992]$6969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2991]$6967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2990]$6965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2989]$6963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2988]$6961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2987]$6959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2986]$6957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2985]$6955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2984]$6953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2983]$6951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2982]$6949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2981]$6947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2980]$6945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2979]$6943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2978]$6941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2977]$6939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2976]$6937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2975]$6935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2974]$6933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2973]$6931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2972]$6929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2971]$6927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2970]$6925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2969]$6923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2968]$6921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2967]$6919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2966]$6917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2965]$6915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2964]$6913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2963]$6911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2962]$6909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2961]$6907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2960]$6905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2959]$6903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2958]$6901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2957]$6899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2956]$6897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2955]$6895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2954]$6893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2953]$6891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2952]$6889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2951]$6887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2950]$6885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2949]$6883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2948]$6881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2947]$6879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2946]$6877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2945]$6875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2944]$6873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2943]$6871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2942]$6869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2941]$6867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2940]$6865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2939]$6863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2938]$6861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2937]$6859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2936]$6857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2935]$6855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2934]$6853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2933]$6851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2932]$6849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2931]$6847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2930]$6845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2929]$6843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2928]$6841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2927]$6839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2926]$6837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2925]$6835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2924]$6833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2923]$6831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2922]$6829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2921]$6827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2920]$6825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2919]$6823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2918]$6821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2917]$6819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2916]$6817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2915]$6815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2914]$6813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2913]$6811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2912]$6809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2911]$6807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2910]$6805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2909]$6803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2908]$6801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2907]$6799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2906]$6797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2905]$6795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2904]$6793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2903]$6791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2902]$6789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2901]$6787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2900]$6785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2899]$6783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2898]$6781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2897]$6779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2896]$6777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2895]$6775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2894]$6773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2893]$6771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2892]$6769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2891]$6767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2890]$6765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2889]$6763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2888]$6761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2887]$6759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2886]$6757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2885]$6755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2884]$6753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2883]$6751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2882]$6749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2881]$6747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2880]$6745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2879]$6743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2878]$6741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2877]$6739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2876]$6737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2875]$6735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2874]$6733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2873]$6731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2872]$6729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2871]$6727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2870]$6725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2869]$6723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2868]$6721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2867]$6719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2866]$6717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2865]$6715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2864]$6713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2863]$6711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2862]$6709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2861]$6707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2860]$6705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2859]$6703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2858]$6701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2857]$6699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2856]$6697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2855]$6695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2854]$6693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2853]$6691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2852]$6689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2851]$6687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2850]$6685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2849]$6683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2848]$6681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2847]$6679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2846]$6677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2845]$6675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2844]$6673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2843]$6671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2842]$6669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2841]$6667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2840]$6665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2839]$6663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2838]$6661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2837]$6659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2836]$6657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2835]$6655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2834]$6653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2833]$6651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2832]$6649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2831]$6647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2830]$6645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2829]$6643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2828]$6641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2827]$6639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2826]$6637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2825]$6635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2824]$6633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2823]$6631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2822]$6629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2821]$6627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2820]$6625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2819]$6623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2818]$6621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2817]$6619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2816]$6617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2815]$6615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2814]$6613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2813]$6611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2812]$6609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2811]$6607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2810]$6605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2809]$6603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2808]$6601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2807]$6599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2806]$6597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2805]$6595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2804]$6593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2803]$6591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2802]$6589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2801]$6587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2800]$6585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2799]$6583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2798]$6581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2797]$6579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2796]$6577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2795]$6575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2794]$6573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2793]$6571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2792]$6569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2791]$6567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2790]$6565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2789]$6563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2788]$6561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2787]$6559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2786]$6557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2785]$6555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2784]$6553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2783]$6551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2782]$6549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2781]$6547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2780]$6545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2779]$6543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2778]$6541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2777]$6539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2776]$6537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2775]$6535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2774]$6533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2773]$6531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2772]$6529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2771]$6527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2770]$6525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2769]$6523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2768]$6521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2767]$6519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2766]$6517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2765]$6515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2764]$6513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2763]$6511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2762]$6509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2761]$6507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2760]$6505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2759]$6503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2758]$6501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2757]$6499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2756]$6497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2755]$6495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2754]$6493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2753]$6491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2752]$6489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2751]$6487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2750]$6485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2749]$6483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2748]$6481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2747]$6479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2746]$6477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2745]$6475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2744]$6473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2743]$6471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2742]$6469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2741]$6467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2740]$6465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2739]$6463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2738]$6461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2737]$6459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2736]$6457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2735]$6455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2734]$6453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2733]$6451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2732]$6449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2731]$6447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2730]$6445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2729]$6443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2728]$6441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2727]$6439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2726]$6437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2725]$6435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2724]$6433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2723]$6431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2722]$6429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2721]$6427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2720]$6425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2719]$6423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2718]$6421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2717]$6419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2716]$6417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2715]$6415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2714]$6413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2713]$6411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2712]$6409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2711]$6407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2710]$6405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2709]$6403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2708]$6401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2707]$6399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2706]$6397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2705]$6395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2704]$6393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2703]$6391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2702]$6389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2701]$6387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2700]$6385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2699]$6383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2698]$6381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2697]$6379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2696]$6377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2695]$6375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2694]$6373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2693]$6371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2692]$6369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2691]$6367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2690]$6365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2689]$6363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2688]$6361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2687]$6359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2686]$6357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2685]$6355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2684]$6353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2683]$6351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2682]$6349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2681]$6347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2680]$6345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2679]$6343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2678]$6341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2677]$6339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2676]$6337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2675]$6335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2674]$6333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2673]$6331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2672]$6329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2671]$6327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2670]$6325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2669]$6323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2668]$6321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2667]$6319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2666]$6317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2665]$6315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2664]$6313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2663]$6311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2662]$6309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2661]$6307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2660]$6305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2659]$6303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2658]$6301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2657]$6299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2656]$6297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2655]$6295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2654]$6293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2653]$6291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2652]$6289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2651]$6287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2650]$6285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2649]$6283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2648]$6281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2647]$6279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2646]$6277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2645]$6275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2644]$6273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2643]$6271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2642]$6269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2641]$6267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2640]$6265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2639]$6263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2638]$6261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2637]$6259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2636]$6257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2635]$6255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2634]$6253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2633]$6251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2632]$6249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2631]$6247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2630]$6245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2629]$6243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2628]$6241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2627]$6239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2626]$6237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2625]$6235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2624]$6233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2623]$6231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2622]$6229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2621]$6227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2620]$6225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2619]$6223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2618]$6221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2617]$6219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2616]$6217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2615]$6215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2614]$6213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2613]$6211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2612]$6209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2611]$6207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2610]$6205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2609]$6203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2608]$6201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2607]$6199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2606]$6197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2605]$6195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2604]$6193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2603]$6191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2602]$6189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2601]$6187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2600]$6185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2599]$6183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2598]$6181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2597]$6179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2596]$6177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2595]$6175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2594]$6173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2593]$6171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2592]$6169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2591]$6167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2590]$6165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2589]$6163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2588]$6161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2587]$6159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2586]$6157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2585]$6155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2584]$6153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2583]$6151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2582]$6149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2581]$6147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2580]$6145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2579]$6143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2578]$6141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2577]$6139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2576]$6137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2575]$6135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2574]$6133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2573]$6131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2572]$6129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2571]$6127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2570]$6125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2569]$6123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2568]$6121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2567]$6119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2566]$6117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2565]$6115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2564]$6113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2563]$6111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2562]$6109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2561]$6107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2560]$6105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2559]$6103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2558]$6101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2557]$6099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2556]$6097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2555]$6095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2554]$6093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2553]$6091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2552]$6089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2551]$6087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2550]$6085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2549]$6083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2548]$6081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2547]$6079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2546]$6077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2545]$6075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2544]$6073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2543]$6071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2542]$6069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2541]$6067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2540]$6065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2539]$6063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2538]$6061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2537]$6059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2536]$6057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2535]$6055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2534]$6053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2533]$6051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2532]$6049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2531]$6047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2530]$6045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2529]$6043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2528]$6041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2527]$6039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2526]$6037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2525]$6035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2524]$6033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2523]$6031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2522]$6029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2521]$6027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2520]$6025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2519]$6023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2518]$6021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2517]$6019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2516]$6017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2515]$6015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2514]$6013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2513]$6011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2512]$6009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2511]$6007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2510]$6005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2509]$6003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2508]$6001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2507]$5999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2506]$5997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2505]$5995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2504]$5993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2503]$5991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2502]$5989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2501]$5987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2500]$5985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2499]$5983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2498]$5981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2497]$5979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2496]$5977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2495]$5975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2494]$5973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2493]$5971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2492]$5969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2491]$5967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2490]$5965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2489]$5963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2488]$5961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2487]$5959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2486]$5957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2485]$5955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2484]$5953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2483]$5951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2482]$5949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2481]$5947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2480]$5945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2479]$5943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2478]$5941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2477]$5939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2476]$5937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2475]$5935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2474]$5933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2473]$5931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2472]$5929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2471]$5927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2470]$5925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2469]$5923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2468]$5921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2467]$5919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2466]$5917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2465]$5915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2464]$5913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2463]$5911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2462]$5909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2461]$5907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2460]$5905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2459]$5903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2458]$5901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2457]$5899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2456]$5897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2455]$5895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2454]$5893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2453]$5891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2452]$5889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2451]$5887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2450]$5885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2449]$5883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2448]$5881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2447]$5879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2446]$5877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2445]$5875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2444]$5873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2443]$5871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2442]$5869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2441]$5867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2440]$5865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2439]$5863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2438]$5861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2437]$5859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2436]$5857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2435]$5855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2434]$5853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2433]$5851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2432]$5849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2431]$5847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2430]$5845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2429]$5843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2428]$5841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2427]$5839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2426]$5837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2425]$5835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2424]$5833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2423]$5831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2422]$5829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2421]$5827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2420]$5825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2419]$5823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2418]$5821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2417]$5819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2416]$5817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2415]$5815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2414]$5813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2413]$5811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2412]$5809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2411]$5807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2410]$5805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2409]$5803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2408]$5801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2407]$5799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2406]$5797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2405]$5795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2404]$5793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2403]$5791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2402]$5789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2401]$5787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2400]$5785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2399]$5783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2398]$5781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2397]$5779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2396]$5777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2395]$5775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2394]$5773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2393]$5771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2392]$5769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2391]$5767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2390]$5765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2389]$5763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2388]$5761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2387]$5759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2386]$5757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2385]$5755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2384]$5753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2383]$5751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2382]$5749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2381]$5747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2380]$5745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2379]$5743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2378]$5741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2377]$5739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2376]$5737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2375]$5735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2374]$5733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2373]$5731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2372]$5729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2371]$5727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2370]$5725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2369]$5723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2368]$5721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2367]$5719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2366]$5717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2365]$5715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2364]$5713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2363]$5711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2362]$5709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2361]$5707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2360]$5705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2359]$5703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2358]$5701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2357]$5699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2356]$5697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2355]$5695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2354]$5693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2353]$5691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2352]$5689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2351]$5687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2350]$5685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2349]$5683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2348]$5681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2347]$5679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2346]$5677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2345]$5675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2344]$5673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2343]$5671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2342]$5669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2341]$5667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2340]$5665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2339]$5663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2338]$5661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2337]$5659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2336]$5657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2335]$5655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2334]$5653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2333]$5651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2332]$5649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2331]$5647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2330]$5645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2329]$5643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2328]$5641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2327]$5639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2326]$5637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2325]$5635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2324]$5633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2323]$5631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2322]$5629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2321]$5627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2320]$5625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2319]$5623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2318]$5621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2317]$5619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2316]$5617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2315]$5615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2314]$5613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2313]$5611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2312]$5609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2311]$5607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2310]$5605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2309]$5603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2308]$5601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2307]$5599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2306]$5597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2305]$5595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2304]$5593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2303]$5591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2302]$5589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2301]$5587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2300]$5585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2299]$5583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2298]$5581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2297]$5579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2296]$5577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2295]$5575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2294]$5573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2293]$5571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2292]$5569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2291]$5567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2290]$5565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2289]$5563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2288]$5561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2287]$5559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2286]$5557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2285]$5555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2284]$5553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2283]$5551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2282]$5549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2281]$5547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2280]$5545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2279]$5543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2278]$5541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2277]$5539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2276]$5537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2275]$5535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2274]$5533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2273]$5531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2272]$5529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2271]$5527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2270]$5525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2269]$5523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2268]$5521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2267]$5519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2266]$5517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2265]$5515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2264]$5513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2263]$5511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2262]$5509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2261]$5507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2260]$5505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2259]$5503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2258]$5501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2257]$5499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2256]$5497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2255]$5495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2254]$5493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2253]$5491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2252]$5489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2251]$5487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2250]$5485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2249]$5483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2248]$5481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2247]$5479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2246]$5477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2245]$5475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2244]$5473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2243]$5471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2242]$5469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2241]$5467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2240]$5465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2239]$5463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2238]$5461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2237]$5459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2236]$5457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2235]$5455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2234]$5453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2233]$5451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2232]$5449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2231]$5447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2230]$5445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2229]$5443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2228]$5441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2227]$5439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2226]$5437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2225]$5435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2224]$5433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2223]$5431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2222]$5429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2221]$5427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2220]$5425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2219]$5423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2218]$5421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2217]$5419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2216]$5417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2215]$5415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2214]$5413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2213]$5411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2212]$5409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2211]$5407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2210]$5405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2209]$5403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2208]$5401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2207]$5399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2206]$5397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2205]$5395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2204]$5393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2203]$5391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2202]$5389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2201]$5387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2200]$5385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2199]$5383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2198]$5381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2197]$5379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2196]$5377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2195]$5375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2194]$5373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2193]$5371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2192]$5369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2191]$5367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2190]$5365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2189]$5363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2188]$5361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2187]$5359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2186]$5357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2185]$5355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2184]$5353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2183]$5351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2182]$5349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2181]$5347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2180]$5345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2179]$5343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2178]$5341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2177]$5339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2176]$5337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2175]$5335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2174]$5333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2173]$5331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2172]$5329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2171]$5327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2170]$5325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2169]$5323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2168]$5321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2167]$5319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2166]$5317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2165]$5315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2164]$5313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2163]$5311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2162]$5309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2161]$5307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2160]$5305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2159]$5303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2158]$5301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2157]$5299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2156]$5297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2155]$5295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2154]$5293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2153]$5291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2152]$5289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2151]$5287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2150]$5285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2149]$5283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2148]$5281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2147]$5279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2146]$5277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2145]$5275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2144]$5273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2143]$5271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2142]$5269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2141]$5267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2140]$5265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2139]$5263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2138]$5261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2137]$5259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2136]$5257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2135]$5255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2134]$5253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2133]$5251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2132]$5249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2131]$5247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2130]$5245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2129]$5243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2128]$5241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2127]$5239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2126]$5237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2125]$5235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2124]$5233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2123]$5231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2122]$5229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2121]$5227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2120]$5225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2119]$5223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2118]$5221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2117]$5219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2116]$5217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2115]$5215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2114]$5213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2113]$5211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2112]$5209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2111]$5207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2110]$5205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2109]$5203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2108]$5201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2107]$5199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2106]$5197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2105]$5195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2104]$5193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2103]$5191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2102]$5189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2101]$5187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2100]$5185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2099]$5183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2098]$5181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2097]$5179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2096]$5177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2095]$5175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2094]$5173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2093]$5171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2092]$5169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2091]$5167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2090]$5165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2089]$5163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2088]$5161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2087]$5159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2086]$5157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2085]$5155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2084]$5153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2083]$5151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2082]$5149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2081]$5147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2080]$5145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2079]$5143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2078]$5141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2077]$5139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2076]$5137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2075]$5135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2074]$5133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2073]$5131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2072]$5129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2071]$5127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2070]$5125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2069]$5123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2068]$5121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2067]$5119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2066]$5117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2065]$5115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2064]$5113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2063]$5111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2062]$5109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2061]$5107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2060]$5105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2059]$5103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2058]$5101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2057]$5099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2056]$5097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2055]$5095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2054]$5093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2053]$5091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2052]$5089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2051]$5087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2050]$5085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2049]$5083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2048]$5081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2047]$5079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2046]$5077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2045]$5075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2044]$5073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2043]$5071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2042]$5069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2041]$5067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2040]$5065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2039]$5063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2038]$5061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2037]$5059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2036]$5057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2035]$5055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2034]$5053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2033]$5051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2032]$5049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2031]$5047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2030]$5045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2029]$5043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2028]$5041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2027]$5039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2026]$5037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2025]$5035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2024]$5033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2023]$5031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2022]$5029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2021]$5027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2020]$5025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2019]$5023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2018]$5021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2017]$5019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2016]$5017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2015]$5015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2014]$5013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2013]$5011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2012]$5009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2011]$5007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2010]$5005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2009]$5003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2008]$5001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2007]$4999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2006]$4997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2005]$4995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2004]$4993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2003]$4991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2002]$4989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2001]$4987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2000]$4985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1999]$4983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1998]$4981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1997]$4979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1996]$4977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1995]$4975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1994]$4973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1993]$4971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1992]$4969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1991]$4967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1990]$4965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1989]$4963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1988]$4961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1987]$4959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1986]$4957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1985]$4955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1984]$4953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1983]$4951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1982]$4949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1981]$4947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1980]$4945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1979]$4943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1978]$4941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1977]$4939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1976]$4937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1975]$4935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1974]$4933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1973]$4931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1972]$4929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1971]$4927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1970]$4925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1969]$4923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1968]$4921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1967]$4919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1966]$4917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1965]$4915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1964]$4913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1963]$4911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1962]$4909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1961]$4907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1960]$4905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1959]$4903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1958]$4901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1957]$4899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1956]$4897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1955]$4895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1954]$4893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1953]$4891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1952]$4889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1951]$4887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1950]$4885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1949]$4883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1948]$4881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1947]$4879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1946]$4877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1945]$4875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1944]$4873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1943]$4871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1942]$4869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1941]$4867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1940]$4865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1939]$4863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1938]$4861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1937]$4859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1936]$4857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1935]$4855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1934]$4853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1933]$4851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1932]$4849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1931]$4847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1930]$4845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1929]$4843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1928]$4841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1927]$4839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1926]$4837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1925]$4835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1924]$4833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1923]$4831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1922]$4829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1921]$4827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1920]$4825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1919]$4823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1918]$4821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1917]$4819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1916]$4817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1915]$4815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1914]$4813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1913]$4811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1912]$4809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1911]$4807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1910]$4805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1909]$4803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1908]$4801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1907]$4799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1906]$4797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1905]$4795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1904]$4793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1903]$4791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1902]$4789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1901]$4787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1900]$4785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1899]$4783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1898]$4781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1897]$4779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1896]$4777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1895]$4775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1894]$4773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1893]$4771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1892]$4769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1891]$4767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1890]$4765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1889]$4763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1888]$4761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1887]$4759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1886]$4757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1885]$4755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1884]$4753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1883]$4751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1882]$4749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1881]$4747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1880]$4745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1879]$4743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1878]$4741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1877]$4739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1876]$4737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1875]$4735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1874]$4733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1873]$4731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1872]$4729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1871]$4727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1870]$4725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1869]$4723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1868]$4721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1867]$4719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1866]$4717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1865]$4715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1864]$4713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1863]$4711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1862]$4709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1861]$4707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1860]$4705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1859]$4703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1858]$4701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1857]$4699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1856]$4697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1855]$4695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1854]$4693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1853]$4691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1852]$4689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1851]$4687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1850]$4685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1849]$4683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1848]$4681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1847]$4679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1846]$4677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1845]$4675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1844]$4673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1843]$4671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1842]$4669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1841]$4667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1840]$4665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1839]$4663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1838]$4661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1837]$4659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1836]$4657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1835]$4655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1834]$4653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1833]$4651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1832]$4649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1831]$4647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1830]$4645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1829]$4643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1828]$4641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1827]$4639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1826]$4637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1825]$4635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1824]$4633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1823]$4631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1822]$4629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1821]$4627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1820]$4625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1819]$4623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1818]$4621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1817]$4619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1816]$4617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1815]$4615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1814]$4613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1813]$4611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1812]$4609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1811]$4607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1810]$4605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1809]$4603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1808]$4601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1807]$4599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1806]$4597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1805]$4595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1804]$4593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1803]$4591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1802]$4589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1801]$4587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1800]$4585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1799]$4583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1798]$4581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1797]$4579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1796]$4577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1795]$4575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1794]$4573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1793]$4571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1792]$4569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1791]$4567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1790]$4565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1789]$4563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1788]$4561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1787]$4559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1786]$4557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1785]$4555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1784]$4553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1783]$4551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1782]$4549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1781]$4547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1780]$4545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1779]$4543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1778]$4541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1777]$4539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1776]$4537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1775]$4535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1774]$4533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1773]$4531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1772]$4529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1771]$4527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1770]$4525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1769]$4523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1768]$4521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1767]$4519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1766]$4517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1765]$4515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1764]$4513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1763]$4511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1762]$4509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1761]$4507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1760]$4505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1759]$4503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1758]$4501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1757]$4499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1756]$4497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1755]$4495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1754]$4493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1753]$4491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1752]$4489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1751]$4487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1750]$4485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1749]$4483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1748]$4481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1747]$4479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1746]$4477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1745]$4475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1744]$4473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1743]$4471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1742]$4469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1741]$4467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1740]$4465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1739]$4463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1738]$4461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1737]$4459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1736]$4457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1735]$4455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1734]$4453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1733]$4451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1732]$4449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1731]$4447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1730]$4445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1729]$4443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1728]$4441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1727]$4439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1726]$4437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1725]$4435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1724]$4433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1723]$4431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1722]$4429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1721]$4427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1720]$4425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1719]$4423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1718]$4421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1717]$4419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1716]$4417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1715]$4415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1714]$4413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1713]$4411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1712]$4409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1711]$4407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1710]$4405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1709]$4403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1708]$4401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1707]$4399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1706]$4397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1705]$4395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1704]$4393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1703]$4391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1702]$4389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1701]$4387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1700]$4385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1699]$4383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1698]$4381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1697]$4379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1696]$4377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1695]$4375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1694]$4373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1693]$4371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1692]$4369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1691]$4367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1690]$4365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1689]$4363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1688]$4361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1687]$4359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1686]$4357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1685]$4355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1684]$4353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1683]$4351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1682]$4349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1681]$4347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1680]$4345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1679]$4343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1678]$4341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1677]$4339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1676]$4337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1675]$4335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1674]$4333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1673]$4331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1672]$4329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1671]$4327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1670]$4325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1669]$4323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1668]$4321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1667]$4319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1666]$4317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1665]$4315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1664]$4313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1663]$4311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1662]$4309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1661]$4307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1660]$4305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1659]$4303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1658]$4301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1657]$4299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1656]$4297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1655]$4295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1654]$4293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1653]$4291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1652]$4289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1651]$4287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1650]$4285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1649]$4283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1648]$4281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1647]$4279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1646]$4277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1645]$4275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1644]$4273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1643]$4271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1642]$4269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1641]$4267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1640]$4265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1639]$4263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1638]$4261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1637]$4259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1636]$4257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1635]$4255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1634]$4253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1633]$4251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1632]$4249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1631]$4247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1630]$4245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1629]$4243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1628]$4241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1627]$4239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1626]$4237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1625]$4235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1624]$4233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1623]$4231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1622]$4229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1621]$4227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1620]$4225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1619]$4223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1618]$4221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1617]$4219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1616]$4217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1615]$4215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1614]$4213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1613]$4211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1612]$4209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1611]$4207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1610]$4205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1609]$4203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1608]$4201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1607]$4199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1606]$4197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1605]$4195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1604]$4193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1603]$4191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1602]$4189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1601]$4187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1600]$4185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1599]$4183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1598]$4181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1597]$4179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1596]$4177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1595]$4175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1594]$4173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1593]$4171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1592]$4169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1591]$4167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1590]$4165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1589]$4163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1588]$4161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1587]$4159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1586]$4157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1585]$4155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1584]$4153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1583]$4151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1582]$4149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1581]$4147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1580]$4145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1579]$4143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1578]$4141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1577]$4139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1576]$4137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1575]$4135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1574]$4133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1573]$4131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1572]$4129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1571]$4127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1570]$4125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1569]$4123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1568]$4121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1567]$4119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1566]$4117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1565]$4115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1564]$4113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1563]$4111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1562]$4109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1561]$4107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1560]$4105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1559]$4103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1558]$4101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1557]$4099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1556]$4097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1555]$4095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1554]$4093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1553]$4091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1552]$4089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1551]$4087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1550]$4085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1549]$4083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1548]$4081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1547]$4079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1546]$4077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1545]$4075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1544]$4073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1543]$4071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1542]$4069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1541]$4067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1540]$4065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1539]$4063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1538]$4061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1537]$4059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1536]$4057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1535]$4055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1534]$4053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1533]$4051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1532]$4049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1531]$4047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1530]$4045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1529]$4043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1528]$4041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1527]$4039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1526]$4037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1525]$4035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1524]$4033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1523]$4031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1522]$4029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1521]$4027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1520]$4025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1519]$4023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1518]$4021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1517]$4019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1516]$4017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1515]$4015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1514]$4013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1513]$4011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1512]$4009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1511]$4007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1510]$4005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1509]$4003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1508]$4001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1507]$3999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1506]$3997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1505]$3995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1504]$3993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1503]$3991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1502]$3989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1501]$3987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1500]$3985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1499]$3983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1498]$3981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1497]$3979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1496]$3977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1495]$3975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1494]$3973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1493]$3971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1492]$3969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1491]$3967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1490]$3965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1489]$3963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1488]$3961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1487]$3959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1486]$3957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1485]$3955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1484]$3953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1483]$3951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1482]$3949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1481]$3947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1480]$3945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1479]$3943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1478]$3941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1477]$3939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1476]$3937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1475]$3935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1474]$3933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1473]$3931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1472]$3929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1471]$3927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1470]$3925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1469]$3923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1468]$3921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1467]$3919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1466]$3917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1465]$3915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1464]$3913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1463]$3911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1462]$3909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1461]$3907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1460]$3905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1459]$3903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1458]$3901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1457]$3899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1456]$3897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1455]$3895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1454]$3893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1453]$3891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1452]$3889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1451]$3887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1450]$3885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1449]$3883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1448]$3881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1447]$3879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1446]$3877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1445]$3875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1444]$3873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1443]$3871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1442]$3869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1441]$3867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1440]$3865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1439]$3863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1438]$3861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1437]$3859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1436]$3857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1435]$3855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1434]$3853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1433]$3851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1432]$3849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1431]$3847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1430]$3845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1429]$3843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1428]$3841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1427]$3839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1426]$3837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1425]$3835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1424]$3833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1423]$3831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1422]$3829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1421]$3827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1420]$3825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1419]$3823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1418]$3821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1417]$3819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1416]$3817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1415]$3815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1414]$3813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1413]$3811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1412]$3809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1411]$3807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1410]$3805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1409]$3803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1408]$3801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1407]$3799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1406]$3797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1405]$3795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1404]$3793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1403]$3791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1402]$3789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1401]$3787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1400]$3785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1399]$3783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1398]$3781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1397]$3779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1396]$3777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1395]$3775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1394]$3773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1393]$3771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1392]$3769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1391]$3767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1390]$3765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1389]$3763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1388]$3761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1387]$3759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1386]$3757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1385]$3755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1384]$3753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1383]$3751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1382]$3749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1381]$3747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1380]$3745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1379]$3743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1378]$3741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1377]$3739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1376]$3737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1375]$3735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1374]$3733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1373]$3731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1372]$3729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1371]$3727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1370]$3725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1369]$3723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1368]$3721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1367]$3719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1366]$3717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1365]$3715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1364]$3713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1363]$3711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1362]$3709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1361]$3707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1360]$3705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1359]$3703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1358]$3701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1357]$3699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1356]$3697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1355]$3695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1354]$3693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1353]$3691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1352]$3689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1351]$3687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1350]$3685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1349]$3683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1348]$3681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1347]$3679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1346]$3677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1345]$3675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1344]$3673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1343]$3671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1342]$3669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1341]$3667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1340]$3665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1339]$3663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1338]$3661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1337]$3659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1336]$3657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1335]$3655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1334]$3653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1333]$3651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1332]$3649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1331]$3647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1330]$3645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1329]$3643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1328]$3641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1327]$3639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1326]$3637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1325]$3635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1324]$3633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1323]$3631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1322]$3629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1321]$3627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1320]$3625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1319]$3623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1318]$3621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1317]$3619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1316]$3617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1315]$3615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1314]$3613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1313]$3611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1312]$3609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1311]$3607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1310]$3605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1309]$3603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1308]$3601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1307]$3599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1306]$3597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1305]$3595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1304]$3593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1303]$3591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1302]$3589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1301]$3587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1300]$3585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1299]$3583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1298]$3581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1297]$3579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1296]$3577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1295]$3575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1294]$3573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1293]$3571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1292]$3569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1291]$3567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1290]$3565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1289]$3563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1288]$3561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1287]$3559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1286]$3557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1285]$3555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1284]$3553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1283]$3551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1282]$3549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1281]$3547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1280]$3545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1279]$3543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1278]$3541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1277]$3539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1276]$3537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1275]$3535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1274]$3533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1273]$3531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1272]$3529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1271]$3527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1270]$3525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1269]$3523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1268]$3521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1267]$3519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1266]$3517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1265]$3515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1264]$3513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1263]$3511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1262]$3509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1261]$3507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1260]$3505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1259]$3503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1258]$3501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1257]$3499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1256]$3497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1255]$3495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1254]$3493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1253]$3491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1252]$3489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1251]$3487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1250]$3485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1249]$3483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1248]$3481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1247]$3479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1246]$3477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1245]$3475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1244]$3473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1243]$3471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1242]$3469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1241]$3467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1240]$3465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1239]$3463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1238]$3461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1237]$3459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1236]$3457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1235]$3455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1234]$3453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1233]$3451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1232]$3449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1231]$3447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1230]$3445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1229]$3443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1228]$3441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1227]$3439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1226]$3437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1225]$3435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1224]$3433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1223]$3431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1222]$3429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1221]$3427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1220]$3425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1219]$3423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1218]$3421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1217]$3419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1216]$3417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1215]$3415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1214]$3413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1213]$3411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1212]$3409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1211]$3407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1210]$3405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1209]$3403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1208]$3401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1207]$3399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1206]$3397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1205]$3395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1204]$3393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1203]$3391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1202]$3389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1201]$3387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1200]$3385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1199]$3383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1198]$3381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1197]$3379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1196]$3377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1195]$3375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1194]$3373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1193]$3371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1192]$3369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1191]$3367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1190]$3365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1189]$3363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1188]$3361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1187]$3359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1186]$3357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1185]$3355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1184]$3353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1183]$3351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1182]$3349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1181]$3347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1180]$3345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1179]$3343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1178]$3341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1177]$3339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1176]$3337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1175]$3335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1174]$3333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1173]$3331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1172]$3329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1171]$3327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1170]$3325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1169]$3323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1168]$3321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1167]$3319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1166]$3317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1165]$3315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1164]$3313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1163]$3311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1162]$3309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1161]$3307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1160]$3305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1159]$3303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1158]$3301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1157]$3299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1156]$3297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1155]$3295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1154]$3293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1153]$3291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1152]$3289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1151]$3287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1150]$3285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1149]$3283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1148]$3281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1147]$3279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1146]$3277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1145]$3275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1144]$3273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1143]$3271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1142]$3269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1141]$3267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1140]$3265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1139]$3263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1138]$3261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1137]$3259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1136]$3257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1135]$3255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1134]$3253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1133]$3251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1132]$3249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1131]$3247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1130]$3245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1129]$3243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1128]$3241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1127]$3239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1126]$3237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1125]$3235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1124]$3233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1123]$3231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1122]$3229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1121]$3227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1120]$3225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1119]$3223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1118]$3221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1117]$3219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1116]$3217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1115]$3215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1114]$3213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1113]$3211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1112]$3209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1111]$3207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1110]$3205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1109]$3203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1108]$3201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1107]$3199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1106]$3197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1105]$3195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1104]$3193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1103]$3191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1102]$3189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1101]$3187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1100]$3185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1099]$3183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1098]$3181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1097]$3179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1096]$3177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1095]$3175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1094]$3173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1093]$3171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1092]$3169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1091]$3167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1090]$3165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1089]$3163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1088]$3161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1087]$3159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1086]$3157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1085]$3155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1084]$3153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1083]$3151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1082]$3149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1081]$3147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1080]$3145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1079]$3143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1078]$3141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1077]$3139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1076]$3137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1075]$3135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1074]$3133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1073]$3131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1072]$3129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1071]$3127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1070]$3125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1069]$3123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1068]$3121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1067]$3119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1066]$3117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1065]$3115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1064]$3113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1063]$3111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1062]$3109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1061]$3107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1060]$3105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1059]$3103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1058]$3101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1057]$3099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1056]$3097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1055]$3095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1054]$3093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1053]$3091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1052]$3089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1051]$3087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1050]$3085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1049]$3083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1048]$3081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1047]$3079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1046]$3077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1045]$3075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1044]$3073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1043]$3071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1042]$3069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1041]$3067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1040]$3065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1039]$3063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1038]$3061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1037]$3059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1036]$3057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1035]$3055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1034]$3053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1033]$3051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1032]$3049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1031]$3047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1030]$3045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1029]$3043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1028]$3041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1027]$3039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1026]$3037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1025]$3035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1024]$3033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1023]$3031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1022]$3029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1021]$3027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1020]$3025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1019]$3023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1018]$3021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1017]$3019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1016]$3017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1015]$3015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1014]$3013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1013]$3011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1012]$3009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1011]$3007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1010]$3005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1009]$3003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1008]$3001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1007]$2999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1006]$2997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1005]$2995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1004]$2993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1003]$2991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1002]$2989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1001]$2987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1000]$2985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[999]$2983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[998]$2981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[997]$2979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[996]$2977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[995]$2975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[994]$2973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[993]$2971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[992]$2969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[991]$2967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[990]$2965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[989]$2963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[988]$2961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[987]$2959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[986]$2957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[985]$2955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[984]$2953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[983]$2951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[982]$2949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[981]$2947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[980]$2945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[979]$2943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[978]$2941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[977]$2939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[976]$2937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[975]$2935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[974]$2933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[973]$2931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[972]$2929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[971]$2927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[970]$2925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[969]$2923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[968]$2921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[967]$2919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[966]$2917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[965]$2915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[964]$2913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[963]$2911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[962]$2909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[961]$2907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[960]$2905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[959]$2903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[958]$2901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[957]$2899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[956]$2897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[955]$2895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[954]$2893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[953]$2891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[952]$2889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[951]$2887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[950]$2885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[949]$2883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[948]$2881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[947]$2879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[946]$2877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[945]$2875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[944]$2873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[943]$2871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[942]$2869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[941]$2867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[940]$2865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[939]$2863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[938]$2861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[937]$2859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[936]$2857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[935]$2855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[934]$2853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[933]$2851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[932]$2849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[931]$2847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[930]$2845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[929]$2843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[928]$2841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[927]$2839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[926]$2837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[925]$2835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[924]$2833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[923]$2831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[922]$2829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[921]$2827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[920]$2825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[919]$2823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[918]$2821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[917]$2819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[916]$2817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[915]$2815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[914]$2813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[913]$2811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[912]$2809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[911]$2807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[910]$2805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[909]$2803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[908]$2801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[907]$2799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[906]$2797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[905]$2795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[904]$2793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[903]$2791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[902]$2789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[901]$2787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[900]$2785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[899]$2783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[898]$2781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[897]$2779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[896]$2777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[895]$2775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[894]$2773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[893]$2771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[892]$2769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[891]$2767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[890]$2765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[889]$2763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[888]$2761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[887]$2759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[886]$2757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[885]$2755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[884]$2753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[883]$2751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[882]$2749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[881]$2747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[880]$2745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[879]$2743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[878]$2741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[877]$2739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[876]$2737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[875]$2735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[874]$2733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[873]$2731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[872]$2729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[871]$2727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[870]$2725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[869]$2723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[868]$2721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[867]$2719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[866]$2717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[865]$2715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[864]$2713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[863]$2711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[862]$2709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[861]$2707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[860]$2705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[859]$2703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[858]$2701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[857]$2699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[856]$2697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[855]$2695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[854]$2693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[853]$2691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[852]$2689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[851]$2687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[850]$2685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[849]$2683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[848]$2681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[847]$2679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[846]$2677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[845]$2675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[844]$2673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[843]$2671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[842]$2669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[841]$2667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[840]$2665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[839]$2663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[838]$2661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[837]$2659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[836]$2657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[835]$2655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[834]$2653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[833]$2651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[832]$2649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[831]$2647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[830]$2645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[829]$2643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[828]$2641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[827]$2639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[826]$2637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[825]$2635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[824]$2633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[823]$2631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[822]$2629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[821]$2627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[820]$2625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[819]$2623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[818]$2621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[817]$2619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[816]$2617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[815]$2615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[814]$2613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[813]$2611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[812]$2609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[811]$2607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[810]$2605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[809]$2603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[808]$2601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[807]$2599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[806]$2597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[805]$2595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[804]$2593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[803]$2591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[802]$2589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[801]$2587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[800]$2585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[799]$2583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[798]$2581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[797]$2579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[796]$2577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[795]$2575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[794]$2573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[793]$2571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[792]$2569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[791]$2567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[790]$2565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[789]$2563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[788]$2561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[787]$2559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[786]$2557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[785]$2555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[784]$2553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[783]$2551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[782]$2549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[781]$2547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[780]$2545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[779]$2543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[778]$2541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[777]$2539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[776]$2537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[775]$2535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[774]$2533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[773]$2531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[772]$2529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[771]$2527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[770]$2525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[769]$2523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[768]$2521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[767]$2519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[766]$2517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[765]$2515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[764]$2513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[763]$2511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[762]$2509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[761]$2507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[760]$2505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[759]$2503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[758]$2501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[757]$2499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[756]$2497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[755]$2495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[754]$2493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[753]$2491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[752]$2489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[751]$2487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[750]$2485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[749]$2483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[748]$2481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[747]$2479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[746]$2477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[745]$2475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[744]$2473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[743]$2471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[742]$2469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[741]$2467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[740]$2465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[739]$2463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[738]$2461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[737]$2459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[736]$2457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[735]$2455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[734]$2453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[733]$2451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[732]$2449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[731]$2447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[730]$2445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[729]$2443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[728]$2441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[727]$2439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[726]$2437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[725]$2435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[724]$2433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[723]$2431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[722]$2429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[721]$2427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[720]$2425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[719]$2423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[718]$2421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[717]$2419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[716]$2417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[715]$2415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[714]$2413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[713]$2411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[712]$2409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[711]$2407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[710]$2405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[709]$2403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[708]$2401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[707]$2399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[706]$2397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[705]$2395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[704]$2393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[703]$2391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[702]$2389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[701]$2387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[700]$2385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[699]$2383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[698]$2381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[697]$2379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[696]$2377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[695]$2375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[694]$2373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[693]$2371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[692]$2369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[691]$2367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[690]$2365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[689]$2363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[688]$2361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[687]$2359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[686]$2357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[685]$2355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[684]$2353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[683]$2351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[682]$2349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[681]$2347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[680]$2345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[679]$2343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[678]$2341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[677]$2339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[676]$2337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[675]$2335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[674]$2333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[673]$2331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[672]$2329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[671]$2327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[670]$2325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[669]$2323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[668]$2321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[667]$2319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[666]$2317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[665]$2315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[664]$2313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[663]$2311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[662]$2309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[661]$2307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[660]$2305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[659]$2303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[658]$2301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[657]$2299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[656]$2297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[655]$2295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[654]$2293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[653]$2291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[652]$2289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[651]$2287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[650]$2285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[649]$2283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[648]$2281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[647]$2279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[646]$2277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[645]$2275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[644]$2273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[643]$2271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[642]$2269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[641]$2267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[640]$2265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[639]$2263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[638]$2261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[637]$2259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[636]$2257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[635]$2255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[634]$2253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[633]$2251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[632]$2249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[631]$2247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[630]$2245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[629]$2243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[628]$2241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[627]$2239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[626]$2237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[625]$2235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[624]$2233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[623]$2231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[622]$2229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[621]$2227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[620]$2225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[619]$2223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[618]$2221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[617]$2219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[616]$2217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[615]$2215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[614]$2213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[613]$2211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[612]$2209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[611]$2207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[610]$2205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[609]$2203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[608]$2201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[607]$2199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[606]$2197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[605]$2195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[604]$2193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[603]$2191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[602]$2189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[601]$2187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[600]$2185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[599]$2183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[598]$2181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[597]$2179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[596]$2177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[595]$2175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[594]$2173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[593]$2171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[592]$2169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[591]$2167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[590]$2165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[589]$2163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[588]$2161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[587]$2159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[586]$2157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[585]$2155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[584]$2153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[583]$2151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[582]$2149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[581]$2147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[580]$2145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[579]$2143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[578]$2141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[577]$2139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[576]$2137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[575]$2135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[574]$2133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[573]$2131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[572]$2129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[571]$2127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[570]$2125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[569]$2123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[568]$2121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[567]$2119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[566]$2117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[565]$2115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[564]$2113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[563]$2111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[562]$2109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[561]$2107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[560]$2105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[559]$2103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[558]$2101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[557]$2099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[556]$2097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[555]$2095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[554]$2093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[553]$2091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[552]$2089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[551]$2087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[550]$2085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[549]$2083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[548]$2081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[547]$2079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[546]$2077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[545]$2075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[544]$2073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[543]$2071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[542]$2069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[541]$2067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[540]$2065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[539]$2063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[538]$2061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[537]$2059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[536]$2057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[535]$2055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[534]$2053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[533]$2051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[532]$2049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[531]$2047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[530]$2045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[529]$2043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[528]$2041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[527]$2039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[526]$2037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[525]$2035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[524]$2033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[523]$2031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[522]$2029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[521]$2027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[520]$2025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[519]$2023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[518]$2021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[517]$2019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[516]$2017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[515]$2015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[514]$2013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[513]$2011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[512]$2009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[511]$2007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[510]$2005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[509]$2003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[508]$2001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[507]$1999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[506]$1997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[505]$1995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[504]$1993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[503]$1991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[502]$1989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[501]$1987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[500]$1985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[499]$1983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[498]$1981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[497]$1979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[496]$1977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[495]$1975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[494]$1973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[493]$1971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[492]$1969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[491]$1967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[490]$1965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[489]$1963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[488]$1961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[487]$1959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[486]$1957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[485]$1955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[484]$1953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[483]$1951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[482]$1949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[481]$1947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[480]$1945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[479]$1943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[478]$1941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[477]$1939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[476]$1937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[475]$1935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[474]$1933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[473]$1931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[472]$1929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[471]$1927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[470]$1925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[469]$1923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[468]$1921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[467]$1919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[466]$1917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[465]$1915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[464]$1913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[463]$1911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[462]$1909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[461]$1907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[460]$1905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[459]$1903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[458]$1901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[457]$1899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[456]$1897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[455]$1895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[454]$1893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[453]$1891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[452]$1889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[451]$1887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[450]$1885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[449]$1883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[448]$1881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[447]$1879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[446]$1877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[445]$1875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[444]$1873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[443]$1871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[442]$1869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[441]$1867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[440]$1865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[439]$1863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[438]$1861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[437]$1859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[436]$1857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[435]$1855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[434]$1853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[433]$1851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[432]$1849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[431]$1847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[430]$1845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[429]$1843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[428]$1841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[427]$1839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[426]$1837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[425]$1835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[424]$1833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[423]$1831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[422]$1829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[421]$1827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[420]$1825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[419]$1823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[418]$1821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[417]$1819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[416]$1817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[415]$1815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[414]$1813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[413]$1811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[412]$1809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[411]$1807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[410]$1805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[409]$1803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[408]$1801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[407]$1799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[406]$1797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[405]$1795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[404]$1793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[403]$1791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[402]$1789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[401]$1787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[400]$1785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[399]$1783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[398]$1781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[397]$1779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[396]$1777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[395]$1775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[394]$1773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[393]$1771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[392]$1769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[391]$1767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[390]$1765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[389]$1763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[388]$1761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[387]$1759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[386]$1757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[385]$1755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[384]$1753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[383]$1751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[382]$1749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[381]$1747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[380]$1745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[379]$1743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[378]$1741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[377]$1739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[376]$1737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[375]$1735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[374]$1733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[373]$1731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[372]$1729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[371]$1727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[370]$1725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[369]$1723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[368]$1721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[367]$1719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[366]$1717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[365]$1715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[364]$1713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[363]$1711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[362]$1709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[361]$1707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[360]$1705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[359]$1703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[358]$1701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[357]$1699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[356]$1697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[355]$1695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[354]$1693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[353]$1691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[352]$1689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[351]$1687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[350]$1685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[349]$1683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[348]$1681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[347]$1679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[346]$1677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[345]$1675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[344]$1673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[343]$1671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[342]$1669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[341]$1667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[340]$1665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[339]$1663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[338]$1661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[337]$1659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[336]$1657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[335]$1655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[334]$1653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[333]$1651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[332]$1649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[331]$1647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[330]$1645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[329]$1643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[328]$1641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[327]$1639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[326]$1637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[325]$1635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[324]$1633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[323]$1631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[322]$1629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[321]$1627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[320]$1625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[319]$1623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[318]$1621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[317]$1619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[316]$1617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[315]$1615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[314]$1613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[313]$1611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[312]$1609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[311]$1607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[310]$1605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[309]$1603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[308]$1601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[307]$1599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[306]$1597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[305]$1595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[304]$1593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[303]$1591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[302]$1589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[301]$1587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[300]$1585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[299]$1583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[298]$1581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[297]$1579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[296]$1577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[295]$1575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[294]$1573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[293]$1571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[292]$1569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[291]$1567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[290]$1565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[289]$1563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[288]$1561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[287]$1559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[286]$1557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[285]$1555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[284]$1553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[283]$1551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[282]$1549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[281]$1547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[280]$1545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[279]$1543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[278]$1541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[277]$1539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[276]$1537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[275]$1535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[274]$1533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[273]$1531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[272]$1529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[271]$1527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[270]$1525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[269]$1523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[268]$1521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[267]$1519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[266]$1517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[265]$1515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[264]$1513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[263]$1511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[262]$1509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[261]$1507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[260]$1505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[259]$1503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[258]$1501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[257]$1499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[256]$1497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[255]$1495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[254]$1493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[253]$1491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[252]$1489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[251]$1487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[250]$1485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[249]$1483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[248]$1481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[247]$1479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[246]$1477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[245]$1475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[244]$1473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[243]$1471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[242]$1469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[241]$1467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[240]$1465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[239]$1463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[238]$1461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[237]$1459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[236]$1457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[235]$1455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[234]$1453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[233]$1451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[232]$1449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[231]$1447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[230]$1445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[229]$1443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[228]$1441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[227]$1439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[226]$1437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[225]$1435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[224]$1433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[223]$1431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[222]$1429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[221]$1427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[220]$1425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[219]$1423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[218]$1421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[217]$1419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[216]$1417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[215]$1415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[214]$1413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[213]$1411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[212]$1409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[211]$1407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[210]$1405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[209]$1403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[208]$1401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[207]$1399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[206]$1397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[205]$1395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[204]$1393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[203]$1391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[202]$1389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[201]$1387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[200]$1385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[199]$1383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[198]$1381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[197]$1379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[196]$1377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[195]$1375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[194]$1373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[193]$1371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[192]$1369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[191]$1367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[190]$1365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[189]$1363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[188]$1361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[187]$1359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[186]$1357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[185]$1355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[184]$1353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[183]$1351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[182]$1349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[181]$1347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[180]$1345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[179]$1343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[178]$1341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[177]$1339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[176]$1337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[175]$1335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[174]$1333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[173]$1331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[172]$1329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[171]$1327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[170]$1325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[169]$1323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[168]$1321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[167]$1319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[166]$1317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[165]$1315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[164]$1313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[163]$1311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[162]$1309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[161]$1307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[160]$1305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[159]$1303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[158]$1301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[157]$1299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[156]$1297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[155]$1295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[154]$1293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[153]$1291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[152]$1289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[151]$1287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[150]$1285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[149]$1283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[148]$1281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[147]$1279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[146]$1277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[145]$1275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[144]$1273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[143]$1271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[142]$1269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[141]$1267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[140]$1265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[139]$1263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[138]$1261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[137]$1259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[136]$1257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[135]$1255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[134]$1253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[133]$1251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[132]$1249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[131]$1247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[130]$1245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[129]$1243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[128]$1241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[127]$1239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[126]$1237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[125]$1235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[124]$1233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[123]$1231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[122]$1229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[121]$1227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[120]$1225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[119]$1223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[118]$1221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[117]$1219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[116]$1217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[115]$1215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[114]$1213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[113]$1211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[112]$1209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[111]$1207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[110]$1205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[109]$1203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[108]$1201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[107]$1199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[106]$1197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[105]$1195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[104]$1193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[103]$1191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[102]$1189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[101]$1187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[100]$1185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[99]$1183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[98]$1181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[97]$1179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[96]$1177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[95]$1175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[94]$1173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[93]$1171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[92]$1169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[91]$1167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[90]$1165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[89]$1163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[88]$1161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[87]$1159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[86]$1157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[85]$1155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[84]$1153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[83]$1151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[82]$1149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[81]$1147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[80]$1145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[79]$1143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[78]$1141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[77]$1139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[76]$1137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[75]$1135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[74]$1133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[73]$1131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[72]$1129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[71]$1127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[70]$1125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[69]$1123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[68]$1121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[67]$1119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[66]$1117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[65]$1115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[64]$1113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[63]$1111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[62]$1109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[61]$1107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[60]$1105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[59]$1103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[58]$1101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[57]$1099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[56]$1097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[55]$1095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[54]$1093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[53]$1091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[52]$1089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[51]$1087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[50]$1085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[49]$1083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[48]$1081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[47]$1079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[46]$1077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[45]$1075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[44]$1073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[43]$1071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[42]$1069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[41]$1067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[40]$1065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[39]$1063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[38]$1061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[37]$1059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[36]$1057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[35]$1055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[34]$1053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[33]$1051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[32]$1049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[31]$1047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[30]$1045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[29]$1043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[28]$1041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[27]$1039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[26]$1037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[25]$1035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[24]$1033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[23]$1031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[22]$1029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[21]$1027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[20]$1025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[19]$1023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[18]$1021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[17]$1019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[16]$1017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[15]$1015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[14]$1013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[13]$1011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[12]$1009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[11]$1007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[10]$1005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[9]$1003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[8]$1001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[7]$999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[6]$997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[5]$995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4]$993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3]$991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2]$989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1]$987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[0]$985 ($dff) from module top.
Replaced 4096 DFF cells.

25.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8194 unused wires.
<suppressed ~1 debug messages>

25.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3914 debug messages>

25.29.9. Rerunning OPT passes. (Maybe there is more to do..)

25.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

25.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][77]$15549:
      Old ports: A=4563587, B=8761219, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [21:9] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [7:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [8] 10'0001011010 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [8] 9'110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][36]$15426:
      Old ports: A=32'10111100100001111100011100000011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [13:8] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [6:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [7] 12'001110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][15]$15363:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][9]$15345:
      Old ports: A=10167, B=32'11111110111101000010000000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] 8'00000100 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [2] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][76]$15546:
      Old ports: A=32'11110110010111111111000001101111, B=370307, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][82]$15564:
      Old ports: A=5710371, B=32973859, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12370
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12370 [10:9]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12370 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12370 [8:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12370 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12370 [10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12370 [10] 19'1011100100000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][62]$15504:
      Old ports: A=32'11111111111101100000011110010011, B=1088915379, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [19:6] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [20] 6'111011 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [5] 14'00001111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][60]$15498:
      Old ports: A=4687763, B=4621971, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12337
      New ports: A=1'1, B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12337 [8]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12337 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12337 [7:0] } = { 15'000000000100011 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12337 [8] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][64]$15510:
      Old ports: A=16189235, B=16090547, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [6:0] } = { 14'00000000111101 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [7] 13'0000110110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][7]$15339:
      Old ports: A=460051, B=373293295, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [4] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][23]$15387:
      Old ports: A=32'10111100100001111100011110000011, B=16205747, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [14:5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [15] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [4] 13'0111100011110 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][8]$15342:
      Old ports: A=1113589651, B=32'11111110111101000010001000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][48]$15462:
      Old ports: A=267388691, B=15179811, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [3:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [4] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][29]$15405:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][20]$15378:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][85]$15573:
      Old ports: A=17247779, B=38209299, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [4] 8'00011100 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][35]$15423:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] 8'00000111 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][69]$15525:
      Old ports: A=32'11111111000101110110100011100011, B=32871, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] 9'000110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][58]$15492:
      Old ports: A=46627939, B=362131, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][70]$15528:
      Old ports: A=378499, B=1509139, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [3:0] } = { 11'00000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [7] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][79]$15555:
      Old ports: A=21343747, B=25535235, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [7:0] } = { 8'00000001 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [10] 10'0001011010 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [10] 9'100000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][67]$15519:
      Old ports: A=378755, B=1509139, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [3:0] } = { 11'00000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [7] 12'000111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][68]$15522:
      Old ports: A=1410451, B=32'11111110111101110000111110100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][12]$15354:
      Old ports: A=32'11111110111101000010010000100011, B=285212783, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [9:3] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][80]$15558:
      Old ports: A=29730819, B=38110611, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [10:5] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [11] 9'100010110 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][4]$15330:
      Old ports: A=6071, B=32'10111011100001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] 9'000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [2] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][59]$15495:
      Old ports: A=460691, B=436227, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [10:5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [3:0] } = { 15'000000000000011 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][78]$15552:
      Old ports: A=12955395, B=17149571, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364 [8:7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364 [6:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364 [8] 20'00010110101110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][6]$15336:
      Old ports: A=427539, B=492947, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256 [6:0] } = { 15'000000000000011 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256 [7] 6'100001 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][83]$15567:
      Old ports: A=31925795, B=30877731, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [8:0] } = { 10'0000000111 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [11] 8'01110010 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][50]$15468:
      Old ports: A=1153507459, B=1149314051, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12322
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12322 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12322 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12322 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12322 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12322 [6:0] } = { 9'010001001 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12322 [7] 20'00000100100000000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][17]$15369:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][86]$15576:
      Old ports: A=32'11111110110101110010111000100011, B=32'11111010111101110110100011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [5:0] } = { 5'11111 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [9] 4'1011 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [6] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [6] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [6] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][2]$15324:
      Old ports: A=32'10111011000000010000000100010011, B=1141974563, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [5] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][51]$15471:
      Old ports: A=1157693715, B=32871, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [2] 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][24]$15390:
      Old ports: A=267908883, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [7] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] 10'0111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][56]$15486:
      Old ports: A=101161059, B=32'11111111110010001111011000010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][21]$15381:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][22]$15384:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][31]$15411:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][73]$15537:
      Old ports: A=378499, B=1509139, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [3:0] } = { 11'00000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [7] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][46]$15456:
      Old ports: A=32'11111110111101000010010000100011, B=32'11111110100001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [4:0] } = { 9'111111101 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [5] 10'0100001001 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][13]$15357:
      Old ports: A=32'11111110000001000010011000100011, B=251658351, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [8:3] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][54]$15480:
      Old ports: A=3147667, B=80215651, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][0]$15318:
      Old ports: A=19, B=4407, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247 [2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247 [31:3] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247 [1:0] } = { 19'0000000000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][55]$15483:
      Old ports: A=3504019, B=329491, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329
      New ports: A=1'1, B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329 [7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329 [6:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329 [7] 5'01010 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][81]$15561:
      Old ports: A=14098467, B=32'11111111110001011010011010000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][1]$15321:
      Old ports: A=1073807635, B=4194415, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][10]$15348:
      Old ports: A=32'11111110000001000010011110000011, B=499747, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] 7'0000001 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][44]$15450:
      Old ports: A=32'11111110100001000010011110000011, B=32'11110000111101110100011011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [4:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [8] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][61]$15501:
      Old ports: A=32'11111111000001111010111000100011, B=32'11111110110001111110100011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [5:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [6] 7'0001111 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [6] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [6] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][42]$15444:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][16]$15366:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][87]$15579:
      Old ports: A=32'11110001100111111111000001101111, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377
      New ports: A=1'1, B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0]
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [31:1] = { $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][49]$15465:
      Old ports: A=1939, B=492819, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [14:8] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [6:0] } = { 13'0000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [15] 5'00001 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][52]$15474:
      Old ports: A=10864563, B=3667859, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [12] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [12] 11'01111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][57]$15489:
      Old ports: A=32'11111110000001100000011110010011, B=150432867, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][5]$15333:
      Old ports: A=493459, B=1113589395, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [20:9] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [7:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [21] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][66]$15516:
      Old ports: A=329491, B=32'11111111000101010111110011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] 5'01010 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][71]$15531:
      Old ports: A=3635091, B=32'11111110110101110000111110100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5:4] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5] 9'111100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][33]$15417:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][39]$15435:
      Old ports: A=16205747, B=267908883, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [12] 8'11110111 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [12] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][47]$15459:
      Old ports: A=32'11101110111100000100100011100011, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [4:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [8] 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [8] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][14]$15360:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][11]$15351:
      Old ports: A=32'11111110010001000010011110000011, B=32'11111111111101111000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][63]$15507:
      Old ports: A=32'11111111110001111111011110010011, B=4687763, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341
      New ports: A=1'1, B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [11:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] 8'10001111 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] 12'011110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][28]$15402:
      Old ports: A=16189363, B=32'10111100100001111100011010000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [14] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [4] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][34]$15420:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][40]$15438:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [8] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [8] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][41]$15441:
      Old ports: A=16156595, B=32'10111100111001111000010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [15:5] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [16] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [4] 9'011100001 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][26]$15396:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][19]$15375:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][65]$15513:
      Old ports: A=18311267, B=32871, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [10:3] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [1:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] 11'00000110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][3]$15327:
      Old ports: A=1149314083, B=1157694483, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12251
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12251 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12251 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12251 [3:0] } = { 7'0100010 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12251 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12251 [5] 9'000000100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12251 [5] 11'00100000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][75]$15543:
      Old ports: A=1410451, B=32'11111100000001111001101011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] 4'1100 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5:4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][84]$15570:
      Old ports: A=29829667, B=6761507, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373 [10:9]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373 [8:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373 [10] 19'0011100101000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][37]$15429:
      Old ports: A=1542035, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [23:9] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [7:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][43]$15447:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110110001000010011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311 [4:0] } = { 10'1111111011 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311 [5] 18'010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][74]$15540:
      Old ports: A=3635091, B=32'11111110110101110000111110100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5:4] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5] 9'111100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][18]$15372:
      Old ports: A=32'10111100100001111100011110000011, B=182976099, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] 7'0011111 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][53]$15477:
      Old ports: A=12912819, B=101159523, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [31:7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [4] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [6] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][30]$15408:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][72]$15534:
      Old ports: A=1410451, B=32'11111000000001111000000011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [5] 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [5] 6'110000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][38]$15432:
      Old ports: A=16156595, B=32'10111100100001111100011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [14] 9'100011110 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][45]$15453:
      Old ports: A=32'11111110100001000010011110000011, B=32'11111111111101111000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][25]$15393:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][27]$15399:
      Old ports: A=1542035, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [23:8] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [6:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][32]$15414:
      Old ports: A=15124275, B=267876115, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] 11'01110010011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][9]$12273:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274, B=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$12274 [5] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$12275 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [22:15] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][7]$12267:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268, B=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12268 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [14] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12269 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [14] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][32]$12342:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343, B=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$12343 [7] 3'010 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [11] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$12344 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [1:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [4] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][43]$12375:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376, B=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$12376 [6] 2'01 }, B={ 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$12377 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [5:3] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][3]$12255:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256, B=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12256 [7] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12257 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [8] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][17]$12297:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298, B=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$12298 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$12299 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][41]$12369:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12370, B=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12370 [10] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$12370 [10:9] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$12371 [9] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [11:9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [8:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [10] 17'01110010000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][15]$12291:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292, B=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$12292 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$12293 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][21]$12309:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310, B=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [13] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$12310 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$12311 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [19:14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [4] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][18]$12300:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301, B=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$12301 [7] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$12302 [8] 2'11 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [13] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [15] 10'0011000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][10]$12276:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277, B=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$12278 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][25]$12321:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12322, B=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12322 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$12322 [7] 2'00 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$12323 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [16] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [7] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [2] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][22]$12312:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313, B=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$12313 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$12314 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [3:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [16] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [5] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][35]$12351:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352, B=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$12352 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$12353 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][23]$12315:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316, B=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$12316 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$12317 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [8:5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [22:11] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [4:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [10] 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [10] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][27]$12327:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328, B=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$12328 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$12329 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][19]$12303:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304, B=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [14] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$12304 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$12305 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [25:16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [12] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][16]$12294:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295, B=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [12] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$12295 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$12296 [5] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [27:25] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [23:21] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [19:15] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [12] 9'011010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][30]$12336:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12337, B=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12337 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$12337 [8] 4'1001 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$12338 [6] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [23:17] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [15:10] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [7] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [6:5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][36]$12354:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355, B=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$12355 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [7] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$12356 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [5] 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][29]$12333:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334, B=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$12334 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$12335 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [31:18] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][24]$12318:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319, B=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$12319 [5:4] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$12320 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [3:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][6]$12264:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265, B=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12265 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12266 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [19:11] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [8:3] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [10] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [10] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][13]$12285:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286, B=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$12286 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$12287 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [15] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][11]$12279:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280, B=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$12280 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [15] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$12281 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [13:9] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [14] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][28]$12330:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331, B=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753
      New ports: A={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [5:4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$12331 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$12332 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [16:14] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [19] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][34]$12348:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349, B=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$12349 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [7] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$12350 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][5]$12261:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262, B=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12262 [5] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12263 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][8]$12270:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271, B=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12271 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$12272 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [15] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][2]$12252:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253, B=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [18] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12253 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12254 [8] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [23] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [2] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][14]$12288:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289, B=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [14] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$12289 [4] }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$12290 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [14] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][26]$12324:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325, B=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [12] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$12325 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$12326 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [6:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [22:14] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][38]$12360:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361, B=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$12361 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$12362 [8] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][1]$12249:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250, B=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12251, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12250 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12251 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12251 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [22:11] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [9] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][20]$12306:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307, B=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$12307 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [16] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$12308 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][42]$12372:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373, B=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$12373 [10:9] 2'10 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$12374 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [20:11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [4] 7'0011100 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][37]$12357:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358, B=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [4] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$12358 [5:4] }, B={ 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$12359 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [6:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][39]$12363:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364, B=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$12364 [8:7] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$12365 [8] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [8:7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [6:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [8] 10'0001011010 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [10] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][0]$12246:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247, B=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12247 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [16] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [3] 12'000000000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][12]$12282:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283, B=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$12283 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$12284 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [12] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][33]$12345:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346, B=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$12346 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$12347 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][40]$12366:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367, B=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [11] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$12367 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$12368 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][4]$12258:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259, B=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12259 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12260 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [17:10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][31]$12339:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340, B=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [20] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$12340 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$12341 [12] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [24] 4'1011 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [12] 11'01111010011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][3]$10719:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720, B=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [20] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [10:9] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [14:13] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10721 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [14] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][12]$10746:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747, B=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$10748 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [24:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [29:27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [17] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][17]$10761:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762, B=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [9:4] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$10762 [2] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$10763 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][16]$10758:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759, B=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [7:6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [2] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$10760 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [17:14] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [12:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [11] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][10]$10740:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741, B=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$10741 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$10742 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [15] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][18]$10764:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765, B=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [14] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$10765 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [9:8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [6:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [15:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [21:18] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [8] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][20]$10770:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771, B=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$10771 [5:4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [11:9] 3'010 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [7] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][0]$10710:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711, B=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [16] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [12] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10711 [4:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10712 [5:4] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [9] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][14]$10752:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753, B=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$10753 [5:4] }, B={ 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$10754 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [20:10] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][19]$10767:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768, B=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$10768 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [8:7] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [21:12] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][4]$10722:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723, B=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [16:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][13]$10749:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750, B=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [13:11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [6:4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$10751 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [17:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [16] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][5]$10725:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726, B=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [16:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$10726 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [15:14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [5] 11'01001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][11]$10743:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744, B=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [13] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [8:5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [11:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [3:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][6]$10728:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729, B=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$10729 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [12] 7'0100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][1]$10713:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714, B=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [8:7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [23:21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [23] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][2]$10716:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717, B=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][7]$10731:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732, B=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$10732 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [16:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$10733 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][8]$10734:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735, B=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$10735 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$10736 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [17] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][21]$10773:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774, B=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974
      New ports: A={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [24:21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [10:9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$10774 [5:4] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$10775 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [27:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][15]$10755:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756, B=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [6] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [16] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [6:5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$10756 [9:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [12] 5'01110 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$10757 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [16:11] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][9]$10737:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738, B=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$10738 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [26] 10'0101100011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][3]$9951:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952, B=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$9952 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [16:13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$9953 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][6]$9960:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961, B=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [24:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [17:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [13] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$9961 [2] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$9962 [17:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [27:20] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [1:0] } = 7'0000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][1]$9945:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946, B=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$9946 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$9947 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [18] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [16] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][0]$9942:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943, B=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [10:8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$9943 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [23:21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$9944 [4:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [27] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][8]$9966:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967, B=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [17:14] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [12:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$9967 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$9968 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [23] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][9]$9969:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970, B=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$9970 [15:4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$9971 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [27:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [16] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][2]$9948:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949, B=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$9949 [8:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$9950 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [21] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][10]$9972:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973, B=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [24:23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$9973 [5:4] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [27:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$9974 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [16] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [12] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [8] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [4] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][4]$9954:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955, B=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$9955 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [17:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$9956 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][5]$9957:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958, B=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$9958 [5:4] }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$9959 [11:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [11:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [10] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][7]$9963:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964, B=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [20:10] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$9964 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [21:20] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [16:11] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$9965 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569 [28:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569 [28] 4'0011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][0]$9558:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559, B=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9559 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [18] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [16] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [16:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9560 [5:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [18:12] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [19] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [29] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][1]$9561:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562, B=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9562 [8:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$9563 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [28] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][5]$9573:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$9574 [0] }, B=21'000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [17] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [8] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][4]$9570:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571, B=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [22] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [22:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [17:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$9571 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [27:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$9572 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [17:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [16] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][3]$9567:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568, B=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [27:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$9568 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$9569 [28:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [28:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [28] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][2]$9564:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565, B=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [17:12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$9565 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$9566 [11:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [17:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [27] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [10] 4'0011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][0]$9366:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367, B=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9271
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [18:12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9367 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [28:20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9368 [9:4] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9271 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9271 [18:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9271 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9271 [19] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9271 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9271 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][1]$9369:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370, B=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9272
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [26] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [26:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [10] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$9370 [17:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [28:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$9371 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9272 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9272 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9272 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9272 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9272 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9272 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][2]$9372:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373, B=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$9373 [17:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [17] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$9374 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [16] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][1]$9273:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$9274 [0] }, B=26'00000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][0]$9270:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9271, B=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9272, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9223
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9271 [30:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9271 [18:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9272 [30:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$9272 [2] }, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9223 [30:2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9223 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9223 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9223 [29] 2'11 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][0]$9222:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9223, B=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9199
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9223 [30:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [16] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [17:2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$9224 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9199 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9199 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9199 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9199 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9199 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9199 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][0]$9198:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9199, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9187
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9199 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9199 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9187 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9187 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9187 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9187 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9187 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9187 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][0]$9186:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9187, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9181
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9187 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9187 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9181 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9181 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9181 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9181 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9181 [29] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9181 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][1][0]$9180:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9181, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9178
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9181 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9181 [0] }, B=30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9178 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9178 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9178 [31] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9178 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9178 [29] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9178 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][0][0]$9177:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9178, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=\inst_mem.out
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9178 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9178 [0] }, B=30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ \inst_mem.out [30:2] \inst_mem.out [0] }
      New connections: { \inst_mem.out [31] \inst_mem.out [1] } = { \inst_mem.out [29] \inst_mem.out [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\processor.inst_mux.$ternary$verilog/mux2to1.v:51$243:
      Old ports: A=\inst_mem.out, B=0, Y=\processor.inst_mux.out
      New ports: A={ \inst_mem.out [30:2] \inst_mem.out [0] }, B=30'000000000000000000000000000000, Y={ \processor.inst_mux.out [30:2] \processor.inst_mux.out [0] }
      New connections: { \processor.inst_mux.out [31] \processor.inst_mux.out [1] } = { \processor.inst_mux.out [29] \processor.inst_mux.out [0] }
  Optimizing cells in module \top.
Performed a total of 182 changes.

25.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~255 debug messages>
Removed a total of 85 cells.

25.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3999 unused wires.
<suppressed ~1 debug messages>

25.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.16. Rerunning OPT passes. (Maybe there is more to do..)

25.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

25.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][11]$12279:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'1 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$10727 [22] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][13]$12285:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [4] }
      New ports: A={ 4'1010 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$10730 [17] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][19]$12303:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [22] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [22] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$10739 [5] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][22]$12312:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [24] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 }, B={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [24] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$10744 [13] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][23]$12315:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [22] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [14] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$10745 [22] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][24]$12318:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [10] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [10] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$10747 [9] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][26]$12324:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [7] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'1 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$10750 [17] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][2]$12252:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [12] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [12] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10714 [25] = $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][32]$12342:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 3'010 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [2] }
      New ports: A={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 3'010 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 4'0010 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$10759 [15] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][37]$12357:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, B={ 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 3'110 }, B={ 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$10766 [4] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][39]$12363:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [7] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [7] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$10769 [22] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][3]$12255:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [28] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [28] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10715 [7] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][41]$12369:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [9] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [21] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$10772 [9] = $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][4]$12258:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [2] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10717 [10] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$12277 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][5]$12261:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [24] }
      New ports: A={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10718 [17] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][6]$12264:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [28:27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [24] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [28:27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10720 [24] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][8]$12270:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [4] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10723 [20] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][9]$12273:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [24] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$10724 [7] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12248 [30]
  Optimizing cells in module \top.
Performed a total of 18 changes.

25.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.23. Rerunning OPT passes. (Maybe there is more to do..)

25.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

25.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.30. Finished OPT passes. (There is nothing left to do.)

25.30. Executing ICE40_WRAPCARRY pass (wrap carries).

25.31. Executing TECHMAP pass (map to technology primitives).

25.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

25.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
No more expansions possible.
<suppressed ~1995 debug messages>

25.32. Executing OPT pass (performing simple optimizations).

25.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~829 debug messages>

25.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2607 debug messages>
Removed a total of 869 cells.

25.32.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$23562 ($_DFF_P_) from module top.
Replaced 1 DFF cells.

25.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 223 unused cells and 719 unused wires.
<suppressed ~224 debug messages>

25.32.5. Rerunning OPT passes. (Removed registers in this run.)

25.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

25.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

25.32.8. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$26211 ($_DFF_P_) from module top.
Promoting init spec \processor.id_ex_reg.data_out [147] = 1'0 to constant driver in module top.
Promoting init spec \processor.mem_wb_reg.data_out [0] = 1'0 to constant driver in module top.
Promoting init spec \processor.mem_wb_reg.data_out [3] = 1'0 to constant driver in module top.
Promoted 3 init specs to constant drivers.
Replaced 1 DFF cells.

25.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.32.10. Rerunning OPT passes. (Removed registers in this run.)

25.32.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~32 debug messages>

25.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.32.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 32 unused cells and 0 unused wires.
<suppressed ~32 debug messages>

25.32.15. Finished fast OPT passes.

25.33. Executing ICE40_OPT pass (performing simple optimizations).

25.33.1. Running ICE40 specific optimizations.

25.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~139 debug messages>

25.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.33.4. Executing OPT_RMDFF pass (remove dff with constant values).

25.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.33.6. Rerunning OPT passes. (Removed registers in this run.)

25.33.7. Running ICE40 specific optimizations.

25.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.33.10. Executing OPT_RMDFF pass (remove dff with constant values).

25.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.33.12. Finished OPT passes. (There is nothing left to do.)

25.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21608 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [0] -> \data_mem_inst.read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21609 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [1] -> \data_mem_inst.read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21610 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [2] -> \data_mem_inst.read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21611 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [3] -> \data_mem_inst.read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21612 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [4] -> \data_mem_inst.read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21613 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [5] -> \data_mem_inst.read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21614 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [6] -> \data_mem_inst.read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21615 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [7] -> \data_mem_inst.read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21616 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [8] -> \data_mem_inst.read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21617 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [9] -> \data_mem_inst.read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21618 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [10] -> \data_mem_inst.read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21619 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [11] -> \data_mem_inst.read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21620 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [12] -> \data_mem_inst.read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21621 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [13] -> \data_mem_inst.read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21622 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [14] -> \data_mem_inst.read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21623 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [15] -> \data_mem_inst.read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21624 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [16] -> \data_mem_inst.read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21625 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [17] -> \data_mem_inst.read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21626 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [18] -> \data_mem_inst.read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21627 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [19] -> \data_mem_inst.read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21628 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [20] -> \data_mem_inst.read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21629 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [21] -> \data_mem_inst.read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21630 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [22] -> \data_mem_inst.read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21631 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [23] -> \data_mem_inst.read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21632 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [24] -> \data_mem_inst.read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21633 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [25] -> \data_mem_inst.read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21634 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [26] -> \data_mem_inst.read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21635 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [27] -> \data_mem_inst.read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21636 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [28] -> \data_mem_inst.read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21637 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [29] -> \data_mem_inst.read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21638 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [30] -> \data_mem_inst.read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21639 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [31] -> \data_mem_inst.read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21640 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$340.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22090_Y -> \data_mem_inst.clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21641 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [0] -> \data_mem_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21642 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [1] -> \data_mem_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21643 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [2] -> \data_mem_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21644 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [3] -> \data_mem_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21645 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [4] -> \data_mem_inst.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21646 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [5] -> \data_mem_inst.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21647 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [6] -> \data_mem_inst.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21648 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [7] -> \data_mem_inst.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21649 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [8] -> \data_mem_inst.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21650 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [9] -> \data_mem_inst.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21651 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [10] -> \data_mem_inst.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21652 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [11] -> \data_mem_inst.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21653 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [12] -> \data_mem_inst.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21654 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [13] -> \data_mem_inst.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21655 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [14] -> \data_mem_inst.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21656 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [15] -> \data_mem_inst.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21657 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [16] -> \data_mem_inst.state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21658 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [17] -> \data_mem_inst.state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21659 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [18] -> \data_mem_inst.state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21660 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [19] -> \data_mem_inst.state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21661 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [20] -> \data_mem_inst.state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21662 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [21] -> \data_mem_inst.state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21663 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [22] -> \data_mem_inst.state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21664 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [23] -> \data_mem_inst.state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21665 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [24] -> \data_mem_inst.state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21666 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [25] -> \data_mem_inst.state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21667 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [26] -> \data_mem_inst.state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21668 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [27] -> \data_mem_inst.state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21669 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [28] -> \data_mem_inst.state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21670 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [29] -> \data_mem_inst.state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21671 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [30] -> \data_mem_inst.state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21672 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$328.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21846_Y [31] -> \data_mem_inst.state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21673 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memread_buf[0:0] -> \data_mem_inst.memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21674 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memwrite_buf[0:0] -> \data_mem_inst.memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21675 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [0] -> \data_mem_inst.write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21676 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [1] -> \data_mem_inst.write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21677 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [2] -> \data_mem_inst.write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21678 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [3] -> \data_mem_inst.write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21679 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [4] -> \data_mem_inst.write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21680 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [5] -> \data_mem_inst.write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21681 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [6] -> \data_mem_inst.write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21682 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [7] -> \data_mem_inst.write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21683 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [8] -> \data_mem_inst.write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21684 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [9] -> \data_mem_inst.write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21685 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [10] -> \data_mem_inst.write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21686 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [11] -> \data_mem_inst.write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21687 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [12] -> \data_mem_inst.write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21688 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [13] -> \data_mem_inst.write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21689 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [14] -> \data_mem_inst.write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21690 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [15] -> \data_mem_inst.write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21691 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [16] -> \data_mem_inst.write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21692 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [17] -> \data_mem_inst.write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21693 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [18] -> \data_mem_inst.write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21694 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [19] -> \data_mem_inst.write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21695 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [20] -> \data_mem_inst.write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21696 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [21] -> \data_mem_inst.write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21697 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [22] -> \data_mem_inst.write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21698 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [23] -> \data_mem_inst.write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21699 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [24] -> \data_mem_inst.write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21700 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [25] -> \data_mem_inst.write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21701 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [26] -> \data_mem_inst.write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21702 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [27] -> \data_mem_inst.write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21703 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [28] -> \data_mem_inst.write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21704 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [29] -> \data_mem_inst.write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21705 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [30] -> \data_mem_inst.write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21706 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [31] -> \data_mem_inst.write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21707 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [0] -> \data_mem_inst.addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21708 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [1] -> \data_mem_inst.addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21709 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [2] -> \data_mem_inst.addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21710 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [3] -> \data_mem_inst.addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21711 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [4] -> \data_mem_inst.addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21712 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [5] -> \data_mem_inst.addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21713 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [6] -> \data_mem_inst.addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21714 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [7] -> \data_mem_inst.addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21715 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [8] -> \data_mem_inst.addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21716 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [9] -> \data_mem_inst.addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21717 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [10] -> \data_mem_inst.addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21718 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [11] -> \data_mem_inst.addr_buf [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21740 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [1] -> \data_mem_inst.sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21741 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [2] -> \data_mem_inst.sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21742 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [3] -> \data_mem_inst.sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21743 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [0] -> \data_mem_inst.led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21744 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [1] -> \data_mem_inst.led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21745 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [2] -> \data_mem_inst.led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21746 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [3] -> \data_mem_inst.led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21747 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [4] -> \data_mem_inst.led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21748 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [5] -> \data_mem_inst.led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21749 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [6] -> \data_mem_inst.led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21750 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [7] -> \data_mem_inst.led_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23285 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\s[1:0] [0] -> \processor.branch_predictor_FSM.s [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23286 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\s[1:0] [1] -> \processor.branch_predictor_FSM.s [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26451 to $_DFFE_PP_ for \processor.PC.inAddr [0] -> \processor.PC.outAddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26452 to $_DFFE_PP_ for \processor.PC.inAddr [1] -> \processor.PC.outAddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26453 to $_DFFE_PP_ for \processor.PC.inAddr [2] -> \processor.PC.outAddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26454 to $_DFFE_PP_ for \processor.PC.inAddr [3] -> \processor.PC.outAddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26455 to $_DFFE_PP_ for \processor.PC.inAddr [4] -> \processor.PC.outAddr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26456 to $_DFFE_PP_ for \processor.PC.inAddr [5] -> \processor.PC.outAddr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26457 to $_DFFE_PP_ for \processor.PC.inAddr [6] -> \processor.PC.outAddr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26458 to $_DFFE_PP_ for \processor.PC.inAddr [7] -> \processor.PC.outAddr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26459 to $_DFFE_PP_ for \processor.PC.inAddr [8] -> \processor.PC.outAddr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26460 to $_DFFE_PP_ for \processor.PC.inAddr [9] -> \processor.PC.outAddr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26461 to $_DFFE_PP_ for \processor.PC.inAddr [10] -> \processor.PC.outAddr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26462 to $_DFFE_PP_ for \processor.PC.inAddr [11] -> \processor.PC.outAddr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26463 to $_DFFE_PP_ for \processor.PC.inAddr [12] -> \processor.PC.outAddr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26464 to $_DFFE_PP_ for \processor.PC.inAddr [13] -> \processor.PC.outAddr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26465 to $_DFFE_PP_ for \processor.PC.inAddr [14] -> \processor.PC.outAddr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26466 to $_DFFE_PP_ for \processor.PC.inAddr [15] -> \processor.PC.outAddr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26467 to $_DFFE_PP_ for \processor.PC.inAddr [16] -> \processor.PC.outAddr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26468 to $_DFFE_PP_ for \processor.PC.inAddr [17] -> \processor.PC.outAddr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26469 to $_DFFE_PP_ for \processor.PC.inAddr [18] -> \processor.PC.outAddr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26470 to $_DFFE_PP_ for \processor.PC.inAddr [19] -> \processor.PC.outAddr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26471 to $_DFFE_PP_ for \processor.PC.inAddr [20] -> \processor.PC.outAddr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26472 to $_DFFE_PP_ for \processor.PC.inAddr [21] -> \processor.PC.outAddr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26473 to $_DFFE_PP_ for \processor.PC.inAddr [22] -> \processor.PC.outAddr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26474 to $_DFFE_PP_ for \processor.PC.inAddr [23] -> \processor.PC.outAddr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26475 to $_DFFE_PP_ for \processor.PC.inAddr [24] -> \processor.PC.outAddr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26476 to $_DFFE_PP_ for \processor.PC.inAddr [25] -> \processor.PC.outAddr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26477 to $_DFFE_PP_ for \processor.PC.inAddr [26] -> \processor.PC.outAddr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26478 to $_DFFE_PP_ for \processor.PC.inAddr [27] -> \processor.PC.outAddr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26479 to $_DFFE_PP_ for \processor.PC.inAddr [28] -> \processor.PC.outAddr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26480 to $_DFFE_PP_ for \processor.PC.inAddr [29] -> \processor.PC.outAddr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26481 to $_DFFE_PP_ for \processor.PC.inAddr [30] -> \processor.PC.outAddr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26482 to $_DFFE_PP_ for \processor.PC.inAddr [31] -> \processor.PC.outAddr [31].

25.35. Executing TECHMAP pass (map to technology primitives).

25.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

25.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~577 debug messages>

25.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~408 debug messages>

25.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

25.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26213 (SB_DFF): \processor.ex_mem_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23761 (SB_DFF): \processor.mem_wb_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23762 (SB_DFF): \processor.mem_wb_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23763 (SB_DFF): \processor.mem_wb_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23744 (SB_DFF): \processor.mem_wb_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23765 (SB_DFF): \processor.mem_wb_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23764 (SB_DFF): \processor.mem_wb_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23767 (SB_DFF): \processor.mem_wb_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23768 (SB_DFF): \processor.mem_wb_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23769 (SB_DFF): \processor.mem_wb_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23770 (SB_DFF): \processor.mem_wb_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23771 (SB_DFF): \processor.mem_wb_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23772 (SB_DFF): \processor.mem_wb_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23773 (SB_DFF): \processor.mem_wb_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23774 (SB_DFF): \processor.mem_wb_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23775 (SB_DFF): \processor.mem_wb_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23776 (SB_DFF): \processor.mem_wb_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23777 (SB_DFF): \processor.mem_wb_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23778 (SB_DFF): \processor.mem_wb_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23779 (SB_DFF): \processor.mem_wb_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23780 (SB_DFF): \processor.mem_wb_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23781 (SB_DFF): \processor.mem_wb_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23782 (SB_DFF): \processor.mem_wb_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23783 (SB_DFF): \processor.mem_wb_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23784 (SB_DFF): \processor.mem_wb_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23785 (SB_DFF): \processor.mem_wb_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23766 (SB_DFF): \processor.mem_wb_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23787 (SB_DFF): \processor.mem_wb_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23786 (SB_DFF): \processor.mem_wb_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23789 (SB_DFF): \processor.mem_wb_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23790 (SB_DFF): \processor.mem_wb_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23791 (SB_DFF): \processor.mem_wb_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21640 (SB_DFFE): \data_mem_inst.clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22711 (SB_DFF): \processor.if_id_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21642 (SB_DFFE): \data_mem_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21643 (SB_DFFE): \data_mem_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21644 (SB_DFFE): \data_mem_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21645 (SB_DFFE): \data_mem_inst.state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21646 (SB_DFFE): \data_mem_inst.state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21647 (SB_DFFE): \data_mem_inst.state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21648 (SB_DFFE): \data_mem_inst.state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21649 (SB_DFFE): \data_mem_inst.state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21650 (SB_DFFE): \data_mem_inst.state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21651 (SB_DFFE): \data_mem_inst.state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21652 (SB_DFFE): \data_mem_inst.state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21653 (SB_DFFE): \data_mem_inst.state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21654 (SB_DFFE): \data_mem_inst.state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21659 (SB_DFFE): \data_mem_inst.state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21656 (SB_DFFE): \data_mem_inst.state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26220 (SB_DFF): \processor.ex_mem_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21658 (SB_DFFE): \data_mem_inst.state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21655 (SB_DFFE): \data_mem_inst.state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21660 (SB_DFFE): \data_mem_inst.state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21661 (SB_DFFE): \data_mem_inst.state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21662 (SB_DFFE): \data_mem_inst.state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21663 (SB_DFFE): \data_mem_inst.state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21664 (SB_DFFE): \data_mem_inst.state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21665 (SB_DFFE): \data_mem_inst.state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21666 (SB_DFFE): \data_mem_inst.state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21667 (SB_DFFE): \data_mem_inst.state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21668 (SB_DFFE): \data_mem_inst.state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21669 (SB_DFFE): \data_mem_inst.state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21670 (SB_DFFE): \data_mem_inst.state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21671 (SB_DFFE): \data_mem_inst.state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21641 (SB_DFFE): \data_mem_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21672 (SB_DFFE): \data_mem_inst.state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21657 (SB_DFFE): \data_mem_inst.state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26451 (SB_DFFE): \processor.PC.outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23571 (SB_DFF): \processor.id_ex_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23572 (SB_DFF): \processor.id_ex_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26454 (SB_DFFE): \processor.PC.outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26455 (SB_DFFE): \processor.PC.outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26456 (SB_DFFE): \processor.PC.outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26457 (SB_DFFE): \processor.PC.outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26458 (SB_DFFE): \processor.PC.outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26459 (SB_DFFE): \processor.PC.outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26460 (SB_DFFE): \processor.PC.outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26461 (SB_DFFE): \processor.PC.outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26462 (SB_DFFE): \processor.PC.outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26463 (SB_DFFE): \processor.PC.outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26464 (SB_DFFE): \processor.PC.outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26465 (SB_DFFE): \processor.PC.outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26466 (SB_DFFE): \processor.PC.outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26467 (SB_DFFE): \processor.PC.outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26468 (SB_DFFE): \processor.PC.outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26469 (SB_DFFE): \processor.PC.outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26470 (SB_DFFE): \processor.PC.outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26471 (SB_DFFE): \processor.PC.outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26472 (SB_DFFE): \processor.PC.outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26473 (SB_DFFE): \processor.PC.outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26474 (SB_DFFE): \processor.PC.outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26475 (SB_DFFE): \processor.PC.outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26476 (SB_DFFE): \processor.PC.outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26477 (SB_DFFE): \processor.PC.outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26478 (SB_DFFE): \processor.PC.outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26479 (SB_DFFE): \processor.PC.outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26480 (SB_DFFE): \processor.PC.outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26481 (SB_DFFE): \processor.PC.outAddr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26482 (SB_DFFE): \processor.PC.outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22710 (SB_DFF): \processor.if_id_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26215 (SB_DFF): \processor.ex_mem_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22712 (SB_DFF): \processor.if_id_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22713 (SB_DFF): \processor.if_id_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22714 (SB_DFF): \processor.if_id_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26452 (SB_DFFE): \processor.PC.outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22715 (SB_DFF): \processor.if_id_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22721 (SB_DFF): \processor.if_id_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22722 (SB_DFF): \processor.if_id_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23709 (SB_DFF): \processor.id_ex_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23715 (SB_DFF): \processor.id_ex_reg.data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23716 (SB_DFF): \processor.id_ex_reg.data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23717 (SB_DFF): \processor.id_ex_reg.data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23718 (SB_DFF): \processor.id_ex_reg.data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23699 (SB_DFF): \processor.id_ex_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23720 (SB_DFF): \processor.id_ex_reg.data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23719 (SB_DFF): \processor.id_ex_reg.data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23722 (SB_DFF): \processor.id_ex_reg.data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23723 (SB_DFF): \processor.id_ex_reg.data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22723 (SB_DFF): \processor.if_id_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22734 (SB_DFF): \processor.if_id_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22735 (SB_DFF): \processor.if_id_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22736 (SB_DFF): \processor.if_id_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23677 (SB_DFF): \processor.id_ex_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22737 (SB_DFF): \processor.if_id_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22677 (SB_DFF): \processor.if_id_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26250 (SB_DFF): \processor.ex_mem_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26212 (SB_DFF): \processor.ex_mem_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23287 (SB_DFFN): \processor.branch_predictor_FSM.branch_mem_sig_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23569 (SB_DFF): \processor.id_ex_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26312 (SB_DFF): \processor.ex_mem_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26314 (SB_DFF): \processor.ex_mem_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26315 (SB_DFF): \processor.ex_mem_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26316 (SB_DFF): \processor.ex_mem_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26210 (SB_DFF): \processor.ex_mem_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26218 (SB_DFF): \processor.ex_mem_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23561 (SB_DFF): \processor.id_ex_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23563 (SB_DFF): \processor.id_ex_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23564 (SB_DFF): \processor.id_ex_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23565 (SB_DFF): \processor.id_ex_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23566 (SB_DFF): \processor.id_ex_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23286 (SB_DFFE): \processor.branch_predictor_FSM.s [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23568 (SB_DFF): \processor.id_ex_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23788 (SB_DFF): \processor.mem_wb_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23570 (SB_DFF): \processor.id_ex_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22678 (SB_DFF): \processor.if_id_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22679 (SB_DFF): \processor.if_id_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22680 (SB_DFF): \processor.if_id_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22681 (SB_DFF): \processor.if_id_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22682 (SB_DFF): \processor.if_id_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22683 (SB_DFF): \processor.if_id_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22684 (SB_DFF): \processor.if_id_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22685 (SB_DFF): \processor.if_id_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22686 (SB_DFF): \processor.if_id_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22687 (SB_DFF): \processor.if_id_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22688 (SB_DFF): \processor.if_id_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22689 (SB_DFF): \processor.if_id_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22690 (SB_DFF): \processor.if_id_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22691 (SB_DFF): \processor.if_id_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22692 (SB_DFF): \processor.if_id_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22693 (SB_DFF): \processor.if_id_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22694 (SB_DFF): \processor.if_id_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22695 (SB_DFF): \processor.if_id_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22696 (SB_DFF): \processor.if_id_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22697 (SB_DFF): \processor.if_id_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22698 (SB_DFF): \processor.if_id_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22699 (SB_DFF): \processor.if_id_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22700 (SB_DFF): \processor.if_id_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22701 (SB_DFF): \processor.if_id_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22702 (SB_DFF): \processor.if_id_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22703 (SB_DFF): \processor.if_id_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22704 (SB_DFF): \processor.if_id_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22705 (SB_DFF): \processor.if_id_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22706 (SB_DFF): \processor.if_id_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22707 (SB_DFF): \processor.if_id_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22708 (SB_DFF): \processor.if_id_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23602 (SB_DFF): \processor.id_ex_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23603 (SB_DFF): \processor.id_ex_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23604 (SB_DFF): \processor.id_ex_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23605 (SB_DFF): \processor.id_ex_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23606 (SB_DFF): \processor.id_ex_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23607 (SB_DFF): \processor.id_ex_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23608 (SB_DFF): \processor.id_ex_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23567 (SB_DFF): \processor.id_ex_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23610 (SB_DFF): \processor.id_ex_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23609 (SB_DFF): \processor.id_ex_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23612 (SB_DFF): \processor.id_ex_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23613 (SB_DFF): \processor.id_ex_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23614 (SB_DFF): \processor.id_ex_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23615 (SB_DFF): \processor.id_ex_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23616 (SB_DFF): \processor.id_ex_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23617 (SB_DFF): \processor.id_ex_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23618 (SB_DFF): \processor.id_ex_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23619 (SB_DFF): \processor.id_ex_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23620 (SB_DFF): \processor.id_ex_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23621 (SB_DFF): \processor.id_ex_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23622 (SB_DFF): \processor.id_ex_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23623 (SB_DFF): \processor.id_ex_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23624 (SB_DFF): \processor.id_ex_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23625 (SB_DFF): \processor.id_ex_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23626 (SB_DFF): \processor.id_ex_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23627 (SB_DFF): \processor.id_ex_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23628 (SB_DFF): \processor.id_ex_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23629 (SB_DFF): \processor.id_ex_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23630 (SB_DFF): \processor.id_ex_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23611 (SB_DFF): \processor.id_ex_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23632 (SB_DFF): \processor.id_ex_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23631 (SB_DFF): \processor.id_ex_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23634 (SB_DFF): \processor.id_ex_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23635 (SB_DFF): \processor.id_ex_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23636 (SB_DFF): \processor.id_ex_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23637 (SB_DFF): \processor.id_ex_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23638 (SB_DFF): \processor.id_ex_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23639 (SB_DFF): \processor.id_ex_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23640 (SB_DFF): \processor.id_ex_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23641 (SB_DFF): \processor.id_ex_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23642 (SB_DFF): \processor.id_ex_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23643 (SB_DFF): \processor.id_ex_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23644 (SB_DFF): \processor.id_ex_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23645 (SB_DFF): \processor.id_ex_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23646 (SB_DFF): \processor.id_ex_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23647 (SB_DFF): \processor.id_ex_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23648 (SB_DFF): \processor.id_ex_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23649 (SB_DFF): \processor.id_ex_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23650 (SB_DFF): \processor.id_ex_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23651 (SB_DFF): \processor.id_ex_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23652 (SB_DFF): \processor.id_ex_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23633 (SB_DFF): \processor.id_ex_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23654 (SB_DFF): \processor.id_ex_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23653 (SB_DFF): \processor.id_ex_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23656 (SB_DFF): \processor.id_ex_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23657 (SB_DFF): \processor.id_ex_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23658 (SB_DFF): \processor.id_ex_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23659 (SB_DFF): \processor.id_ex_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23660 (SB_DFF): \processor.id_ex_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23661 (SB_DFF): \processor.id_ex_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23662 (SB_DFF): \processor.id_ex_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23663 (SB_DFF): \processor.id_ex_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23664 (SB_DFF): \processor.id_ex_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23665 (SB_DFF): \processor.id_ex_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23666 (SB_DFF): \processor.id_ex_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23667 (SB_DFF): \processor.id_ex_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23668 (SB_DFF): \processor.id_ex_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23669 (SB_DFF): \processor.id_ex_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23670 (SB_DFF): \processor.id_ex_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23671 (SB_DFF): \processor.id_ex_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23672 (SB_DFF): \processor.id_ex_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23673 (SB_DFF): \processor.id_ex_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23674 (SB_DFF): \processor.id_ex_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23655 (SB_DFF): \processor.id_ex_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23676 (SB_DFF): \processor.id_ex_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26267 (SB_DFF): \processor.ex_mem_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23678 (SB_DFF): \processor.id_ex_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26252 (SB_DFF): \processor.ex_mem_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23680 (SB_DFF): \processor.id_ex_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26234 (SB_DFF): \processor.ex_mem_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23682 (SB_DFF): \processor.id_ex_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26219 (SB_DFF): \processor.ex_mem_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23684 (SB_DFF): \processor.id_ex_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23685 (SB_DFF): \processor.id_ex_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23686 (SB_DFF): \processor.id_ex_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23687 (SB_DFF): \processor.id_ex_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23688 (SB_DFF): \processor.id_ex_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23689 (SB_DFF): \processor.id_ex_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23690 (SB_DFF): \processor.id_ex_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23691 (SB_DFF): \processor.id_ex_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23692 (SB_DFF): \processor.id_ex_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23693 (SB_DFF): \processor.id_ex_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23694 (SB_DFF): \processor.id_ex_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23695 (SB_DFF): \processor.id_ex_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23696 (SB_DFF): \processor.id_ex_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22738 (SB_DFF): \processor.if_id_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23698 (SB_DFF): \processor.id_ex_reg.data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23697 (SB_DFF): \processor.id_ex_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23700 (SB_DFF): \processor.id_ex_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23701 (SB_DFF): \processor.id_ex_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23702 (SB_DFF): \processor.id_ex_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23703 (SB_DFF): \processor.id_ex_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23704 (SB_DFF): \processor.id_ex_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23705 (SB_DFF): \processor.id_ex_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23707 (SB_DFF): \processor.id_ex_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23708 (SB_DFF): \processor.id_ex_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22716 (SB_DFF): \processor.if_id_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22717 (SB_DFF): \processor.if_id_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22718 (SB_DFF): \processor.if_id_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22719 (SB_DFF): \processor.if_id_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22720 (SB_DFF): \processor.if_id_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22724 (SB_DFF): \processor.if_id_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22725 (SB_DFF): \processor.if_id_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22726 (SB_DFF): \processor.if_id_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22727 (SB_DFF): \processor.if_id_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22728 (SB_DFF): \processor.if_id_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22729 (SB_DFF): \processor.if_id_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22730 (SB_DFF): \processor.if_id_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22731 (SB_DFF): \processor.if_id_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22732 (SB_DFF): \processor.if_id_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22733 (SB_DFF): \processor.if_id_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26209 (SB_DFF): \processor.ex_mem_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23726 (SB_DFF): \processor.mem_wb_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23727 (SB_DFF): \processor.mem_wb_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23729 (SB_DFF): \processor.mem_wb_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23730 (SB_DFF): \processor.mem_wb_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23731 (SB_DFF): \processor.mem_wb_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23732 (SB_DFF): \processor.mem_wb_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23733 (SB_DFF): \processor.mem_wb_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23734 (SB_DFF): \processor.mem_wb_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23735 (SB_DFF): \processor.mem_wb_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23736 (SB_DFF): \processor.mem_wb_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23737 (SB_DFF): \processor.mem_wb_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23738 (SB_DFF): \processor.mem_wb_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23739 (SB_DFF): \processor.mem_wb_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23740 (SB_DFF): \processor.mem_wb_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23741 (SB_DFF): \processor.mem_wb_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23721 (SB_DFF): \processor.id_ex_reg.data_out [162] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23743 (SB_DFF): \processor.mem_wb_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23742 (SB_DFF): \processor.mem_wb_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23745 (SB_DFF): \processor.mem_wb_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23746 (SB_DFF): \processor.mem_wb_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23747 (SB_DFF): \processor.mem_wb_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23748 (SB_DFF): \processor.mem_wb_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23749 (SB_DFF): \processor.mem_wb_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23750 (SB_DFF): \processor.mem_wb_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23751 (SB_DFF): \processor.mem_wb_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23752 (SB_DFF): \processor.mem_wb_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23753 (SB_DFF): \processor.mem_wb_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23754 (SB_DFF): \processor.mem_wb_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23755 (SB_DFF): \processor.mem_wb_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23756 (SB_DFF): \processor.mem_wb_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23757 (SB_DFF): \processor.mem_wb_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23758 (SB_DFF): \processor.mem_wb_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23759 (SB_DFF): \processor.mem_wb_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23760 (SB_DFF): \processor.mem_wb_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23792 (SB_DFF): \processor.mem_wb_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23793 (SB_DFF): \processor.mem_wb_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23794 (SB_DFF): \processor.mem_wb_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23795 (SB_DFF): \processor.mem_wb_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23796 (SB_DFF): \processor.mem_wb_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23559 (SB_DFF): \processor.id_ex_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23724 (SB_DFF): \processor.id_ex_reg.data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23285 (SB_DFFE): \processor.branch_predictor_FSM.s [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26214 (SB_DFF): \processor.ex_mem_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26216 (SB_DFF): \processor.ex_mem_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26221 (SB_DFF): \processor.ex_mem_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26217 (SB_DFF): \processor.ex_mem_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26222 (SB_DFF): \processor.ex_mem_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26251 (SB_DFF): \processor.ex_mem_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23683 (SB_DFF): \processor.id_ex_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26227 (SB_DFF): \processor.ex_mem_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26224 (SB_DFF): \processor.ex_mem_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26223 (SB_DFF): \processor.ex_mem_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26225 (SB_DFF): \processor.ex_mem_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26228 (SB_DFF): \processor.ex_mem_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26226 (SB_DFF): \processor.ex_mem_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26229 (SB_DFF): \processor.ex_mem_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26235 (SB_DFF): \processor.ex_mem_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26231 (SB_DFF): \processor.ex_mem_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26230 (SB_DFF): \processor.ex_mem_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26232 (SB_DFF): \processor.ex_mem_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26236 (SB_DFF): \processor.ex_mem_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26233 (SB_DFF): \processor.ex_mem_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26237 (SB_DFF): \processor.ex_mem_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23681 (SB_DFF): \processor.id_ex_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26242 (SB_DFF): \processor.ex_mem_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26239 (SB_DFF): \processor.ex_mem_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26238 (SB_DFF): \processor.ex_mem_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26240 (SB_DFF): \processor.ex_mem_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26243 (SB_DFF): \processor.ex_mem_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26241 (SB_DFF): \processor.ex_mem_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26244 (SB_DFF): \processor.ex_mem_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26253 (SB_DFF): \processor.ex_mem_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26246 (SB_DFF): \processor.ex_mem_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26245 (SB_DFF): \processor.ex_mem_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26247 (SB_DFF): \processor.ex_mem_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26254 (SB_DFF): \processor.ex_mem_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26248 (SB_DFF): \processor.ex_mem_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26255 (SB_DFF): \processor.ex_mem_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26208 (SB_DFF): \processor.ex_mem_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26313 (SB_DFF): \processor.ex_mem_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26453 (SB_DFFE): \processor.PC.outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23679 (SB_DFF): \processor.id_ex_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26260 (SB_DFF): \processor.ex_mem_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26257 (SB_DFF): \processor.ex_mem_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26256 (SB_DFF): \processor.ex_mem_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26258 (SB_DFF): \processor.ex_mem_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26261 (SB_DFF): \processor.ex_mem_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26259 (SB_DFF): \processor.ex_mem_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26262 (SB_DFF): \processor.ex_mem_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26268 (SB_DFF): \processor.ex_mem_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26264 (SB_DFF): \processor.ex_mem_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26263 (SB_DFF): \processor.ex_mem_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26265 (SB_DFF): \processor.ex_mem_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26269 (SB_DFF): \processor.ex_mem_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26266 (SB_DFF): \processor.ex_mem_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26270 (SB_DFF): \processor.ex_mem_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23675 (SB_DFF): \processor.id_ex_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26275 (SB_DFF): \processor.ex_mem_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26272 (SB_DFF): \processor.ex_mem_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26271 (SB_DFF): \processor.ex_mem_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26273 (SB_DFF): \processor.ex_mem_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26276 (SB_DFF): \processor.ex_mem_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26274 (SB_DFF): \processor.ex_mem_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26277 (SB_DFF): \processor.ex_mem_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23797 (SB_DFF): \processor.mem_wb_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26279 (SB_DFF): \processor.ex_mem_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26278 (SB_DFF): \processor.ex_mem_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22739 (SB_DFF): \processor.if_id_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23710 (SB_DFF): \processor.id_ex_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23711 (SB_DFF): \processor.id_ex_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23712 (SB_DFF): \processor.id_ex_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23713 (SB_DFF): \processor.id_ex_reg.data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23714 (SB_DFF): \processor.id_ex_reg.data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26249 (SB_DFF): \processor.ex_mem_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23573 (SB_DFF): \processor.id_ex_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23574 (SB_DFF): \processor.id_ex_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23575 (SB_DFF): \processor.id_ex_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23576 (SB_DFF): \processor.id_ex_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23577 (SB_DFF): \processor.id_ex_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23578 (SB_DFF): \processor.id_ex_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23579 (SB_DFF): \processor.id_ex_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23580 (SB_DFF): \processor.id_ex_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23581 (SB_DFF): \processor.id_ex_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23582 (SB_DFF): \processor.id_ex_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23583 (SB_DFF): \processor.id_ex_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23584 (SB_DFF): \processor.id_ex_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23585 (SB_DFF): \processor.id_ex_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23586 (SB_DFF): \processor.id_ex_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23587 (SB_DFF): \processor.id_ex_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23588 (SB_DFF): \processor.id_ex_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23589 (SB_DFF): \processor.id_ex_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23590 (SB_DFF): \processor.id_ex_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23591 (SB_DFF): \processor.id_ex_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23592 (SB_DFF): \processor.id_ex_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23593 (SB_DFF): \processor.id_ex_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23594 (SB_DFF): \processor.id_ex_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23595 (SB_DFF): \processor.id_ex_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23596 (SB_DFF): \processor.id_ex_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23597 (SB_DFF): \processor.id_ex_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23598 (SB_DFF): \processor.id_ex_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23599 (SB_DFF): \processor.id_ex_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23600 (SB_DFF): \processor.id_ex_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23601 (SB_DFF): \processor.id_ex_reg.data_out [42] = 0

25.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$26174 (A=\processor.id_ex_reg.data_out [7], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26213 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22611 (A=\inst_mem.out [2], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22711 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26172 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$21673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26171 (A=\processor.id_ex_reg.data_out [4], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$21674 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22610 (A=\inst_mem.out [0], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22710 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22612 (A=\inst_mem.out [3], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22712 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22613 (A=\inst_mem.out [4], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22713 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22614 (A=\inst_mem.out [5], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22714 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22629 (A=\inst_mem.out [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23441 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22615 (A=\inst_mem.out [6], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22715 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22621 (A=\inst_mem.out [12], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22721 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22622 (A=\inst_mem.out [13], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22722 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29389 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$22916_Y, S=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$22907_Y) into $auto$simplemap.cc:420:simplemap_dff$23699 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22623 (A=\inst_mem.out [14], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22723 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22634 (A=\inst_mem.out [25], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22734 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22635 (A=\inst_mem.out [26], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22735 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22636 (A=\inst_mem.out [27], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22736 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22637 (A=\inst_mem.out [28], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22737 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26173 (A=\processor.id_ex_reg.data_out [6], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26212 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23107 (A=\processor.control_unit.ALUSrc, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23569 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22625 (A=\inst_mem.out [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23437 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22626 (A=\inst_mem.out [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23438 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22627 (A=\inst_mem.out [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23439 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22624 (A=\inst_mem.out [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23436 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22628 (A=\inst_mem.out [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23440 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22630 (A=\inst_mem.out [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23442 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22631 (A=\inst_mem.out [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23443 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22632 (A=\inst_mem.out [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23444 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22633 (A=\inst_mem.out [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23445 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26169 (A=\processor.id_ex_reg.data_out [2], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26210 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23101 (A=\processor.control_unit.RegWrite, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23561 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23102 (A=\processor.control_unit.MemWrite, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23563 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23103 (A=\processor.control_unit.MemRead, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23564 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23104 (A=\processor.control_unit.Branch, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23565 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23106 (A=\processor.control_unit.Lui, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23568 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23108 (A=\processor.control_unit.Jalr, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23570 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23105 (A=\processor.control_unit.Auipc, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23567 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22638 (A=\inst_mem.out [29], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22738 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29390 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$22917_Y, S=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$22907_Y) into $auto$simplemap.cc:420:simplemap_dff$23700 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29391 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$22918_Y, S=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$22907_Y) into $auto$simplemap.cc:420:simplemap_dff$23701 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29392 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$22919_Y, S=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$22907_Y) into $auto$simplemap.cc:420:simplemap_dff$23702 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29393 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29295 [2], S=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$22907_Y) into $auto$simplemap.cc:420:simplemap_dff$23703 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29394 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29286 [2], S=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$22907_Y) into $auto$simplemap.cc:420:simplemap_dff$23704 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29395 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29277 [2], S=$techmap$techmap\processor.alu_control.$procmux$469.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$22907_Y) into $auto$simplemap.cc:420:simplemap_dff$23705 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22616 (A=\inst_mem.out [7], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22716 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22617 (A=\inst_mem.out [8], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22717 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22618 (A=\inst_mem.out [9], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22718 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22619 (A=\inst_mem.out [10], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22719 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22620 (A=\inst_mem.out [11], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22720 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22624 (A=\inst_mem.out [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22724 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22625 (A=\inst_mem.out [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22725 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22626 (A=\inst_mem.out [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22726 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22627 (A=\inst_mem.out [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22727 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22628 (A=\inst_mem.out [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22728 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22629 (A=\inst_mem.out [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22729 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22630 (A=\inst_mem.out [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22730 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22631 (A=\inst_mem.out [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22731 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22632 (A=\inst_mem.out [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22732 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22633 (A=\inst_mem.out [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22733 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26172 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26209 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23099 (A=\processor.control_unit.Jump, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23559 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26175 (A=\processor.id_ex_reg.data_out [8], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26214 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28248 (A=1'0, B=$techmap$techmap\processor.alu_main.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$25853_Y, S=$techmap$techmap\processor.alu_main.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$25845_Y) into $auto$simplemap.cc:420:simplemap_dff$26247 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26167 (A=\processor.id_ex_reg.data_out [0], B=1'0, S=\processor.branch_decide.Branch_Jump_Trigger) into $auto$simplemap.cc:420:simplemap_dff$26208 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22639 (A=\inst_mem.out [30], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22739 (SB_DFF).

25.40. Executing ICE40_OPT pass (performing simple optimizations).

25.40.1. Running ICE40 specific optimizations.

25.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~119 debug messages>

25.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~636 debug messages>
Removed a total of 212 cells.

25.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 41 unused cells and 2390 unused wires.
<suppressed ~42 debug messages>

25.40.6. Rerunning OPT passes. (Removed registers in this run.)

25.40.7. Running ICE40 specific optimizations.

25.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~43 debug messages>

25.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.40.12. Rerunning OPT passes. (Removed registers in this run.)

25.40.13. Running ICE40 specific optimizations.

25.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.40.18. Finished OPT passes. (There is nothing left to do.)

25.41. Executing TECHMAP pass (map to technology primitives).

25.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

25.41.2. Continuing TECHMAP pass.
No more expansions possible.

25.42. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_FF_'.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Successfully finished Verilog frontend.

25.43. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

25.44. Executing ABC9 pass.

25.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

25.44.3. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1342 debug messages>

25.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.5. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.6. Executing FLATTEN pass (flatten design).
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
<suppressed ~7 debug messages>
No more expansions possible.

25.44.7. Executing TECHMAP pass (map to technology primitives).

25.44.7.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.44.7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~8 debug messages>

25.44.8. Executing OPT pass (performing simple optimizations).

25.44.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.
<suppressed ~4 debug messages>

25.44.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

25.44.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.44.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

25.44.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

25.44.8.6. Executing OPT_RMDFF pass (remove dff with constant values).

25.44.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

25.44.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

25.44.8.9. Rerunning OPT passes. (Maybe there is more to do..)

25.44.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.44.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

25.44.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

25.44.8.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.44.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..

25.44.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

25.44.8.16. Finished OPT passes. (There is nothing left to do.)

25.44.9. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 2952 cells with 18330 new cells, skipped 2813 cells.
  replaced 3 cell types:
     778 $_OR_
      69 $_XOR_
    2105 $_MUX_
  not replaced 13 cell types:
     160 $_NOT_
     659 $_AND_
       1 SB_DFFN
      12 SB_RAM40_4K
       2 SB_MAC16
       1 SB_HFOSC
       2 SB_DFFESR
       4 SB_DFFSS
      59 SB_DFFSR
     154 SB_DFFE
     357 SB_DFF
      64 $__ICE40_CARRY_WRAPPER
    1338 $__ABC9_DELAY
Module top$holes: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

25.44.9.1. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.9.2. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.9.3. Executing XAIGER backend.
<suppressed ~782 debug messages>
Extracted 7959 AND gates and 21930 wires from module `top' to a netlist network with 738 inputs and 1451 outputs.

25.44.9.4. Executing ABC9_EXE pass (technology mapping using ABC9).

25.44.9.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    738/   1451  and =    6393  lev =   37 (2.58)  mem = 0.16 MB  box = 1402  bb = 1338
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    738/   1451  and =    8482  lev =   55 (2.10)  mem = 0.18 MB  ch = 1217  box = 1402  bb = 1338
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =    8482.  Ch =  1133.  Total mem =    1.89 MB. Peak cut mem =    0.23 MB.
ABC: P:  Del = 10737.00.  Ar =    2463.0.  Edge =     8717.  Cut =    57081.  T =     0.02 sec
ABC: P:  Del = 10737.00.  Ar =    2430.0.  Edge =     8968.  Cut =    54092.  T =     0.01 sec
ABC: P:  Del = 10737.00.  Ar =    2148.0.  Edge =     7279.  Cut =    59412.  T =     0.01 sec
ABC: F:  Del = 10737.00.  Ar =    2051.0.  Edge =     6946.  Cut =    55388.  T =     0.01 sec
ABC: A:  Del = 10737.00.  Ar =    1986.0.  Edge =     6435.  Cut =    54608.  T =     0.02 sec
ABC: A:  Del = 10737.00.  Ar =    1978.0.  Edge =     6410.  Cut =    57217.  T =     0.02 sec
ABC: Total time =     0.10 sec
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    738/   1451  and =    5647  lev =   37 (2.14)  mem = 0.15 MB  box = 1402  bb = 1338
ABC: Mapping (K=4)  :  lut =   1975  edge =    6354  lev =   18 (1.17)  levB =   44  mem = 0.08 MB
ABC: LUT = 1975 : 2=257 13.0 %  3=1032 52.3 %  4=686 34.7 %  Ave = 3.22
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.36 seconds, total: 2.36 seconds

25.44.9.6. Executing AIGER frontend.
<suppressed ~4391 debug messages>
Removed 8220 unused cells and 14117 unused wires.

25.44.9.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     1976
ABC RESULTS:   $__ICE40_CARRY_WRAPPER cells:       64
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:      751
Removing temp directory.

25.45. Executing ICE40_WRAPCARRY pass (wrap carries).

25.46. Executing TECHMAP pass (map to technology primitives).

25.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

25.46.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 231 unused cells and 22606 unused wires.

25.47. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2041
  1-LUT                1
  2-LUT              258
  3-LUT             1096
  4-LUT              686

Eliminating LUTs.
Number of LUTs:     2041
  1-LUT                1
  2-LUT              258
  3-LUT             1096
  4-LUT              686

Combining LUTs.
Number of LUTs:     2037
  1-LUT                1
  2-LUT              254
  3-LUT             1092
  4-LUT              690

Eliminated 0 LUTs.
Combined 4 LUTs.
<suppressed ~11229 debug messages>

25.48. Executing TECHMAP pass (map to technology primitives).

25.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

25.48.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101011101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100001110110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101100111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000010100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101101110111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101110111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000100100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110010111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111000111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110101111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011101111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000110001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111000011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010111010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010001010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110010100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010010100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110111011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110010100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011011000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101110110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110010011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111101110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100111011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001101111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110111101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111010111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000101110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101101111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111001111 for cells of type $lut.
No more expansions possible.
<suppressed ~6678 debug messages>
Removed 0 unused cells and 4078 unused wires.

25.49. Executing AUTONAME pass.
Renamed 18656 objects in module top (42 iterations).
<suppressed ~4750 debug messages>

25.50. Executing HIERARCHY pass (managing design hierarchy).

25.50.1. Analyzing design hierarchy..
Top module:  \top

25.50.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

25.51. Printing statistics.

=== top ===

   Number of wires:               6340
   Number of wire bits:         137294
   Number of public wires:        6340
   Number of public wire bits:  137294
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2691
     SB_CARRY                       62
     SB_DFF                        357
     SB_DFFE                       154
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                       59
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      2037
     SB_MAC16                        2
     SB_RAM40_4K                    12

25.52. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.processor.alu_main.ALUOut has an unprocessed 'init' attribute.
Warning: Wire top.processor.immediate_generator.imm has an unprocessed 'init' attribute.
found and reported 2 problems.

26. Printing statistics.

=== top ===

   Number of wires:               6340
   Number of wire bits:         137294
   Number of public wires:        6340
   Number of public wire bits:  137294
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2691
     SB_CARRY                       62
     SB_DFF                        357
     SB_DFFE                       154
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                       59
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      2037
     SB_MAC16                        2
     SB_RAM40_4K                    12

27. Executing JSON backend.

Warnings: 8 unique messages, 8 total
End of script. Logfile hash: 3dfb626578, CPU: user 11.71s system 0.76s, MEM: 258.82 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 20% 30x opt_clean (2 sec), 16% 34x opt_expr (2 sec), ...
