Analysis & Synthesis report for Topmodule
Fri May 16 15:21:37 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: UART:uart_inst
 11. Parameter Settings for User Entity Instance: UART:uart_inst|UART_FSM:fsm_inst
 12. Parameter Settings for User Entity Instance: UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans
 13. Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:state_reg
 14. Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:clk_count_reg
 15. Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:bit_index_reg
 16. Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:data_reg
 17. Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:out_reg
 18. Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff7"
 19. Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff6"
 20. Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff5"
 21. Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff4"
 22. Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff3"
 23. Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff2"
 24. Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff1"
 25. Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff0"
 26. Port Connectivity Checks: "UART:uart_inst|reg_n:bit_index_reg"
 27. Port Connectivity Checks: "UART:uart_inst|bit_index_next_logic:bit_index_logic_inst|mux2_1:mux_rst[2].mux_inst"
 28. Port Connectivity Checks: "UART:uart_inst|bit_index_next_logic:bit_index_logic_inst|mux2_1:mux_rst[1].mux_inst"
 29. Port Connectivity Checks: "UART:uart_inst|bit_index_next_logic:bit_index_logic_inst|mux2_1:mux_rst[0].mux_inst"
 30. Port Connectivity Checks: "UART:uart_inst|bit_index_next_logic:bit_index_logic_inst"
 31. Port Connectivity Checks: "UART:uart_inst|reg_n:clk_count_reg"
 32. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[15].mux_inst"
 33. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[14].mux_inst"
 34. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[13].mux_inst"
 35. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[12].mux_inst"
 36. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[11].mux_inst"
 37. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[10].mux_inst"
 38. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[9].mux_inst"
 39. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[8].mux_inst"
 40. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[7].mux_inst"
 41. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[6].mux_inst"
 42. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[5].mux_inst"
 43. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[4].mux_inst"
 44. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[3].mux_inst"
 45. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[2].mux_inst"
 46. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[1].mux_inst"
 47. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[0].mux_inst"
 48. Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst"
 49. Port Connectivity Checks: "UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:slave"
 50. Port Connectivity Checks: "UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:master"
 51. Port Connectivity Checks: "UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|mux2_1:mux_rst"
 52. Port Connectivity Checks: "UART:uart_inst|reg_n:state_reg"
 53. Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m10"
 54. Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m9"
 55. Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m8"
 56. Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m7"
 57. Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m6"
 58. Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m5"
 59. Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m4"
 60. Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m3"
 61. Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m2"
 62. Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m1"
 63. Port Connectivity Checks: "UART:uart_inst"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages
 67. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 16 15:21:37 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Topmodule                                   ;
; Top-level Entity Name           ; Topmodule                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 20                                          ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Topmodule          ; Topmodule          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                           ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------+---------+
; Topmodule.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv      ;         ;
; and_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op.sv         ;         ;
; xor_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op.sv         ;         ;
; sub_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op.sv         ;         ;
; mul_op.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op.sv         ;         ;
; mux4_1.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1.sv         ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv            ;         ;
; HEX_SevenSeg.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv   ;         ;
; UART.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv           ;         ;
; pwm_controller.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv ;         ;
; UART_FSM.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv       ;         ;
; mux2_1.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1.sv         ;         ;
; reg_n.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv          ;         ;
; shift_reg_8.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv    ;         ;
; flip_flop_D_en.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv ;         ;
; Enco_Four_Two.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Enco_Four_Two.sv  ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 92        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 154       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 30        ;
;     -- 5 input functions                    ; 22        ;
;     -- 4 input functions                    ; 17        ;
;     -- <=3 input functions                  ; 85        ;
;                                             ;           ;
; Dedicated logic registers                   ; 20        ;
;                                             ;           ;
; I/O pins                                    ; 35        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 100       ;
; Total fan-out                               ; 696       ;
; Average fan-out                             ; 2.85      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Entity Name      ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+------------------+--------------+
; |Topmodule                              ; 154 (0)             ; 20 (0)                    ; 0                 ; 0          ; 35   ; 0            ; |Topmodule                                                                                        ; Topmodule        ; work         ;
;    |Enco_Four_Two:insenco|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|Enco_Four_Two:insenco                                                                  ; Enco_Four_Two    ; work         ;
;    |HEX_SevenSeg:u_display|             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|HEX_SevenSeg:u_display                                                                 ; HEX_SevenSeg     ; work         ;
;    |UART:uart_inst|                     ; 101 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst                                                                         ; UART             ; work         ;
;       |UART_FSM:fsm_inst|               ; 12 (4)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|UART_FSM:fsm_inst                                                       ; UART_FSM         ; work         ;
;          |Output_Logic:out_logic|       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|UART_FSM:fsm_inst|Output_Logic:out_logic                                ; Output_Logic     ; work         ;
;          |State_Transition:st_trans|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans                             ; State_Transition ; work         ;
;       |flip_flop_D_en:data_ready_ff|    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|flip_flop_D_en:data_ready_ff                                            ; flip_flop_D_en   ; work         ;
;          |FF_D:ff|                      ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|flip_flop_D_en:data_ready_ff|FF_D:ff                                    ; FF_D             ; work         ;
;             |d_latch:master|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|flip_flop_D_en:data_ready_ff|FF_D:ff|d_latch:master                     ; d_latch          ; work         ;
;             |d_latch:slave|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|flip_flop_D_en:data_ready_ff|FF_D:ff|d_latch:slave                      ; d_latch          ; work         ;
;       |reg_n:bit_index_reg|             ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg                                                     ; reg_n            ; work         ;
;          |flip_flop_D_en:bit_ff[0].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[0].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:master  ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[1].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[1].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:master  ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[2].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[2].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:master  ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;       |reg_n:clk_count_reg|             ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg                                                     ; reg_n            ; work         ;
;          |flip_flop_D_en:bit_ff[0].ff|  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[0].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:master|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:master  ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[10].ff| ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[10].ff                        ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[10].ff|FF_D:ff                ; FF_D             ; work         ;
;                |d_latch:slave|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[10].ff|FF_D:ff|d_latch:slave  ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[11].ff| ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[11].ff                        ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[11].ff|FF_D:ff                ; FF_D             ; work         ;
;                |d_latch:slave|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[11].ff|FF_D:ff|d_latch:slave  ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[12].ff| ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[12].ff                        ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[12].ff|FF_D:ff                ; FF_D             ; work         ;
;                |d_latch:slave|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[12].ff|FF_D:ff|d_latch:slave  ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[13].ff| ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[13].ff                        ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[13].ff|FF_D:ff                ; FF_D             ; work         ;
;                |d_latch:slave|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[13].ff|FF_D:ff|d_latch:slave  ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[14].ff| ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[14].ff                        ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[14].ff|FF_D:ff                ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[14].ff|FF_D:ff|d_latch:master ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[14].ff|FF_D:ff|d_latch:slave  ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[15].ff| ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[15].ff                        ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[15].ff|FF_D:ff                ; FF_D             ; work         ;
;                |d_latch:slave|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[15].ff|FF_D:ff|d_latch:slave  ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[1].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[1].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:slave|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[2].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[2].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:slave|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[3].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[3].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:slave|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[4].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[4].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:master  ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[5].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[5].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:master  ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[6].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[6].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:master  ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[7].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[7].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:master  ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[8].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[8].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[8].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:slave|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[8].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[9].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[9].ff                         ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[9].ff|FF_D:ff                 ; FF_D             ; work         ;
;                |d_latch:slave|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[9].ff|FF_D:ff|d_latch:slave   ; d_latch          ; work         ;
;       |reg_n:data_reg|                  ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg                                                          ; reg_n            ; work         ;
;          |flip_flop_D_en:bit_ff[2].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[2].ff                              ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff                      ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:master       ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:slave        ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[3].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[3].ff                              ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff                      ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:master       ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:slave        ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[4].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[4].ff                              ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff                      ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:master       ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:slave        ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[5].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[5].ff                              ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff                      ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:master       ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:slave        ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[6].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[6].ff                              ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff                      ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:master       ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:slave        ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[7].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[7].ff                              ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff                      ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:master       ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:slave        ; d_latch          ; work         ;
;       |reg_n:out_reg|                   ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg                                                           ; reg_n            ; work         ;
;          |flip_flop_D_en:bit_ff[2].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[2].ff                               ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff                       ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:master        ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:slave         ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[3].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[3].ff                               ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff                       ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:master        ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:slave         ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[4].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[4].ff                               ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff                       ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:master        ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:slave         ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[5].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[5].ff                               ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff                       ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:master        ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:slave         ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[6].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[6].ff                               ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff                       ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:master        ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:slave         ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[7].ff|  ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[7].ff                               ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff                       ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:master        ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:slave         ; d_latch          ; work         ;
;       |reg_n:state_reg|                 ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:state_reg                                                         ; reg_n            ; work         ;
;          |flip_flop_D_en:bit_ff[0].ff|  ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff                             ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff                     ; FF_D             ; work         ;
;                |d_latch:master|         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:master      ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:slave       ; d_latch          ; work         ;
;          |flip_flop_D_en:bit_ff[1].ff|  ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[1].ff                             ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff                     ; FF_D             ; work         ;
;                |d_latch:master|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:master      ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:slave       ; d_latch          ; work         ;
;       |shift_reg_8:shift_reg|           ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg                                                   ; shift_reg_8      ; work         ;
;          |flip_flop_D_en:ff2|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff2                                ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff2|FF_D:ff                        ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff2|FF_D:ff|d_latch:master         ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff2|FF_D:ff|d_latch:slave          ; d_latch          ; work         ;
;          |flip_flop_D_en:ff3|           ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff3                                ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff3|FF_D:ff                        ; FF_D             ; work         ;
;                |d_latch:master|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff3|FF_D:ff|d_latch:master         ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff3|FF_D:ff|d_latch:slave          ; d_latch          ; work         ;
;          |flip_flop_D_en:ff4|           ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff4                                ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff4|FF_D:ff                        ; FF_D             ; work         ;
;                |d_latch:master|         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff4|FF_D:ff|d_latch:master         ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff4|FF_D:ff|d_latch:slave          ; d_latch          ; work         ;
;          |flip_flop_D_en:ff5|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff5                                ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff5|FF_D:ff                        ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff5|FF_D:ff|d_latch:master         ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff5|FF_D:ff|d_latch:slave          ; d_latch          ; work         ;
;          |flip_flop_D_en:ff6|           ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff6                                ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff6|FF_D:ff                        ; FF_D             ; work         ;
;                |d_latch:master|         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff6|FF_D:ff|d_latch:master         ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff6|FF_D:ff|d_latch:slave          ; d_latch          ; work         ;
;          |flip_flop_D_en:ff7|           ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff7                                ; flip_flop_D_en   ; work         ;
;             |FF_D:ff|                   ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff7|FF_D:ff                        ; FF_D             ; work         ;
;                |d_latch:master|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff7|FF_D:ff|d_latch:master         ; d_latch          ; work         ;
;                |d_latch:slave|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff7|FF_D:ff|d_latch:slave          ; d_latch          ; work         ;
;    |alu:u_alu|                          ; 13 (4)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|alu:u_alu                                                                              ; alu              ; work         ;
;       |mul_op:u_mul|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|alu:u_alu|mul_op:u_mul                                                                 ; mul_op           ; work         ;
;       |mux4_1:u_mux|                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|alu:u_alu|mux4_1:u_mux                                                                 ; mux4_1           ; work         ;
;       |sub_op:u_sub|                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|alu:u_alu|sub_op:u_sub                                                                 ; sub_op           ; work         ;
;    |pwm_controller:u_pwm|               ; 31 (31)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Topmodule|pwm_controller:u_pwm                                                                   ; pwm_controller   ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                    ;
+--------------------------------------------------------------------------------------------+----+
; Logic Cell Name                                                                            ;    ;
+--------------------------------------------------------------------------------------------+----+
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:slave|q~0         ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:slave|q~0         ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:slave|q~0         ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:slave|q~0         ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:slave|q~0         ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:slave|q~0         ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:master|q~0        ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:master|q~0        ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:master|q~0        ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:master|q~0        ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:master|q~0        ;    ;
; UART:uart_inst|reg_n:out_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:master|q~0        ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:slave|q~0        ;    ;
; UART:uart_inst|flip_flop_D_en:data_ready_ff|FF_D:ff|d_latch:slave|q~0                      ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:slave|q~0        ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:slave|q~0        ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:slave|q~0        ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:slave|q~0        ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:slave|q~0        ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:master|q~0       ;    ;
; UART:uart_inst|flip_flop_D_en:data_ready_ff|FF_D:ff|d_latch:master|q~0                     ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:master|q~0       ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:master|q~0       ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:master|q~0       ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:master|q~0       ;    ;
; UART:uart_inst|reg_n:data_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:master|q~0       ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff2|FF_D:ff|d_latch:slave|q~0          ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[8].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[9].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[10].ff|FF_D:ff|d_latch:slave|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[11].ff|FF_D:ff|d_latch:slave|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[12].ff|FF_D:ff|d_latch:slave|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[13].ff|FF_D:ff|d_latch:slave|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[14].ff|FF_D:ff|d_latch:slave|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[15].ff|FF_D:ff|d_latch:slave|q~0  ;    ;
; UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:slave|q~0       ;    ;
; UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:slave|q~0       ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff3|FF_D:ff|d_latch:slave|q~0          ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff5|FF_D:ff|d_latch:slave|q~0          ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff4|FF_D:ff|d_latch:slave|q~0          ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff6|FF_D:ff|d_latch:slave|q~0          ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff7|FF_D:ff|d_latch:slave|q~0          ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff2|FF_D:ff|d_latch:master|q~0         ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[3].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[4].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[5].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[6].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[7].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[8].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[9].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[10].ff|FF_D:ff|d_latch:master|q~0 ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[11].ff|FF_D:ff|d_latch:master|q~0 ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[12].ff|FF_D:ff|d_latch:master|q~0 ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[13].ff|FF_D:ff|d_latch:master|q~0 ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[14].ff|FF_D:ff|d_latch:master|q~0 ;    ;
; UART:uart_inst|reg_n:clk_count_reg|flip_flop_D_en:bit_ff[15].ff|FF_D:ff|d_latch:master|q~0 ;    ;
; UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:master|q~0      ;    ;
; UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:master|q~0      ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff3|FF_D:ff|d_latch:master|q~0         ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff5|FF_D:ff|d_latch:master|q~0         ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff4|FF_D:ff|d_latch:master|q~0         ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff6|FF_D:ff|d_latch:master|q~0         ;    ;
; UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff7|FF_D:ff|d_latch:master|q~0         ;    ;
; UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:slave|q~0   ;    ;
; UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[1].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; UART:uart_inst|reg_n:bit_index_reg|flip_flop_D_en:bit_ff[2].ff|FF_D:ff|d_latch:master|q~0  ;    ;
; Number of logic cells representing combinational loops                                     ; 80 ;
+--------------------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 20    ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; BAUD_RATE      ; 115200   ; Signed Integer                  ;
; CLOCK_FREQ     ; 50000000 ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|UART_FSM:fsm_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; CLKS_PER_BIT   ; 434   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                                                ;
; START          ; 01    ; Unsigned Binary                                                                ;
; DATA           ; 10    ; Unsigned Binary                                                                ;
; STOP           ; 11    ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:state_reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:clk_count_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:bit_index_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 3     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:data_reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_inst|reg_n:out_reg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff7" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff6" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff5" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff4" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff3" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff2" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff1" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|shift_reg_8:shift_reg|flip_flop_D_en:ff0" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:bit_index_reg"                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                                              ;
; d    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "d[2..1]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|bit_index_next_logic:bit_index_logic_inst|mux2_1:mux_rst[2].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|bit_index_next_logic:bit_index_logic_inst|mux2_1:mux_rst[1].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|bit_index_next_logic:bit_index_logic_inst|mux2_1:mux_rst[0].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|bit_index_next_logic:bit_index_logic_inst"                                                                                   ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; bit_index_next ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "bit_index_next[2..1]" have no fanouts ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:clk_count_reg"                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                                                                                                ;
; d    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "d[15..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[15].mux_inst" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[14].mux_inst" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[13].mux_inst" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[12].mux_inst" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[11].mux_inst" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[10].mux_inst" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[9].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[8].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[7].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[6].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[5].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[4].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[3].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[2].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[1].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst|mux2_1:mux_rst[0].mux_inst" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst"                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; clk_count_next ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "clk_count_next[15..1]" have no fanouts ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:slave" ;
+------+--------+----------+-----------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------+
; qn   ; Output ; Info     ; Explicitly unconnected                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:master"  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; qn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|mux2_1:mux_rst" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|reg_n:state_reg" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m10" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m9" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m8" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m7" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m6" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m5" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m4" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m3" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m2" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m1" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_inst"                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 20                          ;
;     CLR SCLR          ; 12                          ;
;     ENA CLR           ; 8                           ;
; arriav_lcell_comb     ; 164                         ;
;     arith             ; 19                          ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 1                           ;
;     normal            ; 145                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 43                          ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 22                          ;
;         6 data inputs ; 30                          ;
; boundary_port         ; 35                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 16 15:21:30 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_HDL -c Topmodule
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file topmodule.sv
    Info (12023): Found entity 1: Topmodule File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file and_op.sv
    Info (12023): Found entity 1: and_op File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file xor_op.sv
    Info (12023): Found entity 1: xor_op File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sub_op.sv
    Info (12023): Found entity 1: sub_op File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mul_op.sv
    Info (12023): Found entity 1: mul_op File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file hex_sevenseg.sv
    Info (12023): Found entity 1: HEX_SevenSeg File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file and_op_tb.sv
    Info (12023): Found entity 1: and_op_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op_tb.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file xor_op_tb.sv
    Info (12023): Found entity 1: xor_op_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op_tb.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sub_op_tb.sv
    Info (12023): Found entity 1: sub_op_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mul_op_tb.sv
    Info (12023): Found entity 1: mul_op_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1_tb.sv
    Info (12023): Found entity 1: mux4_1_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file hex_sevenseg_tb.sv
    Info (12023): Found entity 1: HEX_SevenSeg_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg_tb.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file topmodule_tb.sv
    Info (12023): Found entity 1: Topmodule_tb File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule_tb.sv Line: 7
Info (12021): Found 3 design units, including 3 entities, in source file uart.sv
    Info (12023): Found entity 1: UART File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 1
    Info (12023): Found entity 2: clk_count_next_logic File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 143
    Info (12023): Found entity 3: bit_index_next_logic File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 179
Info (12021): Found 1 design units, including 1 entities, in source file pwm_controller.sv
    Info (12023): Found entity 1: pwm_controller File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file contador4bit.sv
    Info (12023): Found entity 1: contador4bit File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/contador4bit.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file comparador_menor.sv
    Info (12023): Found entity 1: comparador_menor File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/comparador_menor.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file contador8bit.sv
    Info (12023): Found entity 1: contador8bit File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/contador8bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div_pwn.sv
    Info (12023): Found entity 1: div_pwm File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/div_pwn.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file clk_div_50m_to_10k.sv
    Info (12023): Found entity 1: clk_div_50M_to_10K File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/clk_div_50M_to_10K.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file uart_fsm.sv
    Info (12023): Found entity 1: UART_FSM File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 1
    Info (12023): Found entity 2: State_Transition File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 58
    Info (12023): Found entity 3: Output_Logic File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_uart.sv
    Info (12023): Found entity 1: tb_UART File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_uart_fsm.sv
    Info (12023): Found entity 1: tb_UART_FSM File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file reg_n.sv
    Info (12023): Found entity 1: reg_n File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file shift_reg_8.sv
    Info (12023): Found entity 1: shift_reg_8 File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv Line: 1
    Info (12023): Found entity 2: decoder_3to8 File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv Line: 45
Info (12021): Found 3 design units, including 3 entities, in source file flip_flop_d_en.sv
    Info (12023): Found entity 1: flip_flop_D_en File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv Line: 2
    Info (12023): Found entity 2: FF_D File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv Line: 42
    Info (12023): Found entity 3: d_latch File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file enco_four_two.sv
    Info (12023): Found entity 1: Enco_Four_Two File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Enco_Four_Two.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flip_flop_d.sv
    Info (12023): Found entity 1: Flip_Flop_D File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Flip_Flop_D.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at UART.sv(74): created implicit net for "clk_count_next" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 74
Warning (10236): Verilog HDL Implicit Net warning at UART.sv(92): created implicit net for "bit_index_next" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 92
Info (12127): Elaborating entity "Topmodule" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Topmodule.sv(15): object "B" assigned a value but never read File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 15
Info (12128): Elaborating entity "Enco_Four_Two" for hierarchy "Enco_Four_Two:insenco" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 31
Info (12128): Elaborating entity "UART" for hierarchy "UART:uart_inst" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 38
Info (12128): Elaborating entity "UART_FSM" for hierarchy "UART:uart_inst|UART_FSM:fsm_inst" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 56
Info (12128): Elaborating entity "State_Transition" for hierarchy "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 36
Info (12128): Elaborating entity "mux2_1" for hierarchy "UART:uart_inst|UART_FSM:fsm_inst|State_Transition:st_trans|mux2_1:m1" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 84
Info (12128): Elaborating entity "Output_Logic" for hierarchy "UART:uart_inst|UART_FSM:fsm_inst|Output_Logic:out_logic" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv Line: 52
Info (12128): Elaborating entity "reg_n" for hierarchy "UART:uart_inst|reg_n:state_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 65
Info (12128): Elaborating entity "flip_flop_D_en" for hierarchy "UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv Line: 17
Info (12128): Elaborating entity "FF_D" for hierarchy "UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv Line: 34
Info (12128): Elaborating entity "d_latch" for hierarchy "UART:uart_inst|reg_n:state_reg|flip_flop_D_en:bit_ff[0].ff|FF_D:ff|d_latch:master" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv Line: 55
Info (12128): Elaborating entity "clk_count_next_logic" for hierarchy "UART:uart_inst|clk_count_next_logic:clk_count_logic_inst" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 75
Warning (10230): Verilog HDL assignment warning at UART.sv(152): truncated value with size 32 to match size of target (16) File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 152
Info (12128): Elaborating entity "reg_n" for hierarchy "UART:uart_inst|reg_n:clk_count_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 83
Info (12128): Elaborating entity "bit_index_next_logic" for hierarchy "UART:uart_inst|bit_index_next_logic:bit_index_logic_inst" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 93
Warning (10230): Verilog HDL assignment warning at UART.sv(188): truncated value with size 32 to match size of target (3) File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 188
Info (12128): Elaborating entity "reg_n" for hierarchy "UART:uart_inst|reg_n:bit_index_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 101
Info (12128): Elaborating entity "shift_reg_8" for hierarchy "UART:uart_inst|shift_reg_8:shift_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 111
Info (12128): Elaborating entity "decoder_3to8" for hierarchy "UART:uart_inst|shift_reg_8:shift_reg|decoder_3to8:deco_3to8_inst" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv Line: 16
Info (12128): Elaborating entity "reg_n" for hierarchy "UART:uart_inst|reg_n:data_reg" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv Line: 120
Info (12128): Elaborating entity "alu" for hierarchy "alu:u_alu" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 51
Info (12128): Elaborating entity "and_op" for hierarchy "alu:u_alu|and_op:u_and" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 16
Info (12128): Elaborating entity "xor_op" for hierarchy "alu:u_alu|xor_op:u_xor" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 17
Info (12128): Elaborating entity "sub_op" for hierarchy "alu:u_alu|sub_op:u_sub" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 18
Info (12128): Elaborating entity "mul_op" for hierarchy "alu:u_alu|mul_op:u_mul" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 19
Info (12128): Elaborating entity "mux4_1" for hierarchy "alu:u_alu|mux4_1:u_mux" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv Line: 28
Info (12128): Elaborating entity "HEX_SevenSeg" for hierarchy "HEX_SevenSeg:u_display" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 57
Info (12128): Elaborating entity "pwm_controller" for hierarchy "pwm_controller:u_pwm" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 75
Warning (10230): Verilog HDL assignment warning at pwm_controller.sv(22): truncated value with size 32 to match size of target (12) File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv Line: 22
Warning (10230): Verilog HDL assignment warning at pwm_controller.sv(34): truncated value with size 32 to match size of target (8) File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv Line: 34
Warning (10230): Verilog HDL assignment warning at pwm_controller.sv(40): truncated value with size 32 to match size of target (8) File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv Line: 40
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "UART:uart_inst|_" is missing source, defaulting to GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 38
    Warning (12110): Net "UART:uart_inst|_" is missing source, defaulting to GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 38
    Warning (12110): Net "UART:uart_inst|_" is missing source, defaulting to GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 38
    Warning (12110): Net "UART:uart_inst|_" is missing source, defaulting to GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 38
    Warning (12110): Net "UART:uart_inst|_" is missing source, defaulting to GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 38
    Warning (12110): Net "UART:uart_inst|_" is missing source, defaulting to GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 38
    Warning (12110): Net "UART:uart_inst|_" is missing source, defaulting to GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 38
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 11
    Warning (13410): Pin "leds[5]" is stuck at GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 11
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 11
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 11
    Warning (13410): Pin "leds[8]" is stuck at GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 11
    Warning (13410): Pin "leds[9]" is stuck at GND File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/jimmy/GitHub/CE1107_PG1/ALU/output_files/Topmodule.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switches[0]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 5
    Warning (15610): No output dependent on input pin "switches[1]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 5
    Warning (15610): No output dependent on input pin "switches[2]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 5
    Warning (15610): No output dependent on input pin "switches[3]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 5
    Warning (15610): No output dependent on input pin "switches[4]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 5
    Warning (15610): No output dependent on input pin "switches[5]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 5
    Warning (15610): No output dependent on input pin "switches[6]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 5
    Warning (15610): No output dependent on input pin "switches[7]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 5
    Warning (15610): No output dependent on input pin "switches[8]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 5
    Warning (15610): No output dependent on input pin "switches[9]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 5
    Warning (15610): No output dependent on input pin "ABCD[0]" File: C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv Line: 9
Info (21057): Implemented 189 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 154 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Fri May 16 15:21:37 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jimmy/GitHub/CE1107_PG1/ALU/output_files/Topmodule.map.smsg.


