Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Xilinx/bcd_adder/BCD_Adder_isim_beh.exe -prj D:/Xilinx/bcd_adder/BCD_Adder_beh.prj work.BCD_Adder 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Xilinx/bcd_adder/bcd_adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160876 KB
Fuse CPU Usage: 233 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture func of entity Full_Adder [full_adder_default]
Compiling architecture func of entity andGate [andgate_default]
Compiling architecture func of entity orGate [orgate_default]
Compiling architecture func of entity xorGate [xorgate_default]
Compiling architecture struct of entity bcd_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable D:/Xilinx/bcd_adder/BCD_Adder_isim_beh.exe
Fuse Memory Usage: 171728 KB
Fuse CPU Usage: 312 ms
