Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Oct 29 22:22:53 2016
| Host         : ECE400-9877QW1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.796        0.000                      0                 3101        0.081        0.000                      0                 3101        3.750        0.000                       0                   980  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.796        0.000                      0                 3101        0.081        0.000                      0                 3101        3.750        0.000                       0                   980  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 3.487ns (37.691%)  route 5.765ns (62.309%))
  Logic Levels:           10  (CARRY4=2 LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.644     5.247    U_RX/U_SFD_CORR/clk
    SLICE_X10Y88         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     5.765 f  U_RX/U_SFD_CORR/shreg_reg[78]/Q
                         net (fo=4, routed)           1.117     6.882    U_RX/U_SFD_CORR/p_0_in[79]
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.006 r  U_RX/U_SFD_CORR/g0_b2__21/O
                         net (fo=3, routed)           0.733     7.740    U_RX/U_SFD_CORR/g0_b2__21_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I1_O)        0.150     7.890 r  U_RX/U_SFD_CORR/csum[7]_i_91/O
                         net (fo=4, routed)           0.838     8.727    U_RX/U_SFD_CORR/csum[7]_i_91_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I3_O)        0.360     9.087 r  U_RX/U_SFD_CORR/csum[7]_i_124/O
                         net (fo=1, routed)           0.667     9.754    U_RX/U_SFD_CORR/csum[7]_i_124_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I0_O)        0.356    10.110 r  U_RX/U_SFD_CORR/csum[7]_i_74/O
                         net (fo=2, routed)           1.045    11.155    U_RX/U_SFD_CORR/csum[7]_i_74_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I1_O)        0.356    11.511 r  U_RX/U_SFD_CORR/csum[7]_i_28/O
                         net (fo=2, routed)           0.581    12.092    U_RX/U_SFD_CORR/csum[7]_i_28_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.352    12.444 r  U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.455    12.898    U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.326    13.224 r  U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.329    13.553    U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124    13.677 r  U_RX/U_SFD_CORR/csum[7]_i_7/O
                         net (fo=1, routed)           0.000    13.677    U_RX/U_SFD_CORR/csum[7]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.227 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.227    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.498 r  U_RX/U_SFD_CORR/csum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    14.498    U_RX/U_SFD_CORR/csum_reg[8]_i_1_n_3
    SLICE_X3Y88          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.602    15.025    U_RX/U_SFD_CORR/clk
    SLICE_X3Y88          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[8]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.046    15.294    U_RX/U_SFD_CORR/csum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 3.306ns (36.447%)  route 5.765ns (63.553%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.644     5.247    U_RX/U_SFD_CORR/clk
    SLICE_X10Y88         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     5.765 f  U_RX/U_SFD_CORR/shreg_reg[78]/Q
                         net (fo=4, routed)           1.117     6.882    U_RX/U_SFD_CORR/p_0_in[79]
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.006 r  U_RX/U_SFD_CORR/g0_b2__21/O
                         net (fo=3, routed)           0.733     7.740    U_RX/U_SFD_CORR/g0_b2__21_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I1_O)        0.150     7.890 r  U_RX/U_SFD_CORR/csum[7]_i_91/O
                         net (fo=4, routed)           0.838     8.727    U_RX/U_SFD_CORR/csum[7]_i_91_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I3_O)        0.360     9.087 r  U_RX/U_SFD_CORR/csum[7]_i_124/O
                         net (fo=1, routed)           0.667     9.754    U_RX/U_SFD_CORR/csum[7]_i_124_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I0_O)        0.356    10.110 r  U_RX/U_SFD_CORR/csum[7]_i_74/O
                         net (fo=2, routed)           1.045    11.155    U_RX/U_SFD_CORR/csum[7]_i_74_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I1_O)        0.356    11.511 r  U_RX/U_SFD_CORR/csum[7]_i_28/O
                         net (fo=2, routed)           0.581    12.092    U_RX/U_SFD_CORR/csum[7]_i_28_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.352    12.444 r  U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.455    12.898    U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.326    13.224 r  U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.329    13.553    U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124    13.677 r  U_RX/U_SFD_CORR/csum[7]_i_7/O
                         net (fo=1, routed)           0.000    13.677    U_RX/U_SFD_CORR/csum[7]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.317 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.317    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.601    15.024    U_RX/U_SFD_CORR/clk
    SLICE_X3Y87          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[7]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.062    15.309    U_RX/U_SFD_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 3.246ns (36.024%)  route 5.765ns (63.976%))
  Logic Levels:           9  (CARRY4=1 LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.644     5.247    U_RX/U_SFD_CORR/clk
    SLICE_X10Y88         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     5.765 f  U_RX/U_SFD_CORR/shreg_reg[78]/Q
                         net (fo=4, routed)           1.117     6.882    U_RX/U_SFD_CORR/p_0_in[79]
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.006 r  U_RX/U_SFD_CORR/g0_b2__21/O
                         net (fo=3, routed)           0.733     7.740    U_RX/U_SFD_CORR/g0_b2__21_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I1_O)        0.150     7.890 r  U_RX/U_SFD_CORR/csum[7]_i_91/O
                         net (fo=4, routed)           0.838     8.727    U_RX/U_SFD_CORR/csum[7]_i_91_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I3_O)        0.360     9.087 r  U_RX/U_SFD_CORR/csum[7]_i_124/O
                         net (fo=1, routed)           0.667     9.754    U_RX/U_SFD_CORR/csum[7]_i_124_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I0_O)        0.356    10.110 r  U_RX/U_SFD_CORR/csum[7]_i_74/O
                         net (fo=2, routed)           1.045    11.155    U_RX/U_SFD_CORR/csum[7]_i_74_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I1_O)        0.356    11.511 r  U_RX/U_SFD_CORR/csum[7]_i_28/O
                         net (fo=2, routed)           0.581    12.092    U_RX/U_SFD_CORR/csum[7]_i_28_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.352    12.444 r  U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.455    12.898    U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I2_O)        0.326    13.224 r  U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.329    13.553    U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124    13.677 r  U_RX/U_SFD_CORR/csum[7]_i_7/O
                         net (fo=1, routed)           0.000    13.677    U_RX/U_SFD_CORR/csum[7]_i_7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.257 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.257    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_5
    SLICE_X3Y87          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.601    15.024    U_RX/U_SFD_CORR/clk
    SLICE_X3Y87          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[6]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.062    15.309    U_RX/U_SFD_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 2.966ns (33.779%)  route 5.815ns (66.221%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.644     5.247    U_RX/U_SFD_CORR/clk
    SLICE_X10Y88         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     5.765 f  U_RX/U_SFD_CORR/shreg_reg[78]/Q
                         net (fo=4, routed)           1.117     6.882    U_RX/U_SFD_CORR/p_0_in[79]
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.006 r  U_RX/U_SFD_CORR/g0_b2__21/O
                         net (fo=3, routed)           0.733     7.740    U_RX/U_SFD_CORR/g0_b2__21_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I1_O)        0.150     7.890 r  U_RX/U_SFD_CORR/csum[7]_i_91/O
                         net (fo=4, routed)           0.838     8.727    U_RX/U_SFD_CORR/csum[7]_i_91_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I3_O)        0.360     9.087 r  U_RX/U_SFD_CORR/csum[7]_i_124/O
                         net (fo=1, routed)           0.667     9.754    U_RX/U_SFD_CORR/csum[7]_i_124_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I0_O)        0.356    10.110 r  U_RX/U_SFD_CORR/csum[7]_i_74/O
                         net (fo=2, routed)           1.045    11.155    U_RX/U_SFD_CORR/csum[7]_i_74_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I1_O)        0.356    11.511 r  U_RX/U_SFD_CORR/csum[7]_i_28/O
                         net (fo=2, routed)           0.581    12.092    U_RX/U_SFD_CORR/csum[7]_i_28_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.352    12.444 r  U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.834    13.277    U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.326    13.603 r  U_RX/U_SFD_CORR/csum[7]_i_8/O
                         net (fo=1, routed)           0.000    13.603    U_RX/U_SFD_CORR/csum[7]_i_8_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.027 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.027    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_6
    SLICE_X3Y87          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.601    15.024    U_RX/U_SFD_CORR/clk
    SLICE_X3Y87          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[5]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.062    15.309    U_RX/U_SFD_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.789ns (32.417%)  route 5.815ns (67.583%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.644     5.247    U_RX/U_SFD_CORR/clk
    SLICE_X10Y88         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     5.765 f  U_RX/U_SFD_CORR/shreg_reg[78]/Q
                         net (fo=4, routed)           1.117     6.882    U_RX/U_SFD_CORR/p_0_in[79]
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.006 r  U_RX/U_SFD_CORR/g0_b2__21/O
                         net (fo=3, routed)           0.733     7.740    U_RX/U_SFD_CORR/g0_b2__21_n_0
    SLICE_X9Y86          LUT3 (Prop_lut3_I1_O)        0.150     7.890 r  U_RX/U_SFD_CORR/csum[7]_i_91/O
                         net (fo=4, routed)           0.838     8.727    U_RX/U_SFD_CORR/csum[7]_i_91_n_0
    SLICE_X9Y88          LUT5 (Prop_lut5_I3_O)        0.360     9.087 r  U_RX/U_SFD_CORR/csum[7]_i_124/O
                         net (fo=1, routed)           0.667     9.754    U_RX/U_SFD_CORR/csum[7]_i_124_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I0_O)        0.356    10.110 r  U_RX/U_SFD_CORR/csum[7]_i_74/O
                         net (fo=2, routed)           1.045    11.155    U_RX/U_SFD_CORR/csum[7]_i_74_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I1_O)        0.356    11.511 r  U_RX/U_SFD_CORR/csum[7]_i_28/O
                         net (fo=2, routed)           0.581    12.092    U_RX/U_SFD_CORR/csum[7]_i_28_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.352    12.444 r  U_RX/U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.834    13.277    U_RX/U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.326    13.603 r  U_RX/U_SFD_CORR/csum[7]_i_8/O
                         net (fo=1, routed)           0.000    13.603    U_RX/U_SFD_CORR/csum[7]_i_8_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.850 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.850    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_7
    SLICE_X3Y87          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.601    15.024    U_RX/U_SFD_CORR/clk
    SLICE_X3Y87          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[4]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.062    15.309    U_RX/U_SFD_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 2.721ns (34.807%)  route 5.096ns (65.193%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.630     5.232    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X14Y105        FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.518     5.750 f  U_RX/U_PREAMBLE_CORR/shreg_reg[74]/Q
                         net (fo=4, routed)           0.813     6.563    U_RX/U_PREAMBLE_CORR/p_0_in[75]
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.124     6.687 r  U_RX/U_PREAMBLE_CORR/g0_b2__14/O
                         net (fo=2, routed)           0.973     7.661    U_RX/U_PREAMBLE_CORR/g0_b2__14_n_0
    SLICE_X14Y100        LUT3 (Prop_lut3_I0_O)        0.150     7.811 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_40/O
                         net (fo=2, routed)           0.723     8.534    U_RX/U_PREAMBLE_CORR/csum[7]_i_40_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I1_O)        0.321     8.855 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_25/O
                         net (fo=2, routed)           0.774     9.629    U_RX/U_PREAMBLE_CORR/csum[3]_i_25_n_0
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.374    10.003 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_23/O
                         net (fo=5, routed)           0.764    10.767    U_RX/U_PREAMBLE_CORR/csum[7]_i_23_n_0
    SLICE_X11Y98         LUT5 (Prop_lut5_I2_O)        0.352    11.119 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.567    11.686    U_RX/U_PREAMBLE_CORR/csum[7]_i_10_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I3_O)        0.332    12.018 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.482    12.500    U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.050 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.050    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_0
    SLICE_X10Y97         FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.528    14.951    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X10Y97         FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[7]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)       -0.150    14.945    U_RX/U_PREAMBLE_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -13.050    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 2.750ns (35.048%)  route 5.096ns (64.952%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.630     5.232    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X14Y105        FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.518     5.750 f  U_RX/U_PREAMBLE_CORR/shreg_reg[74]/Q
                         net (fo=4, routed)           0.813     6.563    U_RX/U_PREAMBLE_CORR/p_0_in[75]
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.124     6.687 r  U_RX/U_PREAMBLE_CORR/g0_b2__14/O
                         net (fo=2, routed)           0.973     7.661    U_RX/U_PREAMBLE_CORR/g0_b2__14_n_0
    SLICE_X14Y100        LUT3 (Prop_lut3_I0_O)        0.150     7.811 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_40/O
                         net (fo=2, routed)           0.723     8.534    U_RX/U_PREAMBLE_CORR/csum[7]_i_40_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I1_O)        0.321     8.855 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_25/O
                         net (fo=2, routed)           0.774     9.629    U_RX/U_PREAMBLE_CORR/csum[3]_i_25_n_0
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.374    10.003 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_23/O
                         net (fo=5, routed)           0.764    10.767    U_RX/U_PREAMBLE_CORR/csum[7]_i_23_n_0
    SLICE_X11Y98         LUT5 (Prop_lut5_I2_O)        0.352    11.119 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.567    11.686    U_RX/U_PREAMBLE_CORR/csum[7]_i_10_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I3_O)        0.332    12.018 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.482    12.500    U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.079 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.079    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_5
    SLICE_X10Y97         FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.528    14.951    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X10Y97         FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[6]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.109    15.204    U_RX/U_PREAMBLE_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[136]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 2.044ns (25.949%)  route 5.833ns (74.051%))
  Logic Levels:           8  (CARRY4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.638     5.241    U_RX/U_SFD_CORR/clk
    SLICE_X9Y83          FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.456     5.697 f  U_RX/U_SFD_CORR/shreg_reg[136]/Q
                         net (fo=4, routed)           1.053     6.750    U_RX/U_SFD_CORR/p_0_in[137]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.124     6.874 r  U_RX/U_SFD_CORR/g0_b2__28/O
                         net (fo=4, routed)           1.346     8.220    U_RX/U_SFD_CORR/g0_b2__28_n_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     8.344 r  U_RX/U_SFD_CORR/csum[3]_i_74/O
                         net (fo=1, routed)           1.009     9.353    U_RX/U_SFD_CORR/csum[3]_i_74_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.477 r  U_RX/U_SFD_CORR/csum[3]_i_43/O
                         net (fo=2, routed)           0.667    10.144    U_RX/U_SFD_CORR/csum[3]_i_43_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I4_O)        0.152    10.296 r  U_RX/U_SFD_CORR/csum[7]_i_21/O
                         net (fo=2, routed)           0.658    10.954    U_RX/U_SFD_CORR/csum[7]_i_21_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I0_O)        0.332    11.286 r  U_RX/U_SFD_CORR/csum[7]_i_34/O
                         net (fo=2, routed)           0.639    11.925    U_RX/U_SFD_CORR/csum[7]_i_34_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.152    12.077 r  U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.461    12.538    U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.332    12.870 r  U_RX/U_SFD_CORR/csum[3]_i_6/O
                         net (fo=1, routed)           0.000    12.870    U_RX/U_SFD_CORR/csum[3]_i_6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.118 r  U_RX/U_SFD_CORR/csum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.118    U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_4
    SLICE_X3Y86          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.600    15.023    U_RX/U_SFD_CORR/clk
    SLICE_X3Y86          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[3]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.062    15.308    U_RX/U_SFD_CORR/csum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 2.593ns (33.722%)  route 5.096ns (66.278%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.630     5.232    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X14Y105        FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.518     5.750 f  U_RX/U_PREAMBLE_CORR/shreg_reg[74]/Q
                         net (fo=4, routed)           0.813     6.563    U_RX/U_PREAMBLE_CORR/p_0_in[75]
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.124     6.687 r  U_RX/U_PREAMBLE_CORR/g0_b2__14/O
                         net (fo=2, routed)           0.973     7.661    U_RX/U_PREAMBLE_CORR/g0_b2__14_n_0
    SLICE_X14Y100        LUT3 (Prop_lut3_I0_O)        0.150     7.811 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_40/O
                         net (fo=2, routed)           0.723     8.534    U_RX/U_PREAMBLE_CORR/csum[7]_i_40_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I1_O)        0.321     8.855 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_25/O
                         net (fo=2, routed)           0.774     9.629    U_RX/U_PREAMBLE_CORR/csum[3]_i_25_n_0
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.374    10.003 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_23/O
                         net (fo=5, routed)           0.764    10.767    U_RX/U_PREAMBLE_CORR/csum[7]_i_23_n_0
    SLICE_X11Y98         LUT5 (Prop_lut5_I2_O)        0.352    11.119 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.567    11.686    U_RX/U_PREAMBLE_CORR/csum[7]_i_10_n_0
    SLICE_X10Y98         LUT4 (Prop_lut4_I3_O)        0.332    12.018 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.482    12.500    U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    12.922 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.922    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_6
    SLICE_X10Y97         FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.528    14.951    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X10Y97         FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[5]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.109    15.204    U_RX/U_PREAMBLE_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 2.423ns (33.085%)  route 4.901ns (66.915%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.630     5.232    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X14Y105        FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.518     5.750 f  U_RX/U_PREAMBLE_CORR/shreg_reg[74]/Q
                         net (fo=4, routed)           0.813     6.563    U_RX/U_PREAMBLE_CORR/p_0_in[75]
    SLICE_X14Y105        LUT6 (Prop_lut6_I3_O)        0.124     6.687 r  U_RX/U_PREAMBLE_CORR/g0_b2__14/O
                         net (fo=2, routed)           0.973     7.661    U_RX/U_PREAMBLE_CORR/g0_b2__14_n_0
    SLICE_X14Y100        LUT3 (Prop_lut3_I0_O)        0.150     7.811 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_40/O
                         net (fo=2, routed)           0.723     8.534    U_RX/U_PREAMBLE_CORR/csum[7]_i_40_n_0
    SLICE_X14Y96         LUT5 (Prop_lut5_I1_O)        0.321     8.855 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_25/O
                         net (fo=2, routed)           0.774     9.629    U_RX/U_PREAMBLE_CORR/csum[3]_i_25_n_0
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.374    10.003 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_23/O
                         net (fo=5, routed)           0.764    10.767    U_RX/U_PREAMBLE_CORR/csum[7]_i_23_n_0
    SLICE_X11Y98         LUT5 (Prop_lut5_I2_O)        0.352    11.119 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.853    11.972    U_RX/U_PREAMBLE_CORR/csum[7]_i_10_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I0_O)        0.332    12.304 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_6/O
                         net (fo=1, routed)           0.000    12.304    U_RX/U_PREAMBLE_CORR/csum[7]_i_6_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.556 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.556    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_7
    SLICE_X10Y97         FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         1.528    14.951    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X10Y97         FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[4]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.109    15.204    U_RX/U_PREAMBLE_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -12.556    
  -------------------------------------------------------------------
                         slack                                  2.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/shreg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.480%)  route 0.241ns (59.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.576     1.495    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X14Y99         FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  U_RX/U_PREAMBLE_CORR/shreg_reg[65]/Q
                         net (fo=4, routed)           0.241     1.900    U_RX/U_PREAMBLE_CORR/p_0_in[66]
    SLICE_X14Y100        FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.841     2.006    U_RX/U_PREAMBLE_CORR/clk
    SLICE_X14Y100        FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[66]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.059     1.819    U_RX/U_PREAMBLE_CORR/shreg_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_RX/U_DATA/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_384_447_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.205%)  route 0.151ns (51.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.596     1.515    U_RX/U_DATA/clk
    SLICE_X5Y107         FDRE                                         r  U_RX/U_DATA/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_RX/U_DATA/data_reg[0]/Q
                         net (fo=17, routed)          0.151     1.808    U_FIFO/mem_reg_384_447_0_2/DIA
    SLICE_X2Y108         RAMD64E                                      r  U_FIFO/mem_reg_384_447_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.870     2.035    U_FIFO/mem_reg_384_447_0_2/WCLK
    SLICE_X2Y108         RAMD64E                                      r  U_FIFO/mem_reg_384_447_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y108         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.702    U_FIFO/mem_reg_384_447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_RX/U_DATA/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_384_447_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.216%)  route 0.151ns (51.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.596     1.515    U_RX/U_DATA/clk
    SLICE_X5Y107         FDRE                                         r  U_RX/U_DATA/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_RX/U_DATA/data_reg[1]/Q
                         net (fo=17, routed)          0.151     1.808    U_FIFO/mem_reg_384_447_0_2/DIB
    SLICE_X2Y108         RAMD64E                                      r  U_FIFO/mem_reg_384_447_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.870     2.035    U_FIFO/mem_reg_384_447_0_2/WCLK
    SLICE_X2Y108         RAMD64E                                      r  U_FIFO/mem_reg_384_447_0_2/RAMB/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y108         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.701    U_FIFO/mem_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_448_511_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.392%)  route 0.323ns (69.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.598     1.517    U_FIFO/clk
    SLICE_X5Y101         FDCE                                         r  U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.323     1.981    U_FIFO/mem_reg_448_511_6_6/A0
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_448_511_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.872     2.037    U_FIFO/mem_reg_448_511_6_6/WCLK
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_448_511_6_6/DP/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.867    U_FIFO/mem_reg_448_511_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_448_511_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.392%)  route 0.323ns (69.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.598     1.517    U_FIFO/clk
    SLICE_X5Y101         FDCE                                         r  U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.323     1.981    U_FIFO/mem_reg_448_511_6_6/A0
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_448_511_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.872     2.037    U_FIFO/mem_reg_448_511_6_6/WCLK
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_448_511_6_6/SP/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.867    U_FIFO/mem_reg_448_511_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_448_511_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.392%)  route 0.323ns (69.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.598     1.517    U_FIFO/clk
    SLICE_X5Y101         FDCE                                         r  U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.323     1.981    U_FIFO/mem_reg_448_511_7_7/A0
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_448_511_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.872     2.037    U_FIFO/mem_reg_448_511_7_7/WCLK
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_448_511_7_7/DP/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.867    U_FIFO/mem_reg_448_511_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_448_511_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.392%)  route 0.323ns (69.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.598     1.517    U_FIFO/clk
    SLICE_X5Y101         FDCE                                         r  U_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[0]/Q
                         net (fo=266, routed)         0.323     1.981    U_FIFO/mem_reg_448_511_7_7/A0
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_448_511_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.872     2.037    U_FIFO/mem_reg_448_511_7_7/WCLK
    SLICE_X2Y100         RAMD64E                                      r  U_FIFO/mem_reg_448_511_7_7/SP/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.867    U_FIFO/mem_reg_448_511_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_RX/U_DATA/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_320_383_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.943%)  route 0.136ns (49.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.596     1.515    U_RX/U_DATA/clk
    SLICE_X4Y107         FDRE                                         r  U_RX/U_DATA/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_RX/U_DATA/data_reg[5]/Q
                         net (fo=17, routed)          0.136     1.792    U_FIFO/mem_reg_320_383_3_5/DIC
    SLICE_X6Y107         RAMD64E                                      r  U_FIFO/mem_reg_320_383_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.866     2.032    U_FIFO/mem_reg_320_383_3_5/WCLK
    SLICE_X6Y107         RAMD64E                                      r  U_FIFO/mem_reg_320_383_3_5/RAMC/CLK
                         clock pessimism             -0.500     1.531    
    SLICE_X6Y107         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.675    U_FIFO/mem_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_RX/U_DATA/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_320_383_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.461%)  route 0.162ns (53.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.596     1.515    U_RX/U_DATA/clk
    SLICE_X5Y107         FDRE                                         r  U_RX/U_DATA/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_RX/U_DATA/data_reg[1]/Q
                         net (fo=17, routed)          0.162     1.819    U_FIFO/mem_reg_320_383_0_2/DIB
    SLICE_X2Y107         RAMD64E                                      r  U_FIFO/mem_reg_320_383_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.870     2.035    U_FIFO/mem_reg_320_383_0_2/WCLK
    SLICE_X2Y107         RAMD64E                                      r  U_FIFO/mem_reg_320_383_0_2/RAMB/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y107         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.701    U_FIFO/mem_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_896_959_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.809%)  route 0.167ns (54.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.598     1.517    U_FIFO/clk
    SLICE_X4Y102         FDCE                                         r  U_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_FIFO/wp_reg[5]/Q
                         net (fo=262, routed)         0.167     1.825    U_FIFO/mem_reg_896_959_3_5/ADDRD5
    SLICE_X6Y102         RAMD64E                                      r  U_FIFO/mem_reg_896_959_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=979, routed)         0.868     2.034    U_FIFO/mem_reg_896_959_3_5/WCLK
    SLICE_X6Y102         RAMD64E                                      r  U_FIFO/mem_reg_896_959_3_5/RAMA/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y102         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.703    U_FIFO/mem_reg_896_959_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y95     U_MXTEST/wait_count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y95     U_MXTEST/wait_count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y95     U_MXTEST/wait_count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y96     U_MXTEST/wait_count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y96     U_MXTEST/wait_count_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y96     U_MXTEST/wait_count_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y96     U_MXTEST/wait_count_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y92     U_MXTEST/wait_count_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y97     U_MXTEST/wait_count_reg[20]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y106   U_FIFO/mem_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    U_FIFO/mem_reg_384_447_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    U_FIFO/mem_reg_384_447_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    U_FIFO/mem_reg_384_447_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    U_FIFO/mem_reg_384_447_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y108    U_FIFO/mem_reg_384_447_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y101    U_FIFO/mem_reg_128_191_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y106    U_FIFO/mem_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y106   U_FIFO/mem_reg_192_255_3_5/RAMA/CLK



