<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="arriagx" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="X_ON_VIOLATION" TYPE="STRING" VALUE="on|off" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="arriagx_lcell_ff" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="adatasdata" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="aload" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk" TYPE="INPUT" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="datain" TYPE="INPUT" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="ena" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="regout" TYPE="OUTPUT" />
		<PORT NAME="sclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="sload" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
