
IO_Tile_2_33

 (4 0)  (88 528)  (88 528)  routing T_2_33.span12_vert_0 <X> T_2_33.lc_trk_g0_0
 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (4 1)  (88 529)  (88 529)  routing T_2_33.span12_vert_0 <X> T_2_33.lc_trk_g0_0
 (5 1)  (89 529)  (89 529)  routing T_2_33.span12_vert_0 <X> T_2_33.lc_trk_g0_0
 (7 1)  (91 529)  (91 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 1)  (142 529)  (142 529)  routing T_3_33.span4_horz_r_0 <X> T_3_33.lc_trk_g0_0
 (5 1)  (143 529)  (143 529)  routing T_3_33.span4_horz_r_0 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (6 4)  (144 532)  (144 532)  routing T_3_33.span4_vert_13 <X> T_3_33.lc_trk_g0_5
 (7 4)  (145 532)  (145 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_13 lc_trk_g0_5
 (8 4)  (146 532)  (146 532)  routing T_3_33.span4_vert_13 <X> T_3_33.lc_trk_g0_5
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (8 5)  (146 533)  (146 533)  routing T_3_33.span4_vert_13 <X> T_3_33.lc_trk_g0_5
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_5 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 7)  (252 534)  (252 534)  routing T_5_33.span12_vert_14 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6


IO_Tile_7_33

 (11 0)  (375 528)  (375 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12
 (12 0)  (376 528)  (376 528)  routing T_7_33.span4_vert_1 <X> T_7_33.span4_horz_l_12


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (0 8)  (677 536)  (677 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (16 8)  (658 536)  (658 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (659 537)  (659 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (1 8)  (733 536)  (733 536)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (16 9)  (712 537)  (712 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (713 537)  (713 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (4 0)  (832 528)  (832 528)  routing T_16_33.span4_horz_r_8 <X> T_16_33.lc_trk_g0_0
 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (5 1)  (833 529)  (833 529)  routing T_16_33.span4_horz_r_8 <X> T_16_33.lc_trk_g0_0
 (7 1)  (835 529)  (835 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_gbuf/in
 (12 10)  (850 539)  (850 539)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (4 11)  (832 538)  (832 538)  routing T_16_33.span4_horz_r_2 <X> T_16_33.lc_trk_g1_2
 (5 11)  (833 538)  (833 538)  routing T_16_33.span4_horz_r_2 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (832 541)  (832 541)  routing T_16_33.span4_horz_r_4 <X> T_16_33.lc_trk_g1_4
 (5 13)  (833 541)  (833 541)  routing T_16_33.span4_horz_r_4 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (879 531)  (879 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (897 530)  (897 530)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (10 4)  (906 532)  (906 532)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (907 532)  (907 532)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_3 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_3 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (6 10)  (892 539)  (892 539)  routing T_17_33.span4_vert_11 <X> T_17_33.lc_trk_g1_3
 (7 10)  (893 539)  (893 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (894 539)  (894 539)  routing T_17_33.span4_vert_11 <X> T_17_33.lc_trk_g1_3
 (8 11)  (894 538)  (894 538)  routing T_17_33.span4_vert_11 <X> T_17_33.lc_trk_g1_3
 (4 12)  (890 540)  (890 540)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g1_4
 (5 13)  (891 541)  (891 541)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g1_4
 (7 13)  (893 541)  (893 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4


IO_Tile_18_33

 (11 0)  (961 528)  (961 528)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_l_12
 (12 0)  (962 528)  (962 528)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_l_12
 (13 1)  (963 529)  (963 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0
 (14 1)  (964 529)  (964 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0


IO_Tile_19_33

 (11 0)  (1015 528)  (1015 528)  routing T_19_33.span4_vert_1 <X> T_19_33.span4_horz_l_12
 (12 0)  (1016 528)  (1016 528)  routing T_19_33.span4_vert_1 <X> T_19_33.span4_horz_l_12


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (5 0)  (1053 528)  (1053 528)  routing T_20_33.span4_horz_r_1 <X> T_20_33.lc_trk_g0_1
 (7 0)  (1055 528)  (1055 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (8 1)  (1056 529)  (1056 529)  routing T_20_33.span4_horz_r_1 <X> T_20_33.lc_trk_g0_1
 (11 6)  (1069 535)  (1069 535)  routing T_20_33.span4_vert_13 <X> T_20_33.span4_horz_l_14
 (12 6)  (1070 535)  (1070 535)  routing T_20_33.span4_vert_13 <X> T_20_33.span4_horz_l_14
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (14 0)  (1180 528)  (1180 528)  routing T_22_33.span4_horz_l_12 <X> T_22_33.span4_vert_1
 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (14 1)  (1180 529)  (1180 529)  routing T_22_33.span4_horz_l_12 <X> T_22_33.span4_horz_r_0
 (5 4)  (1161 532)  (1161 532)  routing T_22_33.span4_vert_29 <X> T_22_33.lc_trk_g0_5
 (6 4)  (1162 532)  (1162 532)  routing T_22_33.span4_vert_29 <X> T_22_33.lc_trk_g0_5
 (7 4)  (1163 532)  (1163 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (8 5)  (1164 533)  (1164 533)  routing T_22_33.span4_vert_29 <X> T_22_33.lc_trk_g0_5
 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (6 8)  (1162 536)  (1162 536)  routing T_22_33.span4_vert_1 <X> T_22_33.lc_trk_g1_1
 (7 8)  (1163 536)  (1163 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (1164 536)  (1164 536)  routing T_22_33.span4_vert_1 <X> T_22_33.lc_trk_g1_1
 (16 8)  (1148 536)  (1148 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (11 10)  (1177 539)  (1177 539)  routing T_22_33.lc_trk_g1_1 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1179 539)  (1179 539)  routing T_22_33.lc_trk_g0_5 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (0 11)  (1167 538)  (1167 538)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (13 1)  (1287 529)  (1287 529)  routing T_24_33.span4_vert_25 <X> T_24_33.span4_horz_r_0
 (11 2)  (1285 531)  (1285 531)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_l_13
 (12 2)  (1286 531)  (1286 531)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_l_13


IO_Tile_25_33

 (13 0)  (1341 528)  (1341 528)  routing T_25_33.span4_horz_r_0 <X> T_25_33.span4_vert_1
 (14 0)  (1342 528)  (1342 528)  routing T_25_33.span4_horz_r_0 <X> T_25_33.span4_vert_1
 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (10 4)  (1338 532)  (1338 532)  routing T_25_33.lc_trk_g1_4 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1339 532)  (1339 532)  routing T_25_33.lc_trk_g1_4 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_4 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (4 5)  (1322 533)  (1322 533)  routing T_25_33.span4_horz_r_4 <X> T_25_33.lc_trk_g0_4
 (5 5)  (1323 533)  (1323 533)  routing T_25_33.span4_horz_r_4 <X> T_25_33.lc_trk_g0_4
 (7 5)  (1325 533)  (1325 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (4 12)  (1322 540)  (1322 540)  routing T_25_33.span4_horz_r_12 <X> T_25_33.lc_trk_g1_4
 (5 13)  (1323 541)  (1323 541)  routing T_25_33.span4_horz_r_12 <X> T_25_33.lc_trk_g1_4
 (7 13)  (1325 541)  (1325 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4


IO_Tile_26_33

 (5 0)  (1365 528)  (1365 528)  routing T_26_33.span4_vert_25 <X> T_26_33.lc_trk_g0_1
 (6 0)  (1366 528)  (1366 528)  routing T_26_33.span4_vert_25 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (8 1)  (1368 529)  (1368 529)  routing T_26_33.span4_vert_25 <X> T_26_33.lc_trk_g0_1
 (11 1)  (1381 529)  (1381 529)  routing T_26_33.span4_horz_l_12 <X> T_26_33.span4_vert_25
 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (4 3)  (1364 530)  (1364 530)  routing T_26_33.span12_vert_18 <X> T_26_33.lc_trk_g0_2
 (6 3)  (1366 530)  (1366 530)  routing T_26_33.span12_vert_18 <X> T_26_33.lc_trk_g0_2
 (7 3)  (1367 530)  (1367 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g0_2 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (17 1)  (1407 529)  (1407 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (1 2)  (1427 531)  (1427 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (13 6)  (1437 535)  (1437 535)  routing T_27_33.span4_horz_r_2 <X> T_27_33.span4_vert_13
 (14 6)  (1438 535)  (1438 535)  routing T_27_33.span4_horz_r_2 <X> T_27_33.span4_vert_13
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (16 9)  (1514 537)  (1514 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 10)  (1535 539)  (1535 539)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_10
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 4)  (1581 532)  (1581 532)  routing T_30_33.span4_vert_21 <X> T_30_33.lc_trk_g0_5
 (6 4)  (1582 532)  (1582 532)  routing T_30_33.span4_vert_21 <X> T_30_33.lc_trk_g0_5
 (7 4)  (1583 532)  (1583 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (6 7)  (1582 534)  (1582 534)  routing T_30_33.span12_vert_14 <X> T_30_33.lc_trk_g0_6
 (7 7)  (1583 534)  (1583 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g0_6 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_5 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g0_6 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


LogicTile_17_32

 (3 0)  (877 512)  (877 512)  routing T_17_32.sp12_h_r_0 <X> T_17_32.sp12_v_b_0
 (3 1)  (877 513)  (877 513)  routing T_17_32.sp12_h_r_0 <X> T_17_32.sp12_v_b_0
 (11 8)  (885 520)  (885 520)  routing T_17_32.sp4_v_t_40 <X> T_17_32.sp4_v_b_8
 (12 9)  (886 521)  (886 521)  routing T_17_32.sp4_v_t_40 <X> T_17_32.sp4_v_b_8
 (3 12)  (877 524)  (877 524)  routing T_17_32.sp12_v_b_1 <X> T_17_32.sp12_h_r_1
 (3 13)  (877 525)  (877 525)  routing T_17_32.sp12_v_b_1 <X> T_17_32.sp12_h_r_1


LogicTile_22_32

 (11 4)  (1155 516)  (1155 516)  routing T_22_32.sp4_v_t_44 <X> T_22_32.sp4_v_b_5
 (13 4)  (1157 516)  (1157 516)  routing T_22_32.sp4_v_t_44 <X> T_22_32.sp4_v_b_5


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 512)  (1322 512)  routing T_25_32.sp12_h_r_17 <X> T_25_32.lc_trk_g0_1
 (17 0)  (1323 512)  (1323 512)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_17 lc_trk_g0_1
 (25 0)  (1331 512)  (1331 512)  routing T_25_32.sp4_v_b_2 <X> T_25_32.lc_trk_g0_2
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (14 1)  (1320 513)  (1320 513)  routing T_25_32.sp4_r_v_b_35 <X> T_25_32.lc_trk_g0_0
 (17 1)  (1323 513)  (1323 513)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1324 513)  (1324 513)  routing T_25_32.sp12_h_r_17 <X> T_25_32.lc_trk_g0_1
 (22 1)  (1328 513)  (1328 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 513)  (1329 513)  routing T_25_32.sp4_v_b_2 <X> T_25_32.lc_trk_g0_2
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (1 2)  (1307 514)  (1307 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (1333 515)  (1333 515)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input0_1
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (1 4)  (1307 516)  (1307 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (17 4)  (1323 516)  (1323 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (1328 516)  (1328 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (1 5)  (1307 517)  (1307 517)  routing T_25_32.lc_trk_g0_2 <X> T_25_32.wire_bram/ram/WCLKE
 (18 5)  (1324 517)  (1324 517)  routing T_25_32.sp4_r_v_b_25 <X> T_25_32.lc_trk_g1_1
 (27 5)  (1333 517)  (1333 517)  routing T_25_32.lc_trk_g1_1 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g2_1 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (16 8)  (1322 520)  (1322 520)  routing T_25_32.sp4_v_b_33 <X> T_25_32.lc_trk_g2_1
 (17 8)  (1323 520)  (1323 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 520)  (1324 520)  routing T_25_32.sp4_v_b_33 <X> T_25_32.lc_trk_g2_1
 (26 8)  (1332 520)  (1332 520)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_4
 (27 8)  (1333 520)  (1333 520)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.wire_bram/ram/WDATA_3
 (28 8)  (1334 520)  (1334 520)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 520)  (1336 520)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.wire_bram/ram/WDATA_3
 (18 9)  (1324 521)  (1324 521)  routing T_25_32.sp4_v_b_33 <X> T_25_32.lc_trk_g2_1
 (26 9)  (1332 521)  (1332 521)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_4
 (28 9)  (1334 521)  (1334 521)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (38 9)  (1344 521)  (1344 521)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (15 10)  (1321 522)  (1321 522)  routing T_25_32.sp12_v_b_5 <X> T_25_32.lc_trk_g2_5
 (17 10)  (1323 522)  (1323 522)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (1324 522)  (1324 522)  routing T_25_32.sp12_v_b_5 <X> T_25_32.lc_trk_g2_5
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1331 522)  (1331 522)  routing T_25_32.sp4_v_b_30 <X> T_25_32.lc_trk_g2_6
 (18 11)  (1324 523)  (1324 523)  routing T_25_32.sp12_v_b_5 <X> T_25_32.lc_trk_g2_5
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1329 523)  (1329 523)  routing T_25_32.sp4_v_b_30 <X> T_25_32.lc_trk_g2_6
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 523)  (1339 523)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input2_5
 (34 11)  (1340 523)  (1340 523)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input2_5
 (35 11)  (1341 523)  (1341 523)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input2_5
 (21 12)  (1327 524)  (1327 524)  routing T_25_32.sp4_v_t_14 <X> T_25_32.lc_trk_g3_3
 (22 12)  (1328 524)  (1328 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 524)  (1329 524)  routing T_25_32.sp4_v_t_14 <X> T_25_32.lc_trk_g3_3
 (17 13)  (1323 525)  (1323 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1328 525)  (1328 525)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1329 525)  (1329 525)  routing T_25_32.sp12_v_t_9 <X> T_25_32.lc_trk_g3_2
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_6
 (27 13)  (1333 525)  (1333 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_6
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input2_6
 (35 13)  (1341 525)  (1341 525)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (14 14)  (1320 526)  (1320 526)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g3_4
 (17 14)  (1323 526)  (1323 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_7
 (35 14)  (1341 526)  (1341 526)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7
 (0 15)  (1306 527)  (1306 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (16 15)  (1322 527)  (1322 527)  routing T_25_32.sp4_v_b_28 <X> T_25_32.lc_trk_g3_4
 (17 15)  (1323 527)  (1323 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_7


LogicTile_26_32

 (19 2)  (1367 514)  (1367 514)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 5)  (1367 517)  (1367 517)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_13_31

 (3 0)  (657 496)  (657 496)  routing T_13_31.sp12_v_t_23 <X> T_13_31.sp12_v_b_0


LogicTile_14_31

 (9 5)  (717 501)  (717 501)  routing T_14_31.sp4_v_t_41 <X> T_14_31.sp4_v_b_4


LogicTile_15_31

 (3 4)  (765 500)  (765 500)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0


LogicTile_22_31

 (3 0)  (1147 496)  (1147 496)  routing T_22_31.sp12_v_t_23 <X> T_22_31.sp12_v_b_0
 (13 6)  (1157 502)  (1157 502)  routing T_22_31.sp4_h_r_5 <X> T_22_31.sp4_v_t_40
 (12 7)  (1156 503)  (1156 503)  routing T_22_31.sp4_h_r_5 <X> T_22_31.sp4_v_t_40


LogicTile_24_31

 (9 3)  (1261 499)  (1261 499)  routing T_24_31.sp4_v_b_1 <X> T_24_31.sp4_v_t_36
 (12 8)  (1264 504)  (1264 504)  routing T_24_31.sp4_v_b_8 <X> T_24_31.sp4_h_r_8
 (11 9)  (1263 505)  (1263 505)  routing T_24_31.sp4_v_b_8 <X> T_24_31.sp4_h_r_8


RAM_Tile_25_31

 (3 0)  (1309 496)  (1309 496)  routing T_25_31.sp12_h_r_0 <X> T_25_31.sp12_v_b_0
 (21 0)  (1327 496)  (1327 496)  routing T_25_31.sp4_v_b_11 <X> T_25_31.lc_trk_g0_3
 (22 0)  (1328 496)  (1328 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1329 496)  (1329 496)  routing T_25_31.sp4_v_b_11 <X> T_25_31.lc_trk_g0_3
 (3 1)  (1309 497)  (1309 497)  routing T_25_31.sp12_h_r_0 <X> T_25_31.sp12_v_b_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 497)  (1327 497)  routing T_25_31.sp4_v_b_11 <X> T_25_31.lc_trk_g0_3
 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g2_2 <X> T_25_31.input0_0
 (28 1)  (1334 497)  (1334 497)  routing T_25_31.lc_trk_g2_2 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (1 2)  (1307 498)  (1307 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (1320 499)  (1320 499)  routing T_25_31.sp12_h_r_20 <X> T_25_31.lc_trk_g0_4
 (16 3)  (1322 499)  (1322 499)  routing T_25_31.sp12_h_r_20 <X> T_25_31.lc_trk_g0_4
 (17 3)  (1323 499)  (1323 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (1332 499)  (1332 499)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input0_1
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (14 4)  (1320 500)  (1320 500)  routing T_25_31.sp4_v_b_0 <X> T_25_31.lc_trk_g1_0
 (15 4)  (1321 500)  (1321 500)  routing T_25_31.sp4_v_t_4 <X> T_25_31.lc_trk_g1_1
 (16 4)  (1322 500)  (1322 500)  routing T_25_31.sp4_v_t_4 <X> T_25_31.lc_trk_g1_1
 (17 4)  (1323 500)  (1323 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_t_4 lc_trk_g1_1
 (16 5)  (1322 501)  (1322 501)  routing T_25_31.sp4_v_b_0 <X> T_25_31.lc_trk_g1_0
 (17 5)  (1323 501)  (1323 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (1328 501)  (1328 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (1329 501)  (1329 501)  routing T_25_31.sp4_v_t_7 <X> T_25_31.lc_trk_g1_2
 (24 5)  (1330 501)  (1330 501)  routing T_25_31.sp4_v_t_7 <X> T_25_31.lc_trk_g1_2
 (27 5)  (1333 501)  (1333 501)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.input0_2
 (28 5)  (1334 501)  (1334 501)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (15 6)  (1321 502)  (1321 502)  routing T_25_31.sp4_h_r_21 <X> T_25_31.lc_trk_g1_5
 (16 6)  (1322 502)  (1322 502)  routing T_25_31.sp4_h_r_21 <X> T_25_31.lc_trk_g1_5
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1324 502)  (1324 502)  routing T_25_31.sp4_h_r_21 <X> T_25_31.lc_trk_g1_5
 (18 7)  (1324 503)  (1324 503)  routing T_25_31.sp4_h_r_21 <X> T_25_31.lc_trk_g1_5
 (22 7)  (1328 503)  (1328 503)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 503)  (1331 503)  routing T_25_31.sp4_r_v_b_30 <X> T_25_31.lc_trk_g1_6
 (26 7)  (1332 503)  (1332 503)  routing T_25_31.lc_trk_g0_3 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (21 8)  (1327 504)  (1327 504)  routing T_25_31.sp4_v_b_27 <X> T_25_31.lc_trk_g2_3
 (22 8)  (1328 504)  (1328 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 504)  (1329 504)  routing T_25_31.sp4_v_b_27 <X> T_25_31.lc_trk_g2_3
 (28 8)  (1334 504)  (1334 504)  routing T_25_31.lc_trk_g2_3 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (37 8)  (1343 504)  (1343 504)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (22 9)  (1328 505)  (1328 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (1333 505)  (1333 505)  routing T_25_31.lc_trk_g1_1 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (30 9)  (1336 505)  (1336 505)  routing T_25_31.lc_trk_g2_3 <X> T_25_31.wire_bram/ram/WDATA_11
 (35 10)  (1341 506)  (1341 506)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input2_5
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g1_0 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (1340 507)  (1340 507)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input2_5
 (35 11)  (1341 507)  (1341 507)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input2_5
 (17 12)  (1323 508)  (1323 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (35 12)  (1341 508)  (1341 508)  routing T_25_31.lc_trk_g0_4 <X> T_25_31.input2_6
 (16 13)  (1322 509)  (1322 509)  routing T_25_31.sp12_v_t_7 <X> T_25_31.lc_trk_g3_0
 (17 13)  (1323 509)  (1323 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (26 13)  (1332 509)  (1332 509)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (27 13)  (1333 509)  (1333 509)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (28 13)  (1334 509)  (1334 509)  routing T_25_31.lc_trk_g3_7 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (22 14)  (1328 510)  (1328 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1331 510)  (1331 510)  routing T_25_31.sp4_v_t_19 <X> T_25_31.lc_trk_g3_6
 (26 14)  (1332 510)  (1332 510)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_7
 (0 15)  (1306 511)  (1306 511)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.wire_bram/ram/RE
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.wire_bram/ram/RE
 (22 15)  (1328 511)  (1328 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 511)  (1329 511)  routing T_25_31.sp4_v_t_19 <X> T_25_31.lc_trk_g3_6
 (26 15)  (1332 511)  (1332 511)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_7
 (27 15)  (1333 511)  (1333 511)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_7
 (28 15)  (1334 511)  (1334 511)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (1339 511)  (1339 511)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input2_7
 (34 15)  (1340 511)  (1340 511)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input2_7


LogicTile_26_31

 (13 7)  (1361 503)  (1361 503)  routing T_26_31.sp4_v_b_0 <X> T_26_31.sp4_h_l_40


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (4 7)  (13 487)  (13 487)  routing T_0_30.span4_vert_b_6 <X> T_0_30.lc_trk_g0_6
 (5 7)  (12 487)  (12 487)  routing T_0_30.span4_vert_b_6 <X> T_0_30.lc_trk_g0_6
 (7 7)  (10 487)  (10 487)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6


LogicTile_3_30

 (4 2)  (130 482)  (130 482)  routing T_3_30.sp4_h_r_6 <X> T_3_30.sp4_v_t_37
 (6 2)  (132 482)  (132 482)  routing T_3_30.sp4_h_r_6 <X> T_3_30.sp4_v_t_37
 (5 3)  (131 483)  (131 483)  routing T_3_30.sp4_h_r_6 <X> T_3_30.sp4_v_t_37


LogicTile_7_30

 (4 11)  (346 491)  (346 491)  routing T_7_30.sp4_v_b_1 <X> T_7_30.sp4_h_l_43


RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (26 1)  (422 481)  (422 481)  routing T_8_30.lc_trk_g3_3 <X> T_8_30.input0_0
 (27 1)  (423 481)  (423 481)  routing T_8_30.lc_trk_g3_3 <X> T_8_30.input0_0
 (28 1)  (424 481)  (424 481)  routing T_8_30.lc_trk_g3_3 <X> T_8_30.input0_0
 (29 1)  (425 481)  (425 481)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (1 2)  (397 482)  (397 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 482)  (411 482)  routing T_8_30.sp4_h_l_8 <X> T_8_30.lc_trk_g0_5
 (16 2)  (412 482)  (412 482)  routing T_8_30.sp4_h_l_8 <X> T_8_30.lc_trk_g0_5
 (17 2)  (413 482)  (413 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_8 lc_trk_g0_5
 (18 2)  (414 482)  (414 482)  routing T_8_30.sp4_h_l_8 <X> T_8_30.lc_trk_g0_5
 (21 2)  (417 482)  (417 482)  routing T_8_30.sp4_h_l_2 <X> T_8_30.lc_trk_g0_7
 (22 2)  (418 482)  (418 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (419 482)  (419 482)  routing T_8_30.sp4_h_l_2 <X> T_8_30.lc_trk_g0_7
 (24 2)  (420 482)  (420 482)  routing T_8_30.sp4_h_l_2 <X> T_8_30.lc_trk_g0_7
 (25 2)  (421 482)  (421 482)  routing T_8_30.sp4_h_r_22 <X> T_8_30.lc_trk_g0_6
 (26 2)  (422 482)  (422 482)  routing T_8_30.lc_trk_g0_5 <X> T_8_30.input0_1
 (18 3)  (414 483)  (414 483)  routing T_8_30.sp4_h_l_8 <X> T_8_30.lc_trk_g0_5
 (22 3)  (418 483)  (418 483)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (419 483)  (419 483)  routing T_8_30.sp4_h_r_22 <X> T_8_30.lc_trk_g0_6
 (24 3)  (420 483)  (420 483)  routing T_8_30.sp4_h_r_22 <X> T_8_30.lc_trk_g0_6
 (25 3)  (421 483)  (421 483)  routing T_8_30.sp4_h_r_22 <X> T_8_30.lc_trk_g0_6
 (29 3)  (425 483)  (425 483)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_5 input0_1
 (1 4)  (397 484)  (397 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (22 4)  (418 484)  (418 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (419 484)  (419 484)  routing T_8_30.sp4_v_b_19 <X> T_8_30.lc_trk_g1_3
 (24 4)  (420 484)  (420 484)  routing T_8_30.sp4_v_b_19 <X> T_8_30.lc_trk_g1_3
 (26 4)  (422 484)  (422 484)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.input0_2
 (27 4)  (423 484)  (423 484)  routing T_8_30.lc_trk_g1_4 <X> T_8_30.wire_bram/ram/WDATA_5
 (29 4)  (425 484)  (425 484)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_5
 (30 4)  (426 484)  (426 484)  routing T_8_30.lc_trk_g1_4 <X> T_8_30.wire_bram/ram/WDATA_5
 (0 5)  (396 485)  (396 485)  routing T_8_30.lc_trk_g1_3 <X> T_8_30.wire_bram/ram/WCLKE
 (1 5)  (397 485)  (397 485)  routing T_8_30.lc_trk_g1_3 <X> T_8_30.wire_bram/ram/WCLKE
 (26 5)  (422 485)  (422 485)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.input0_2
 (27 5)  (423 485)  (423 485)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.input0_2
 (28 5)  (424 485)  (424 485)  routing T_8_30.lc_trk_g3_7 <X> T_8_30.input0_2
 (29 5)  (425 485)  (425 485)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (41 5)  (437 485)  (437 485)  Enable bit of Mux _out_links/OutMux9_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_5
 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (14 7)  (410 487)  (410 487)  routing T_8_30.sp4_h_r_4 <X> T_8_30.lc_trk_g1_4
 (15 7)  (411 487)  (411 487)  routing T_8_30.sp4_h_r_4 <X> T_8_30.lc_trk_g1_4
 (16 7)  (412 487)  (412 487)  routing T_8_30.sp4_h_r_4 <X> T_8_30.lc_trk_g1_4
 (17 7)  (413 487)  (413 487)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (422 487)  (422 487)  routing T_8_30.lc_trk_g3_2 <X> T_8_30.input0_3
 (27 7)  (423 487)  (423 487)  routing T_8_30.lc_trk_g3_2 <X> T_8_30.input0_3
 (28 7)  (424 487)  (424 487)  routing T_8_30.lc_trk_g3_2 <X> T_8_30.input0_3
 (29 7)  (425 487)  (425 487)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (14 8)  (410 488)  (410 488)  routing T_8_30.sp4_h_l_21 <X> T_8_30.lc_trk_g2_0
 (15 8)  (411 488)  (411 488)  routing T_8_30.sp4_h_r_25 <X> T_8_30.lc_trk_g2_1
 (16 8)  (412 488)  (412 488)  routing T_8_30.sp4_h_r_25 <X> T_8_30.lc_trk_g2_1
 (17 8)  (413 488)  (413 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (15 9)  (411 489)  (411 489)  routing T_8_30.sp4_h_l_21 <X> T_8_30.lc_trk_g2_0
 (16 9)  (412 489)  (412 489)  routing T_8_30.sp4_h_l_21 <X> T_8_30.lc_trk_g2_0
 (17 9)  (413 489)  (413 489)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (414 489)  (414 489)  routing T_8_30.sp4_h_r_25 <X> T_8_30.lc_trk_g2_1
 (28 9)  (424 489)  (424 489)  routing T_8_30.lc_trk_g2_0 <X> T_8_30.input0_4
 (29 9)  (425 489)  (425 489)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (17 11)  (413 491)  (413 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (424 491)  (424 491)  routing T_8_30.lc_trk_g2_1 <X> T_8_30.input0_5
 (29 11)  (425 491)  (425 491)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (21 12)  (417 492)  (417 492)  routing T_8_30.sp4_h_r_35 <X> T_8_30.lc_trk_g3_3
 (22 12)  (418 492)  (418 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (419 492)  (419 492)  routing T_8_30.sp4_h_r_35 <X> T_8_30.lc_trk_g3_3
 (24 12)  (420 492)  (420 492)  routing T_8_30.sp4_h_r_35 <X> T_8_30.lc_trk_g3_3
 (25 12)  (421 492)  (421 492)  routing T_8_30.sp4_h_r_34 <X> T_8_30.lc_trk_g3_2
 (26 12)  (422 492)  (422 492)  routing T_8_30.lc_trk_g2_4 <X> T_8_30.input0_6
 (27 12)  (423 492)  (423 492)  routing T_8_30.lc_trk_g3_0 <X> T_8_30.wire_bram/ram/WDATA_1
 (28 12)  (424 492)  (424 492)  routing T_8_30.lc_trk_g3_0 <X> T_8_30.wire_bram/ram/WDATA_1
 (29 12)  (425 492)  (425 492)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (35 12)  (431 492)  (431 492)  routing T_8_30.lc_trk_g0_6 <X> T_8_30.input2_6
 (40 12)  (436 492)  (436 492)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_29
 (17 13)  (413 493)  (413 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (418 493)  (418 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (419 493)  (419 493)  routing T_8_30.sp4_h_r_34 <X> T_8_30.lc_trk_g3_2
 (24 13)  (420 493)  (420 493)  routing T_8_30.sp4_h_r_34 <X> T_8_30.lc_trk_g3_2
 (28 13)  (424 493)  (424 493)  routing T_8_30.lc_trk_g2_4 <X> T_8_30.input0_6
 (29 13)  (425 493)  (425 493)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (428 493)  (428 493)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (431 493)  (431 493)  routing T_8_30.lc_trk_g0_6 <X> T_8_30.input2_6
 (0 14)  (396 494)  (396 494)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (413 494)  (413 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (418 494)  (418 494)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_18 lc_trk_g3_7
 (23 14)  (419 494)  (419 494)  routing T_8_30.sp4_h_l_18 <X> T_8_30.lc_trk_g3_7
 (24 14)  (420 494)  (420 494)  routing T_8_30.sp4_h_l_18 <X> T_8_30.lc_trk_g3_7
 (26 14)  (422 494)  (422 494)  routing T_8_30.lc_trk_g3_6 <X> T_8_30.input0_7
 (35 14)  (431 494)  (431 494)  routing T_8_30.lc_trk_g0_7 <X> T_8_30.input2_7
 (0 15)  (396 495)  (396 495)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (21 15)  (417 495)  (417 495)  routing T_8_30.sp4_h_l_18 <X> T_8_30.lc_trk_g3_7
 (22 15)  (418 495)  (418 495)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (422 495)  (422 495)  routing T_8_30.lc_trk_g3_6 <X> T_8_30.input0_7
 (27 15)  (423 495)  (423 495)  routing T_8_30.lc_trk_g3_6 <X> T_8_30.input0_7
 (28 15)  (424 495)  (424 495)  routing T_8_30.lc_trk_g3_6 <X> T_8_30.input0_7
 (29 15)  (425 495)  (425 495)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (428 495)  (428 495)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (431 495)  (431 495)  routing T_8_30.lc_trk_g0_7 <X> T_8_30.input2_7


LogicTile_10_30

 (9 2)  (501 482)  (501 482)  routing T_10_30.sp4_v_b_1 <X> T_10_30.sp4_h_l_36
 (9 10)  (501 490)  (501 490)  routing T_10_30.sp4_v_b_7 <X> T_10_30.sp4_h_l_42
 (13 11)  (505 491)  (505 491)  routing T_10_30.sp4_v_b_3 <X> T_10_30.sp4_h_l_45
 (10 14)  (502 494)  (502 494)  routing T_10_30.sp4_v_b_5 <X> T_10_30.sp4_h_l_47
 (12 14)  (504 494)  (504 494)  routing T_10_30.sp4_v_b_11 <X> T_10_30.sp4_h_l_46


LogicTile_11_30

 (13 3)  (559 483)  (559 483)  routing T_11_30.sp4_v_b_9 <X> T_11_30.sp4_h_l_39
 (12 10)  (558 490)  (558 490)  routing T_11_30.sp4_v_b_8 <X> T_11_30.sp4_h_l_45
 (12 14)  (558 494)  (558 494)  routing T_11_30.sp4_v_b_11 <X> T_11_30.sp4_h_l_46


LogicTile_12_30

 (10 6)  (610 486)  (610 486)  routing T_12_30.sp4_v_b_11 <X> T_12_30.sp4_h_l_41


LogicTile_13_30

 (6 0)  (660 480)  (660 480)  routing T_13_30.sp4_v_t_44 <X> T_13_30.sp4_v_b_0
 (5 1)  (659 481)  (659 481)  routing T_13_30.sp4_v_t_44 <X> T_13_30.sp4_v_b_0


LogicTile_17_30

 (3 12)  (877 492)  (877 492)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1
 (3 13)  (877 493)  (877 493)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1


LogicTile_20_30

 (4 2)  (1040 482)  (1040 482)  routing T_20_30.sp4_v_b_0 <X> T_20_30.sp4_v_t_37


LogicTile_21_30

 (12 12)  (1102 492)  (1102 492)  routing T_21_30.sp4_v_b_11 <X> T_21_30.sp4_h_r_11
 (11 13)  (1101 493)  (1101 493)  routing T_21_30.sp4_v_b_11 <X> T_21_30.sp4_h_r_11


LogicTile_22_30

 (1 3)  (1145 483)  (1145 483)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_24_30

 (19 1)  (1271 481)  (1271 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_25_30

 (3 0)  (1309 480)  (1309 480)  routing T_25_30.sp12_h_r_0 <X> T_25_30.sp12_v_b_0
 (6 0)  (1312 480)  (1312 480)  routing T_25_30.sp4_v_t_44 <X> T_25_30.sp4_v_b_0
 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 480)  (1322 480)  routing T_25_30.sp12_h_r_17 <X> T_25_30.lc_trk_g0_1
 (17 0)  (1323 480)  (1323 480)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_17 lc_trk_g0_1
 (3 1)  (1309 481)  (1309 481)  routing T_25_30.sp12_h_r_0 <X> T_25_30.sp12_v_b_0
 (5 1)  (1311 481)  (1311 481)  routing T_25_30.sp4_v_t_44 <X> T_25_30.sp4_v_b_0
 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 481)  (1324 481)  routing T_25_30.sp12_h_r_17 <X> T_25_30.lc_trk_g0_1
 (22 1)  (1328 481)  (1328 481)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1331 481)  (1331 481)  routing T_25_30.sp4_r_v_b_33 <X> T_25_30.lc_trk_g0_2
 (27 1)  (1333 481)  (1333 481)  routing T_25_30.lc_trk_g3_1 <X> T_25_30.input0_0
 (28 1)  (1334 481)  (1334 481)  routing T_25_30.lc_trk_g3_1 <X> T_25_30.input0_0
 (29 1)  (1335 481)  (1335 481)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 482)  (1321 482)  routing T_25_30.sp4_v_t_8 <X> T_25_30.lc_trk_g0_5
 (16 2)  (1322 482)  (1322 482)  routing T_25_30.sp4_v_t_8 <X> T_25_30.lc_trk_g0_5
 (17 2)  (1323 482)  (1323 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (22 2)  (1328 482)  (1328 482)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (1329 482)  (1329 482)  routing T_25_30.sp4_v_t_10 <X> T_25_30.lc_trk_g0_7
 (24 2)  (1330 482)  (1330 482)  routing T_25_30.sp4_v_t_10 <X> T_25_30.lc_trk_g0_7
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (1332 483)  (1332 483)  routing T_25_30.lc_trk_g3_2 <X> T_25_30.input0_1
 (27 3)  (1333 483)  (1333 483)  routing T_25_30.lc_trk_g3_2 <X> T_25_30.input0_1
 (28 3)  (1334 483)  (1334 483)  routing T_25_30.lc_trk_g3_2 <X> T_25_30.input0_1
 (29 3)  (1335 483)  (1335 483)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (0 4)  (1306 484)  (1306 484)  routing T_25_30.lc_trk_g2_2 <X> T_25_30.wire_bram/ram/WCLKE
 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (17 4)  (1323 484)  (1323 484)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1327 484)  (1327 484)  routing T_25_30.sp4_v_b_3 <X> T_25_30.lc_trk_g1_3
 (22 4)  (1328 484)  (1328 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1329 484)  (1329 484)  routing T_25_30.sp4_v_b_3 <X> T_25_30.lc_trk_g1_3
 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g2_2 <X> T_25_30.wire_bram/ram/WCLKE
 (27 5)  (1333 485)  (1333 485)  routing T_25_30.lc_trk_g1_1 <X> T_25_30.input0_2
 (29 5)  (1335 485)  (1335 485)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (4 6)  (1310 486)  (1310 486)  routing T_25_30.sp4_v_b_7 <X> T_25_30.sp4_v_t_38
 (6 6)  (1312 486)  (1312 486)  routing T_25_30.sp4_v_b_7 <X> T_25_30.sp4_v_t_38
 (21 6)  (1327 486)  (1327 486)  routing T_25_30.sp4_v_b_7 <X> T_25_30.lc_trk_g1_7
 (22 6)  (1328 486)  (1328 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1329 486)  (1329 486)  routing T_25_30.sp4_v_b_7 <X> T_25_30.lc_trk_g1_7
 (10 7)  (1316 487)  (1316 487)  routing T_25_30.sp4_h_l_46 <X> T_25_30.sp4_v_t_41
 (22 7)  (1328 487)  (1328 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 487)  (1331 487)  routing T_25_30.sp4_r_v_b_30 <X> T_25_30.lc_trk_g1_6
 (29 7)  (1335 487)  (1335 487)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (16 8)  (1322 488)  (1322 488)  routing T_25_30.sp12_v_b_9 <X> T_25_30.lc_trk_g2_1
 (17 8)  (1323 488)  (1323 488)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_9 lc_trk_g2_1
 (25 8)  (1331 488)  (1331 488)  routing T_25_30.sp4_v_b_26 <X> T_25_30.lc_trk_g2_2
 (27 8)  (1333 488)  (1333 488)  routing T_25_30.lc_trk_g1_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 488)  (1336 488)  routing T_25_30.lc_trk_g1_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (37 8)  (1343 488)  (1343 488)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (22 9)  (1328 489)  (1328 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 489)  (1329 489)  routing T_25_30.sp4_v_b_26 <X> T_25_30.lc_trk_g2_2
 (26 9)  (1332 489)  (1332 489)  routing T_25_30.lc_trk_g1_3 <X> T_25_30.input0_4
 (27 9)  (1333 489)  (1333 489)  routing T_25_30.lc_trk_g1_3 <X> T_25_30.input0_4
 (29 9)  (1335 489)  (1335 489)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (1336 489)  (1336 489)  routing T_25_30.lc_trk_g1_6 <X> T_25_30.wire_bram/ram/WDATA_3
 (6 10)  (1312 490)  (1312 490)  routing T_25_30.sp4_v_b_3 <X> T_25_30.sp4_v_t_43
 (26 10)  (1332 490)  (1332 490)  routing T_25_30.lc_trk_g0_5 <X> T_25_30.input0_5
 (35 10)  (1341 490)  (1341 490)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.input2_5
 (5 11)  (1311 491)  (1311 491)  routing T_25_30.sp4_v_b_3 <X> T_25_30.sp4_v_t_43
 (29 11)  (1335 491)  (1335 491)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (32 11)  (1338 491)  (1338 491)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 491)  (1339 491)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.input2_5
 (34 11)  (1340 491)  (1340 491)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.input2_5
 (35 11)  (1341 491)  (1341 491)  routing T_25_30.lc_trk_g3_6 <X> T_25_30.input2_5
 (15 12)  (1321 492)  (1321 492)  routing T_25_30.sp4_h_l_28 <X> T_25_30.lc_trk_g3_1
 (16 12)  (1322 492)  (1322 492)  routing T_25_30.sp4_h_l_28 <X> T_25_30.lc_trk_g3_1
 (17 12)  (1323 492)  (1323 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1324 492)  (1324 492)  routing T_25_30.sp4_h_l_28 <X> T_25_30.lc_trk_g3_1
 (26 12)  (1332 492)  (1332 492)  routing T_25_30.lc_trk_g1_7 <X> T_25_30.input0_6
 (18 13)  (1324 493)  (1324 493)  routing T_25_30.sp4_h_l_28 <X> T_25_30.lc_trk_g3_1
 (22 13)  (1328 493)  (1328 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1332 493)  (1332 493)  routing T_25_30.lc_trk_g1_7 <X> T_25_30.input0_6
 (27 13)  (1333 493)  (1333 493)  routing T_25_30.lc_trk_g1_7 <X> T_25_30.input0_6
 (29 13)  (1335 493)  (1335 493)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 493)  (1338 493)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 493)  (1341 493)  routing T_25_30.lc_trk_g0_2 <X> T_25_30.input2_6
 (0 14)  (1306 494)  (1306 494)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.wire_bram/ram/WE
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (6 14)  (1312 494)  (1312 494)  routing T_25_30.sp4_h_l_41 <X> T_25_30.sp4_v_t_44
 (17 14)  (1323 494)  (1323 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (35 14)  (1341 494)  (1341 494)  routing T_25_30.lc_trk_g0_7 <X> T_25_30.input2_7
 (0 15)  (1306 495)  (1306 495)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.wire_bram/ram/WE
 (18 15)  (1324 495)  (1324 495)  routing T_25_30.sp4_r_v_b_45 <X> T_25_30.lc_trk_g3_5
 (22 15)  (1328 495)  (1328 495)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1329 495)  (1329 495)  routing T_25_30.sp12_v_b_14 <X> T_25_30.lc_trk_g3_6
 (28 15)  (1334 495)  (1334 495)  routing T_25_30.lc_trk_g2_1 <X> T_25_30.input0_7
 (29 15)  (1335 495)  (1335 495)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (1338 495)  (1338 495)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 495)  (1341 495)  routing T_25_30.lc_trk_g0_7 <X> T_25_30.input2_7


LogicTile_26_30

 (19 0)  (1367 480)  (1367 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (9 3)  (1357 483)  (1357 483)  routing T_26_30.sp4_v_b_1 <X> T_26_30.sp4_v_t_36
 (10 6)  (1358 486)  (1358 486)  routing T_26_30.sp4_v_b_11 <X> T_26_30.sp4_h_l_41
 (19 7)  (1367 487)  (1367 487)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (3 14)  (1351 494)  (1351 494)  routing T_26_30.sp12_v_b_1 <X> T_26_30.sp12_v_t_22
 (13 14)  (1361 494)  (1361 494)  routing T_26_30.sp4_v_b_11 <X> T_26_30.sp4_v_t_46


LogicTile_27_30

 (4 0)  (1406 480)  (1406 480)  routing T_27_30.sp4_v_t_37 <X> T_27_30.sp4_v_b_0
 (19 0)  (1421 480)  (1421 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_30_30

 (11 10)  (1575 490)  (1575 490)  routing T_30_30.sp4_v_b_0 <X> T_30_30.sp4_v_t_45
 (13 10)  (1577 490)  (1577 490)  routing T_30_30.sp4_v_b_0 <X> T_30_30.sp4_v_t_45


LogicTile_3_29

 (8 0)  (134 464)  (134 464)  routing T_3_29.sp4_v_b_1 <X> T_3_29.sp4_h_r_1
 (9 0)  (135 464)  (135 464)  routing T_3_29.sp4_v_b_1 <X> T_3_29.sp4_h_r_1


LogicTile_5_29

 (37 6)  (271 470)  (271 470)  LC_3 Logic Functioning bit
 (39 6)  (273 470)  (273 470)  LC_3 Logic Functioning bit
 (40 6)  (274 470)  (274 470)  LC_3 Logic Functioning bit
 (42 6)  (276 470)  (276 470)  LC_3 Logic Functioning bit
 (52 6)  (286 470)  (286 470)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (262 471)  (262 471)  routing T_5_29.lc_trk_g2_1 <X> T_5_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 471)  (263 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (270 471)  (270 471)  LC_3 Logic Functioning bit
 (38 7)  (272 471)  (272 471)  LC_3 Logic Functioning bit
 (41 7)  (275 471)  (275 471)  LC_3 Logic Functioning bit
 (43 7)  (277 471)  (277 471)  LC_3 Logic Functioning bit
 (15 8)  (249 472)  (249 472)  routing T_5_29.sp4_h_r_25 <X> T_5_29.lc_trk_g2_1
 (16 8)  (250 472)  (250 472)  routing T_5_29.sp4_h_r_25 <X> T_5_29.lc_trk_g2_1
 (17 8)  (251 472)  (251 472)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (252 473)  (252 473)  routing T_5_29.sp4_h_r_25 <X> T_5_29.lc_trk_g2_1


LogicTile_7_29

 (8 3)  (350 467)  (350 467)  routing T_7_29.sp4_h_r_7 <X> T_7_29.sp4_v_t_36
 (9 3)  (351 467)  (351 467)  routing T_7_29.sp4_h_r_7 <X> T_7_29.sp4_v_t_36
 (10 3)  (352 467)  (352 467)  routing T_7_29.sp4_h_r_7 <X> T_7_29.sp4_v_t_36
 (19 13)  (361 477)  (361 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_29

 (16 0)  (412 464)  (412 464)  routing T_8_29.sp12_h_l_14 <X> T_8_29.lc_trk_g0_1
 (17 0)  (413 464)  (413 464)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (26 0)  (422 464)  (422 464)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.input0_0
 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (414 465)  (414 465)  routing T_8_29.sp12_h_l_14 <X> T_8_29.lc_trk_g0_1
 (27 1)  (423 465)  (423 465)  routing T_8_29.lc_trk_g1_5 <X> T_8_29.input0_0
 (29 1)  (425 465)  (425 465)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (396 466)  (396 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (1 2)  (397 466)  (397 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (412 466)  (412 466)  routing T_8_29.sp12_h_l_10 <X> T_8_29.lc_trk_g0_5
 (17 2)  (413 466)  (413 466)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_10 lc_trk_g0_5
 (22 2)  (418 466)  (418 466)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 466)  (419 466)  routing T_8_29.sp12_h_l_12 <X> T_8_29.lc_trk_g0_7
 (26 2)  (422 466)  (422 466)  routing T_8_29.lc_trk_g2_5 <X> T_8_29.input0_1
 (14 3)  (410 467)  (410 467)  routing T_8_29.sp4_r_v_b_28 <X> T_8_29.lc_trk_g0_4
 (17 3)  (413 467)  (413 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (424 467)  (424 467)  routing T_8_29.lc_trk_g2_5 <X> T_8_29.input0_1
 (29 3)  (425 467)  (425 467)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (17 4)  (413 468)  (413 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (418 468)  (418 468)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (419 468)  (419 468)  routing T_8_29.sp12_h_r_11 <X> T_8_29.lc_trk_g1_3
 (28 4)  (424 468)  (424 468)  routing T_8_29.lc_trk_g2_7 <X> T_8_29.wire_bram/ram/WDATA_13
 (29 4)  (425 468)  (425 468)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_13
 (30 4)  (426 468)  (426 468)  routing T_8_29.lc_trk_g2_7 <X> T_8_29.wire_bram/ram/WDATA_13
 (37 4)  (433 468)  (433 468)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (22 5)  (418 469)  (418 469)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (419 469)  (419 469)  routing T_8_29.sp12_h_l_9 <X> T_8_29.lc_trk_g1_2
 (27 5)  (423 469)  (423 469)  routing T_8_29.lc_trk_g1_1 <X> T_8_29.input0_2
 (29 5)  (425 469)  (425 469)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (30 5)  (426 469)  (426 469)  routing T_8_29.lc_trk_g2_7 <X> T_8_29.wire_bram/ram/WDATA_13
 (15 6)  (411 470)  (411 470)  routing T_8_29.sp12_h_l_2 <X> T_8_29.lc_trk_g1_5
 (17 6)  (413 470)  (413 470)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_2 lc_trk_g1_5
 (18 6)  (414 470)  (414 470)  routing T_8_29.sp12_h_l_2 <X> T_8_29.lc_trk_g1_5
 (26 6)  (422 470)  (422 470)  routing T_8_29.lc_trk_g0_7 <X> T_8_29.input0_3
 (18 7)  (414 471)  (414 471)  routing T_8_29.sp12_h_l_2 <X> T_8_29.lc_trk_g1_5
 (26 7)  (422 471)  (422 471)  routing T_8_29.lc_trk_g0_7 <X> T_8_29.input0_3
 (29 7)  (425 471)  (425 471)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (14 8)  (410 472)  (410 472)  routing T_8_29.sp4_v_b_32 <X> T_8_29.lc_trk_g2_0
 (14 9)  (410 473)  (410 473)  routing T_8_29.sp4_v_b_32 <X> T_8_29.lc_trk_g2_0
 (16 9)  (412 473)  (412 473)  routing T_8_29.sp4_v_b_32 <X> T_8_29.lc_trk_g2_0
 (17 9)  (413 473)  (413 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_32 lc_trk_g2_0
 (27 9)  (423 473)  (423 473)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.input0_4
 (28 9)  (424 473)  (424 473)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.input0_4
 (29 9)  (425 473)  (425 473)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (17 10)  (413 474)  (413 474)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (417 474)  (417 474)  routing T_8_29.sp4_h_l_26 <X> T_8_29.lc_trk_g2_7
 (22 10)  (418 474)  (418 474)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (419 474)  (419 474)  routing T_8_29.sp4_h_l_26 <X> T_8_29.lc_trk_g2_7
 (24 10)  (420 474)  (420 474)  routing T_8_29.sp4_h_l_26 <X> T_8_29.lc_trk_g2_7
 (29 11)  (425 475)  (425 475)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (15 12)  (411 476)  (411 476)  routing T_8_29.sp4_h_r_25 <X> T_8_29.lc_trk_g3_1
 (16 12)  (412 476)  (412 476)  routing T_8_29.sp4_h_r_25 <X> T_8_29.lc_trk_g3_1
 (17 12)  (413 476)  (413 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (423 476)  (423 476)  routing T_8_29.lc_trk_g1_2 <X> T_8_29.wire_bram/ram/WDATA_9
 (29 12)  (425 476)  (425 476)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_9
 (18 13)  (414 477)  (414 477)  routing T_8_29.sp4_h_r_25 <X> T_8_29.lc_trk_g3_1
 (26 13)  (422 477)  (422 477)  routing T_8_29.lc_trk_g1_3 <X> T_8_29.input0_6
 (27 13)  (423 477)  (423 477)  routing T_8_29.lc_trk_g1_3 <X> T_8_29.input0_6
 (29 13)  (425 477)  (425 477)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (30 13)  (426 477)  (426 477)  routing T_8_29.lc_trk_g1_2 <X> T_8_29.wire_bram/ram/WDATA_9
 (32 13)  (428 477)  (428 477)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_0 input2_6
 (33 13)  (429 477)  (429 477)  routing T_8_29.lc_trk_g2_0 <X> T_8_29.input2_6
 (40 13)  (436 477)  (436 477)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (26 14)  (422 478)  (422 478)  routing T_8_29.lc_trk_g0_5 <X> T_8_29.input0_7
 (35 14)  (431 478)  (431 478)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.input2_7
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g0_4 <X> T_8_29.wire_bram/ram/RE
 (14 15)  (410 479)  (410 479)  routing T_8_29.sp12_v_b_20 <X> T_8_29.lc_trk_g3_4
 (16 15)  (412 479)  (412 479)  routing T_8_29.sp12_v_b_20 <X> T_8_29.lc_trk_g3_4
 (17 15)  (413 479)  (413 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (29 15)  (425 479)  (425 479)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (428 479)  (428 479)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (429 479)  (429 479)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.input2_7
 (34 15)  (430 479)  (430 479)  routing T_8_29.lc_trk_g3_4 <X> T_8_29.input2_7


LogicTile_9_29

 (11 3)  (449 467)  (449 467)  routing T_9_29.sp4_h_r_6 <X> T_9_29.sp4_h_l_39
 (13 3)  (451 467)  (451 467)  routing T_9_29.sp4_h_r_6 <X> T_9_29.sp4_h_l_39


LogicTile_11_29

 (10 10)  (556 474)  (556 474)  routing T_11_29.sp4_v_b_2 <X> T_11_29.sp4_h_l_42


LogicTile_12_29

 (3 11)  (603 475)  (603 475)  routing T_12_29.sp12_v_b_1 <X> T_12_29.sp12_h_l_22


LogicTile_13_29

 (3 2)  (657 466)  (657 466)  routing T_13_29.sp12_h_r_0 <X> T_13_29.sp12_h_l_23
 (3 3)  (657 467)  (657 467)  routing T_13_29.sp12_h_r_0 <X> T_13_29.sp12_h_l_23
 (4 11)  (658 475)  (658 475)  routing T_13_29.sp4_v_b_1 <X> T_13_29.sp4_h_l_43


LogicTile_14_29

 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_l_23 <X> T_14_29.sp12_v_b_0
 (15 9)  (723 473)  (723 473)  routing T_14_29.sp4_v_t_29 <X> T_14_29.lc_trk_g2_0
 (16 9)  (724 473)  (724 473)  routing T_14_29.sp4_v_t_29 <X> T_14_29.lc_trk_g2_0
 (17 9)  (725 473)  (725 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (3 11)  (711 475)  (711 475)  routing T_14_29.sp12_v_b_1 <X> T_14_29.sp12_h_l_22
 (14 13)  (722 477)  (722 477)  routing T_14_29.sp4_h_r_24 <X> T_14_29.lc_trk_g3_0
 (15 13)  (723 477)  (723 477)  routing T_14_29.sp4_h_r_24 <X> T_14_29.lc_trk_g3_0
 (16 13)  (724 477)  (724 477)  routing T_14_29.sp4_h_r_24 <X> T_14_29.lc_trk_g3_0
 (17 13)  (725 477)  (725 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (32 14)  (740 478)  (740 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 478)  (741 478)  routing T_14_29.lc_trk_g2_0 <X> T_14_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 478)  (744 478)  LC_7 Logic Functioning bit
 (38 14)  (746 478)  (746 478)  LC_7 Logic Functioning bit
 (48 14)  (756 478)  (756 478)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (735 479)  (735 479)  routing T_14_29.lc_trk_g3_0 <X> T_14_29.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 479)  (736 479)  routing T_14_29.lc_trk_g3_0 <X> T_14_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 479)  (737 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 479)  (745 479)  LC_7 Logic Functioning bit
 (39 15)  (747 479)  (747 479)  LC_7 Logic Functioning bit


LogicTile_15_29

 (3 3)  (765 467)  (765 467)  routing T_15_29.sp12_v_b_0 <X> T_15_29.sp12_h_l_23


LogicTile_16_29

 (5 2)  (821 466)  (821 466)  routing T_16_29.sp4_h_r_9 <X> T_16_29.sp4_h_l_37
 (4 3)  (820 467)  (820 467)  routing T_16_29.sp4_h_r_9 <X> T_16_29.sp4_h_l_37


LogicTile_17_29

 (11 14)  (885 478)  (885 478)  routing T_17_29.sp4_h_r_5 <X> T_17_29.sp4_v_t_46
 (13 14)  (887 478)  (887 478)  routing T_17_29.sp4_h_r_5 <X> T_17_29.sp4_v_t_46
 (12 15)  (886 479)  (886 479)  routing T_17_29.sp4_h_r_5 <X> T_17_29.sp4_v_t_46


LogicTile_18_29

 (2 0)  (930 464)  (930 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 3)  (937 467)  (937 467)  routing T_18_29.sp4_v_b_1 <X> T_18_29.sp4_v_t_36
 (3 11)  (931 475)  (931 475)  routing T_18_29.sp12_v_b_1 <X> T_18_29.sp12_h_l_22


LogicTile_19_29

 (3 3)  (985 467)  (985 467)  routing T_19_29.sp12_v_b_0 <X> T_19_29.sp12_h_l_23
 (8 3)  (990 467)  (990 467)  routing T_19_29.sp4_h_r_1 <X> T_19_29.sp4_v_t_36
 (9 3)  (991 467)  (991 467)  routing T_19_29.sp4_h_r_1 <X> T_19_29.sp4_v_t_36


LogicTile_20_29

 (4 15)  (1040 479)  (1040 479)  routing T_20_29.sp4_v_b_4 <X> T_20_29.sp4_h_l_44


LogicTile_23_29

 (10 2)  (1208 466)  (1208 466)  routing T_23_29.sp4_v_b_8 <X> T_23_29.sp4_h_l_36


LogicTile_24_29

 (9 11)  (1261 475)  (1261 475)  routing T_24_29.sp4_v_b_11 <X> T_24_29.sp4_v_t_42
 (10 11)  (1262 475)  (1262 475)  routing T_24_29.sp4_v_b_11 <X> T_24_29.sp4_v_t_42


RAM_Tile_25_29

 (21 0)  (1327 464)  (1327 464)  routing T_25_29.sp4_v_b_3 <X> T_25_29.lc_trk_g0_3
 (22 0)  (1328 464)  (1328 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 464)  (1329 464)  routing T_25_29.sp4_v_b_3 <X> T_25_29.lc_trk_g0_3
 (26 0)  (1332 464)  (1332 464)  routing T_25_29.lc_trk_g1_5 <X> T_25_29.input0_0
 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (1333 465)  (1333 465)  routing T_25_29.lc_trk_g1_5 <X> T_25_29.input0_0
 (29 1)  (1335 465)  (1335 465)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 3)  (1309 467)  (1309 467)  routing T_25_29.sp12_v_b_0 <X> T_25_29.sp12_h_l_23
 (26 3)  (1332 467)  (1332 467)  routing T_25_29.lc_trk_g3_2 <X> T_25_29.input0_1
 (27 3)  (1333 467)  (1333 467)  routing T_25_29.lc_trk_g3_2 <X> T_25_29.input0_1
 (28 3)  (1334 467)  (1334 467)  routing T_25_29.lc_trk_g3_2 <X> T_25_29.input0_1
 (29 3)  (1335 467)  (1335 467)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (26 5)  (1332 469)  (1332 469)  routing T_25_29.lc_trk_g3_3 <X> T_25_29.input0_2
 (27 5)  (1333 469)  (1333 469)  routing T_25_29.lc_trk_g3_3 <X> T_25_29.input0_2
 (28 5)  (1334 469)  (1334 469)  routing T_25_29.lc_trk_g3_3 <X> T_25_29.input0_2
 (29 5)  (1335 469)  (1335 469)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (6 6)  (1312 470)  (1312 470)  routing T_25_29.sp4_v_b_0 <X> T_25_29.sp4_v_t_38
 (14 6)  (1320 470)  (1320 470)  routing T_25_29.sp4_v_b_12 <X> T_25_29.lc_trk_g1_4
 (17 6)  (1323 470)  (1323 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1332 470)  (1332 470)  routing T_25_29.lc_trk_g3_6 <X> T_25_29.input0_3
 (5 7)  (1311 471)  (1311 471)  routing T_25_29.sp4_v_b_0 <X> T_25_29.sp4_v_t_38
 (14 7)  (1320 471)  (1320 471)  routing T_25_29.sp4_v_b_12 <X> T_25_29.lc_trk_g1_4
 (16 7)  (1322 471)  (1322 471)  routing T_25_29.sp4_v_b_12 <X> T_25_29.lc_trk_g1_4
 (17 7)  (1323 471)  (1323 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_12 lc_trk_g1_4
 (18 7)  (1324 471)  (1324 471)  routing T_25_29.sp4_r_v_b_29 <X> T_25_29.lc_trk_g1_5
 (22 7)  (1328 471)  (1328 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1332 471)  (1332 471)  routing T_25_29.lc_trk_g3_6 <X> T_25_29.input0_3
 (27 7)  (1333 471)  (1333 471)  routing T_25_29.lc_trk_g3_6 <X> T_25_29.input0_3
 (28 7)  (1334 471)  (1334 471)  routing T_25_29.lc_trk_g3_6 <X> T_25_29.input0_3
 (29 7)  (1335 471)  (1335 471)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (26 8)  (1332 472)  (1332 472)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.input0_4
 (27 8)  (1333 472)  (1333 472)  routing T_25_29.lc_trk_g1_4 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 472)  (1336 472)  routing T_25_29.lc_trk_g1_4 <X> T_25_29.wire_bram/ram/WDATA_11
 (22 9)  (1328 473)  (1328 473)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 473)  (1329 473)  routing T_25_29.sp4_h_l_15 <X> T_25_29.lc_trk_g2_2
 (24 9)  (1330 473)  (1330 473)  routing T_25_29.sp4_h_l_15 <X> T_25_29.lc_trk_g2_2
 (25 9)  (1331 473)  (1331 473)  routing T_25_29.sp4_h_l_15 <X> T_25_29.lc_trk_g2_2
 (27 9)  (1333 473)  (1333 473)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.input0_4
 (28 9)  (1334 473)  (1334 473)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.input0_4
 (29 9)  (1335 473)  (1335 473)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (40 9)  (1346 473)  (1346 473)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (6 10)  (1312 474)  (1312 474)  routing T_25_29.sp4_v_b_3 <X> T_25_29.sp4_v_t_43
 (14 10)  (1320 474)  (1320 474)  routing T_25_29.sp4_h_r_36 <X> T_25_29.lc_trk_g2_4
 (35 10)  (1341 474)  (1341 474)  routing T_25_29.lc_trk_g1_6 <X> T_25_29.input2_5
 (5 11)  (1311 475)  (1311 475)  routing T_25_29.sp4_v_b_3 <X> T_25_29.sp4_v_t_43
 (15 11)  (1321 475)  (1321 475)  routing T_25_29.sp4_h_r_36 <X> T_25_29.lc_trk_g2_4
 (16 11)  (1322 475)  (1322 475)  routing T_25_29.sp4_h_r_36 <X> T_25_29.lc_trk_g2_4
 (17 11)  (1323 475)  (1323 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (1333 475)  (1333 475)  routing T_25_29.lc_trk_g3_0 <X> T_25_29.input0_5
 (28 11)  (1334 475)  (1334 475)  routing T_25_29.lc_trk_g3_0 <X> T_25_29.input0_5
 (29 11)  (1335 475)  (1335 475)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 475)  (1338 475)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (1340 475)  (1340 475)  routing T_25_29.lc_trk_g1_6 <X> T_25_29.input2_5
 (35 11)  (1341 475)  (1341 475)  routing T_25_29.lc_trk_g1_6 <X> T_25_29.input2_5
 (4 12)  (1310 476)  (1310 476)  routing T_25_29.sp4_v_t_36 <X> T_25_29.sp4_v_b_9
 (6 12)  (1312 476)  (1312 476)  routing T_25_29.sp4_v_t_36 <X> T_25_29.sp4_v_b_9
 (14 12)  (1320 476)  (1320 476)  routing T_25_29.sp4_v_t_13 <X> T_25_29.lc_trk_g3_0
 (22 12)  (1328 476)  (1328 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1332 476)  (1332 476)  routing T_25_29.lc_trk_g3_7 <X> T_25_29.input0_6
 (16 13)  (1322 477)  (1322 477)  routing T_25_29.sp4_v_t_13 <X> T_25_29.lc_trk_g3_0
 (17 13)  (1323 477)  (1323 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (22 13)  (1328 477)  (1328 477)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 477)  (1329 477)  routing T_25_29.sp4_v_t_31 <X> T_25_29.lc_trk_g3_2
 (24 13)  (1330 477)  (1330 477)  routing T_25_29.sp4_v_t_31 <X> T_25_29.lc_trk_g3_2
 (26 13)  (1332 477)  (1332 477)  routing T_25_29.lc_trk_g3_7 <X> T_25_29.input0_6
 (27 13)  (1333 477)  (1333 477)  routing T_25_29.lc_trk_g3_7 <X> T_25_29.input0_6
 (28 13)  (1334 477)  (1334 477)  routing T_25_29.lc_trk_g3_7 <X> T_25_29.input0_6
 (29 13)  (1335 477)  (1335 477)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 477)  (1338 477)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (1339 477)  (1339 477)  routing T_25_29.lc_trk_g2_2 <X> T_25_29.input2_6
 (35 13)  (1341 477)  (1341 477)  routing T_25_29.lc_trk_g2_2 <X> T_25_29.input2_6
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (16 14)  (1322 478)  (1322 478)  routing T_25_29.sp12_v_t_18 <X> T_25_29.lc_trk_g3_5
 (17 14)  (1323 478)  (1323 478)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_18 lc_trk_g3_5
 (22 14)  (1328 478)  (1328 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1331 478)  (1331 478)  routing T_25_29.sp4_v_t_19 <X> T_25_29.lc_trk_g3_6
 (35 14)  (1341 478)  (1341 478)  routing T_25_29.lc_trk_g3_4 <X> T_25_29.input2_7
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (16 15)  (1322 479)  (1322 479)  routing T_25_29.sp12_v_t_11 <X> T_25_29.lc_trk_g3_4
 (17 15)  (1323 479)  (1323 479)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (18 15)  (1324 479)  (1324 479)  routing T_25_29.sp12_v_t_18 <X> T_25_29.lc_trk_g3_5
 (21 15)  (1327 479)  (1327 479)  routing T_25_29.sp4_r_v_b_47 <X> T_25_29.lc_trk_g3_7
 (22 15)  (1328 479)  (1328 479)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 479)  (1329 479)  routing T_25_29.sp4_v_t_19 <X> T_25_29.lc_trk_g3_6
 (26 15)  (1332 479)  (1332 479)  routing T_25_29.lc_trk_g0_3 <X> T_25_29.input0_7
 (29 15)  (1335 479)  (1335 479)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 479)  (1338 479)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 479)  (1339 479)  routing T_25_29.lc_trk_g3_4 <X> T_25_29.input2_7
 (34 15)  (1340 479)  (1340 479)  routing T_25_29.lc_trk_g3_4 <X> T_25_29.input2_7


LogicTile_26_29

 (10 2)  (1358 466)  (1358 466)  routing T_26_29.sp4_v_b_8 <X> T_26_29.sp4_h_l_36
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_v_b_0 <X> T_26_29.sp12_h_l_23
 (4 10)  (1352 474)  (1352 474)  routing T_26_29.sp4_v_b_6 <X> T_26_29.sp4_v_t_43
 (13 10)  (1361 474)  (1361 474)  routing T_26_29.sp4_v_b_8 <X> T_26_29.sp4_v_t_45


LogicTile_27_29

 (12 2)  (1414 466)  (1414 466)  routing T_27_29.sp4_v_b_2 <X> T_27_29.sp4_h_l_39


LogicTile_3_28

 (19 1)  (145 449)  (145 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_8_28

 (3 0)  (399 448)  (399 448)  routing T_8_28.sp12_h_r_0 <X> T_8_28.sp12_v_b_0
 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (412 448)  (412 448)  routing T_8_28.sp12_h_l_6 <X> T_8_28.lc_trk_g0_1
 (17 0)  (413 448)  (413 448)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_6 lc_trk_g0_1
 (3 1)  (399 449)  (399 449)  routing T_8_28.sp12_h_r_0 <X> T_8_28.sp12_v_b_0
 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (1 2)  (397 450)  (397 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (0 4)  (396 452)  (396 452)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.wire_bram/ram/WCLKE
 (1 4)  (397 452)  (397 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (27 4)  (423 452)  (423 452)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.wire_bram/ram/WDATA_5
 (29 4)  (425 452)  (425 452)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_4 wire_bram/ram/WDATA_5
 (30 4)  (426 452)  (426 452)  routing T_8_28.lc_trk_g1_4 <X> T_8_28.wire_bram/ram/WDATA_5
 (39 4)  (435 452)  (435 452)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_5 sp12_v_t_3
 (1 5)  (397 453)  (397 453)  routing T_8_28.lc_trk_g2_2 <X> T_8_28.wire_bram/ram/WCLKE
 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (14 7)  (410 455)  (410 455)  routing T_8_28.sp4_h_r_4 <X> T_8_28.lc_trk_g1_4
 (15 7)  (411 455)  (411 455)  routing T_8_28.sp4_h_r_4 <X> T_8_28.lc_trk_g1_4
 (16 7)  (412 455)  (412 455)  routing T_8_28.sp4_h_r_4 <X> T_8_28.lc_trk_g1_4
 (17 7)  (413 455)  (413 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 9)  (418 457)  (418 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (419 457)  (419 457)  routing T_8_28.sp4_h_l_15 <X> T_8_28.lc_trk_g2_2
 (24 9)  (420 457)  (420 457)  routing T_8_28.sp4_h_l_15 <X> T_8_28.lc_trk_g2_2
 (25 9)  (421 457)  (421 457)  routing T_8_28.sp4_h_l_15 <X> T_8_28.lc_trk_g2_2
 (29 12)  (425 460)  (425 460)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_1
 (37 12)  (433 460)  (433 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (0 14)  (396 462)  (396 462)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_bram/ram/WE
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (413 462)  (413 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 463)  (396 463)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g3_5 <X> T_8_28.wire_bram/ram/WE
 (18 15)  (414 463)  (414 463)  routing T_8_28.sp4_r_v_b_45 <X> T_8_28.lc_trk_g3_5


LogicTile_9_28

 (19 1)  (457 449)  (457 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (12 4)  (450 452)  (450 452)  routing T_9_28.sp4_v_t_40 <X> T_9_28.sp4_h_r_5
 (22 5)  (460 453)  (460 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (32 8)  (470 456)  (470 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 456)  (472 456)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 456)  (474 456)  LC_4 Logic Functioning bit
 (38 8)  (476 456)  (476 456)  LC_4 Logic Functioning bit
 (51 8)  (489 456)  (489 456)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (460 457)  (460 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 457)  (461 457)  routing T_9_28.sp4_v_b_42 <X> T_9_28.lc_trk_g2_2
 (24 9)  (462 457)  (462 457)  routing T_9_28.sp4_v_b_42 <X> T_9_28.lc_trk_g2_2
 (26 9)  (464 457)  (464 457)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 457)  (466 457)  routing T_9_28.lc_trk_g2_2 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 457)  (467 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 457)  (469 457)  routing T_9_28.lc_trk_g1_2 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 457)  (475 457)  LC_4 Logic Functioning bit
 (39 9)  (477 457)  (477 457)  LC_4 Logic Functioning bit


LogicTile_10_28

 (17 0)  (509 448)  (509 448)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 448)  (510 448)  routing T_10_28.wire_logic_cluster/lc_1/out <X> T_10_28.lc_trk_g0_1
 (26 0)  (518 448)  (518 448)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 448)  (519 448)  routing T_10_28.lc_trk_g3_0 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 448)  (520 448)  routing T_10_28.lc_trk_g3_0 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 448)  (521 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 448)  (524 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (529 448)  (529 448)  LC_0 Logic Functioning bit
 (39 0)  (531 448)  (531 448)  LC_0 Logic Functioning bit
 (44 0)  (536 448)  (536 448)  LC_0 Logic Functioning bit
 (45 0)  (537 448)  (537 448)  LC_0 Logic Functioning bit
 (26 1)  (518 449)  (518 449)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 449)  (520 449)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 449)  (521 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (41 1)  (533 449)  (533 449)  LC_0 Logic Functioning bit
 (43 1)  (535 449)  (535 449)  LC_0 Logic Functioning bit
 (49 1)  (541 449)  (541 449)  Carry_In_Mux bit 

 (53 1)  (545 449)  (545 449)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 450)  (492 450)  routing T_10_28.glb_netwk_6 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (1 2)  (493 450)  (493 450)  routing T_10_28.glb_netwk_6 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (2 2)  (494 450)  (494 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (504 450)  (504 450)  routing T_10_28.sp4_v_b_2 <X> T_10_28.sp4_h_l_39
 (28 2)  (520 450)  (520 450)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 450)  (521 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 450)  (522 450)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 450)  (524 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (529 450)  (529 450)  LC_1 Logic Functioning bit
 (39 2)  (531 450)  (531 450)  LC_1 Logic Functioning bit
 (45 2)  (537 450)  (537 450)  LC_1 Logic Functioning bit
 (29 3)  (521 451)  (521 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 451)  (522 451)  routing T_10_28.lc_trk_g2_6 <X> T_10_28.wire_logic_cluster/lc_1/in_1
 (40 3)  (532 451)  (532 451)  LC_1 Logic Functioning bit
 (42 3)  (534 451)  (534 451)  LC_1 Logic Functioning bit
 (53 3)  (545 451)  (545 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 11)  (514 459)  (514 459)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (515 459)  (515 459)  routing T_10_28.sp12_v_t_21 <X> T_10_28.lc_trk_g2_6
 (25 11)  (517 459)  (517 459)  routing T_10_28.sp12_v_t_21 <X> T_10_28.lc_trk_g2_6
 (14 12)  (506 460)  (506 460)  routing T_10_28.wire_logic_cluster/lc_0/out <X> T_10_28.lc_trk_g3_0
 (17 13)  (509 461)  (509 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (492 462)  (492 462)  routing T_10_28.glb_netwk_4 <X> T_10_28.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 462)  (493 462)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_28

 (19 2)  (565 450)  (565 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_12_28

 (10 6)  (610 454)  (610 454)  routing T_12_28.sp4_v_b_11 <X> T_12_28.sp4_h_l_41


LogicTile_13_28

 (13 4)  (667 452)  (667 452)  routing T_13_28.sp4_h_l_40 <X> T_13_28.sp4_v_b_5
 (12 5)  (666 453)  (666 453)  routing T_13_28.sp4_h_l_40 <X> T_13_28.sp4_v_b_5
 (17 6)  (671 454)  (671 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (17 7)  (671 455)  (671 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 10)  (681 458)  (681 458)  routing T_13_28.lc_trk_g3_1 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 458)  (682 458)  routing T_13_28.lc_trk_g3_1 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 458)  (683 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 458)  (685 458)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 458)  (686 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 458)  (688 458)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 458)  (690 458)  LC_5 Logic Functioning bit
 (38 10)  (692 458)  (692 458)  LC_5 Logic Functioning bit
 (48 10)  (702 458)  (702 458)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (36 11)  (690 459)  (690 459)  LC_5 Logic Functioning bit
 (38 11)  (692 459)  (692 459)  LC_5 Logic Functioning bit
 (17 12)  (671 460)  (671 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (680 460)  (680 460)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_6/in_0
 (31 12)  (685 460)  (685 460)  routing T_13_28.lc_trk_g1_4 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 460)  (686 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 460)  (688 460)  routing T_13_28.lc_trk_g1_4 <X> T_13_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 460)  (690 460)  LC_6 Logic Functioning bit
 (38 12)  (692 460)  (692 460)  LC_6 Logic Functioning bit
 (18 13)  (672 461)  (672 461)  routing T_13_28.sp4_r_v_b_41 <X> T_13_28.lc_trk_g3_1
 (27 13)  (681 461)  (681 461)  routing T_13_28.lc_trk_g1_5 <X> T_13_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 461)  (683 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 461)  (691 461)  LC_6 Logic Functioning bit
 (39 13)  (693 461)  (693 461)  LC_6 Logic Functioning bit
 (48 13)  (702 461)  (702 461)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_14_28

 (13 6)  (721 454)  (721 454)  routing T_14_28.sp4_v_b_5 <X> T_14_28.sp4_v_t_40


LogicTile_17_28

 (11 12)  (885 460)  (885 460)  routing T_17_28.sp4_v_t_45 <X> T_17_28.sp4_v_b_11
 (12 13)  (886 461)  (886 461)  routing T_17_28.sp4_v_t_45 <X> T_17_28.sp4_v_b_11


LogicTile_18_28

 (3 1)  (931 449)  (931 449)  routing T_18_28.sp12_h_l_23 <X> T_18_28.sp12_v_b_0
 (19 1)  (947 449)  (947 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 12)  (931 460)  (931 460)  routing T_18_28.sp12_v_b_1 <X> T_18_28.sp12_h_r_1
 (3 13)  (931 461)  (931 461)  routing T_18_28.sp12_v_b_1 <X> T_18_28.sp12_h_r_1


LogicTile_20_28

 (3 3)  (1039 451)  (1039 451)  routing T_20_28.sp12_v_b_0 <X> T_20_28.sp12_h_l_23


LogicTile_22_28

 (5 8)  (1149 456)  (1149 456)  routing T_22_28.sp4_v_b_0 <X> T_22_28.sp4_h_r_6
 (11 8)  (1155 456)  (1155 456)  routing T_22_28.sp4_v_t_40 <X> T_22_28.sp4_v_b_8
 (4 9)  (1148 457)  (1148 457)  routing T_22_28.sp4_v_b_0 <X> T_22_28.sp4_h_r_6
 (6 9)  (1150 457)  (1150 457)  routing T_22_28.sp4_v_b_0 <X> T_22_28.sp4_h_r_6
 (12 9)  (1156 457)  (1156 457)  routing T_22_28.sp4_v_t_40 <X> T_22_28.sp4_v_b_8


LogicTile_23_28

 (12 0)  (1210 448)  (1210 448)  routing T_23_28.sp4_h_l_46 <X> T_23_28.sp4_h_r_2
 (13 1)  (1211 449)  (1211 449)  routing T_23_28.sp4_h_l_46 <X> T_23_28.sp4_h_r_2
 (12 14)  (1210 462)  (1210 462)  routing T_23_28.sp4_v_b_11 <X> T_23_28.sp4_h_l_46


LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (14 1)  (1320 449)  (1320 449)  routing T_25_28.sp4_r_v_b_35 <X> T_25_28.lc_trk_g0_0
 (17 1)  (1323 449)  (1323 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (1328 449)  (1328 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1331 449)  (1331 449)  routing T_25_28.sp4_r_v_b_33 <X> T_25_28.lc_trk_g0_2
 (29 1)  (1335 449)  (1335 449)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 450)  (1317 450)  routing T_25_28.sp4_v_b_6 <X> T_25_28.sp4_v_t_39
 (13 2)  (1319 450)  (1319 450)  routing T_25_28.sp4_v_b_6 <X> T_25_28.sp4_v_t_39
 (26 2)  (1332 450)  (1332 450)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input0_1
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (1333 451)  (1333 451)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input0_1
 (28 3)  (1334 451)  (1334 451)  routing T_25_28.lc_trk_g3_4 <X> T_25_28.input0_1
 (29 3)  (1335 451)  (1335 451)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (22 4)  (1328 452)  (1328 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (26 5)  (1332 453)  (1332 453)  routing T_25_28.lc_trk_g0_2 <X> T_25_28.input0_2
 (29 5)  (1335 453)  (1335 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (8 7)  (1314 455)  (1314 455)  routing T_25_28.sp4_v_b_1 <X> T_25_28.sp4_v_t_41
 (10 7)  (1316 455)  (1316 455)  routing T_25_28.sp4_v_b_1 <X> T_25_28.sp4_v_t_41
 (27 7)  (1333 455)  (1333 455)  routing T_25_28.lc_trk_g3_0 <X> T_25_28.input0_3
 (28 7)  (1334 455)  (1334 455)  routing T_25_28.lc_trk_g3_0 <X> T_25_28.input0_3
 (29 7)  (1335 455)  (1335 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (11 8)  (1317 456)  (1317 456)  routing T_25_28.sp4_h_r_3 <X> T_25_28.sp4_v_b_8
 (21 8)  (1327 456)  (1327 456)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g2_3
 (22 8)  (1328 456)  (1328 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 456)  (1329 456)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g2_3
 (24 8)  (1330 456)  (1330 456)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g2_3
 (28 8)  (1334 456)  (1334 456)  routing T_25_28.lc_trk_g2_3 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 457)  (1327 457)  routing T_25_28.sp4_h_l_30 <X> T_25_28.lc_trk_g2_3
 (22 9)  (1328 457)  (1328 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 457)  (1329 457)  routing T_25_28.sp4_h_l_15 <X> T_25_28.lc_trk_g2_2
 (24 9)  (1330 457)  (1330 457)  routing T_25_28.sp4_h_l_15 <X> T_25_28.lc_trk_g2_2
 (25 9)  (1331 457)  (1331 457)  routing T_25_28.sp4_h_l_15 <X> T_25_28.lc_trk_g2_2
 (26 9)  (1332 457)  (1332 457)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.input0_4
 (27 9)  (1333 457)  (1333 457)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.input0_4
 (28 9)  (1334 457)  (1334 457)  routing T_25_28.lc_trk_g3_3 <X> T_25_28.input0_4
 (29 9)  (1335 457)  (1335 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (30 9)  (1336 457)  (1336 457)  routing T_25_28.lc_trk_g2_3 <X> T_25_28.wire_bram/ram/WDATA_3
 (40 9)  (1346 457)  (1346 457)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (16 10)  (1322 458)  (1322 458)  routing T_25_28.sp12_v_t_10 <X> T_25_28.lc_trk_g2_5
 (17 10)  (1323 458)  (1323 458)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (1328 458)  (1328 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1329 458)  (1329 458)  routing T_25_28.sp4_v_b_47 <X> T_25_28.lc_trk_g2_7
 (24 10)  (1330 458)  (1330 458)  routing T_25_28.sp4_v_b_47 <X> T_25_28.lc_trk_g2_7
 (26 10)  (1332 458)  (1332 458)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.input0_5
 (9 11)  (1315 459)  (1315 459)  routing T_25_28.sp4_v_b_11 <X> T_25_28.sp4_v_t_42
 (10 11)  (1316 459)  (1316 459)  routing T_25_28.sp4_v_b_11 <X> T_25_28.sp4_v_t_42
 (26 11)  (1332 459)  (1332 459)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.input0_5
 (27 11)  (1333 459)  (1333 459)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.input0_5
 (28 11)  (1334 459)  (1334 459)  routing T_25_28.lc_trk_g3_6 <X> T_25_28.input0_5
 (29 11)  (1335 459)  (1335 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (32 11)  (1338 459)  (1338 459)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 459)  (1339 459)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input2_5
 (34 11)  (1340 459)  (1340 459)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input2_5
 (35 11)  (1341 459)  (1341 459)  routing T_25_28.lc_trk_g3_2 <X> T_25_28.input2_5
 (14 12)  (1320 460)  (1320 460)  routing T_25_28.sp4_v_t_13 <X> T_25_28.lc_trk_g3_0
 (21 12)  (1327 460)  (1327 460)  routing T_25_28.sp4_v_t_14 <X> T_25_28.lc_trk_g3_3
 (22 12)  (1328 460)  (1328 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 460)  (1329 460)  routing T_25_28.sp4_v_t_14 <X> T_25_28.lc_trk_g3_3
 (26 12)  (1332 460)  (1332 460)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_6
 (16 13)  (1322 461)  (1322 461)  routing T_25_28.sp4_v_t_13 <X> T_25_28.lc_trk_g3_0
 (17 13)  (1323 461)  (1323 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (22 13)  (1328 461)  (1328 461)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_17 lc_trk_g3_2
 (23 13)  (1329 461)  (1329 461)  routing T_25_28.sp12_v_t_17 <X> T_25_28.lc_trk_g3_2
 (25 13)  (1331 461)  (1331 461)  routing T_25_28.sp12_v_t_17 <X> T_25_28.lc_trk_g3_2
 (26 13)  (1332 461)  (1332 461)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_6
 (27 13)  (1333 461)  (1333 461)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_6
 (28 13)  (1334 461)  (1334 461)  routing T_25_28.lc_trk_g3_7 <X> T_25_28.input0_6
 (29 13)  (1335 461)  (1335 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 461)  (1338 461)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 461)  (1340 461)  routing T_25_28.lc_trk_g1_3 <X> T_25_28.input2_6
 (35 13)  (1341 461)  (1341 461)  routing T_25_28.lc_trk_g1_3 <X> T_25_28.input2_6
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1327 462)  (1327 462)  routing T_25_28.sp4_v_t_18 <X> T_25_28.lc_trk_g3_7
 (22 14)  (1328 462)  (1328 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1329 462)  (1329 462)  routing T_25_28.sp4_v_t_18 <X> T_25_28.lc_trk_g3_7
 (25 14)  (1331 462)  (1331 462)  routing T_25_28.sp4_v_b_38 <X> T_25_28.lc_trk_g3_6
 (26 14)  (1332 462)  (1332 462)  routing T_25_28.lc_trk_g2_5 <X> T_25_28.input0_7
 (35 14)  (1341 462)  (1341 462)  routing T_25_28.lc_trk_g2_7 <X> T_25_28.input2_7
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (17 15)  (1323 463)  (1323 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1328 463)  (1328 463)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1329 463)  (1329 463)  routing T_25_28.sp4_v_b_38 <X> T_25_28.lc_trk_g3_6
 (25 15)  (1331 463)  (1331 463)  routing T_25_28.sp4_v_b_38 <X> T_25_28.lc_trk_g3_6
 (28 15)  (1334 463)  (1334 463)  routing T_25_28.lc_trk_g2_5 <X> T_25_28.input0_7
 (29 15)  (1335 463)  (1335 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (1338 463)  (1338 463)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 463)  (1339 463)  routing T_25_28.lc_trk_g2_7 <X> T_25_28.input2_7
 (35 15)  (1341 463)  (1341 463)  routing T_25_28.lc_trk_g2_7 <X> T_25_28.input2_7


LogicTile_26_28

 (12 4)  (1360 452)  (1360 452)  routing T_26_28.sp4_v_b_11 <X> T_26_28.sp4_h_r_5
 (11 5)  (1359 453)  (1359 453)  routing T_26_28.sp4_v_b_11 <X> T_26_28.sp4_h_r_5
 (13 5)  (1361 453)  (1361 453)  routing T_26_28.sp4_v_b_11 <X> T_26_28.sp4_h_r_5
 (4 6)  (1352 454)  (1352 454)  routing T_26_28.sp4_v_b_3 <X> T_26_28.sp4_v_t_38
 (8 7)  (1356 455)  (1356 455)  routing T_26_28.sp4_v_b_1 <X> T_26_28.sp4_v_t_41
 (10 7)  (1358 455)  (1358 455)  routing T_26_28.sp4_v_b_1 <X> T_26_28.sp4_v_t_41
 (19 9)  (1367 457)  (1367 457)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (5 11)  (1353 459)  (1353 459)  routing T_26_28.sp4_h_l_43 <X> T_26_28.sp4_v_t_43
 (6 14)  (1354 462)  (1354 462)  routing T_26_28.sp4_v_b_6 <X> T_26_28.sp4_v_t_44
 (5 15)  (1353 463)  (1353 463)  routing T_26_28.sp4_v_b_6 <X> T_26_28.sp4_v_t_44
 (8 15)  (1356 463)  (1356 463)  routing T_26_28.sp4_v_b_7 <X> T_26_28.sp4_v_t_47
 (10 15)  (1358 463)  (1358 463)  routing T_26_28.sp4_v_b_7 <X> T_26_28.sp4_v_t_47
 (19 15)  (1367 463)  (1367 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_27_28

 (19 2)  (1421 450)  (1421 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_30_28

 (12 8)  (1576 456)  (1576 456)  routing T_30_28.sp4_h_l_40 <X> T_30_28.sp4_h_r_8
 (13 9)  (1577 457)  (1577 457)  routing T_30_28.sp4_h_l_40 <X> T_30_28.sp4_h_r_8
 (3 13)  (1567 461)  (1567 461)  routing T_30_28.sp12_h_l_22 <X> T_30_28.sp12_h_r_1
 (3 15)  (1567 463)  (1567 463)  routing T_30_28.sp12_h_l_22 <X> T_30_28.sp12_v_t_22


IO_Tile_33_28

 (4 0)  (1730 448)  (1730 448)  routing T_33_28.span4_horz_32 <X> T_33_28.lc_trk_g0_0
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (5 1)  (1731 449)  (1731 449)  routing T_33_28.span4_horz_32 <X> T_33_28.lc_trk_g0_0
 (6 1)  (1732 449)  (1732 449)  routing T_33_28.span4_horz_32 <X> T_33_28.lc_trk_g0_0
 (7 1)  (1733 449)  (1733 449)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_32 lc_trk_g0_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (5 4)  (1731 452)  (1731 452)  routing T_33_28.span12_horz_5 <X> T_33_28.lc_trk_g0_5
 (7 4)  (1733 452)  (1733 452)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (1734 452)  (1734 452)  routing T_33_28.span12_horz_5 <X> T_33_28.lc_trk_g0_5
 (10 4)  (1736 452)  (1736 452)  routing T_33_28.lc_trk_g0_5 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (8 5)  (1734 453)  (1734 453)  routing T_33_28.span12_horz_5 <X> T_33_28.lc_trk_g0_5
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (5 3)  (12 435)  (12 435)  routing T_0_27.span4_horz_18 <X> T_0_27.lc_trk_g0_2
 (6 3)  (11 435)  (11 435)  routing T_0_27.span4_horz_18 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 438)  (6 438)  routing T_0_27.span4_horz_13 <X> T_0_27.span4_vert_t_14
 (12 6)  (5 438)  (5 438)  routing T_0_27.span4_horz_13 <X> T_0_27.span4_vert_t_14


LogicTile_3_27

 (5 2)  (131 434)  (131 434)  routing T_3_27.sp4_h_r_9 <X> T_3_27.sp4_h_l_37
 (4 3)  (130 435)  (130 435)  routing T_3_27.sp4_h_r_9 <X> T_3_27.sp4_h_l_37
 (8 10)  (134 442)  (134 442)  routing T_3_27.sp4_h_r_11 <X> T_3_27.sp4_h_l_42
 (10 10)  (136 442)  (136 442)  routing T_3_27.sp4_h_r_11 <X> T_3_27.sp4_h_l_42


LogicTile_7_27

 (12 14)  (354 446)  (354 446)  routing T_7_27.sp4_h_r_8 <X> T_7_27.sp4_h_l_46
 (4 15)  (346 447)  (346 447)  routing T_7_27.sp4_v_b_4 <X> T_7_27.sp4_h_l_44
 (13 15)  (355 447)  (355 447)  routing T_7_27.sp4_h_r_8 <X> T_7_27.sp4_h_l_46


RAM_Tile_8_27

 (16 0)  (412 432)  (412 432)  routing T_8_27.sp12_h_r_9 <X> T_8_27.lc_trk_g0_1
 (17 0)  (413 432)  (413 432)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 434)  (396 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (1 2)  (397 434)  (397 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 4)  (423 436)  (423 436)  routing T_8_27.lc_trk_g1_2 <X> T_8_27.wire_bram/ram/WDATA_13
 (29 4)  (425 436)  (425 436)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_13
 (39 4)  (435 436)  (435 436)  Enable bit of Mux _out_links/OutMux3_2 => wire_bram/ram/RDATA_13 sp12_v_b_4
 (22 5)  (418 437)  (418 437)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (419 437)  (419 437)  routing T_8_27.sp12_h_l_17 <X> T_8_27.lc_trk_g1_2
 (25 5)  (421 437)  (421 437)  routing T_8_27.sp12_h_l_17 <X> T_8_27.lc_trk_g1_2
 (30 5)  (426 437)  (426 437)  routing T_8_27.lc_trk_g1_2 <X> T_8_27.wire_bram/ram/WDATA_13
 (3 6)  (399 438)  (399 438)  routing T_8_27.sp12_v_b_0 <X> T_8_27.sp12_v_t_23
 (4 10)  (400 442)  (400 442)  routing T_8_27.sp4_h_r_0 <X> T_8_27.sp4_v_t_43
 (6 10)  (402 442)  (402 442)  routing T_8_27.sp4_h_r_0 <X> T_8_27.sp4_v_t_43
 (11 10)  (407 442)  (407 442)  routing T_8_27.sp4_h_r_2 <X> T_8_27.sp4_v_t_45
 (13 10)  (409 442)  (409 442)  routing T_8_27.sp4_h_r_2 <X> T_8_27.sp4_v_t_45
 (14 10)  (410 442)  (410 442)  routing T_8_27.sp4_h_r_36 <X> T_8_27.lc_trk_g2_4
 (5 11)  (401 443)  (401 443)  routing T_8_27.sp4_h_r_0 <X> T_8_27.sp4_v_t_43
 (12 11)  (408 443)  (408 443)  routing T_8_27.sp4_h_r_2 <X> T_8_27.sp4_v_t_45
 (15 11)  (411 443)  (411 443)  routing T_8_27.sp4_h_r_36 <X> T_8_27.lc_trk_g2_4
 (16 11)  (412 443)  (412 443)  routing T_8_27.sp4_h_r_36 <X> T_8_27.lc_trk_g2_4
 (17 11)  (413 443)  (413 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (29 12)  (425 444)  (425 444)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_9
 (37 12)  (433 444)  (433 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_bram/ram/RE


LogicTile_9_27

 (9 2)  (447 434)  (447 434)  routing T_9_27.sp4_v_b_1 <X> T_9_27.sp4_h_l_36
 (8 3)  (446 435)  (446 435)  routing T_9_27.sp4_h_r_7 <X> T_9_27.sp4_v_t_36
 (9 3)  (447 435)  (447 435)  routing T_9_27.sp4_h_r_7 <X> T_9_27.sp4_v_t_36
 (10 3)  (448 435)  (448 435)  routing T_9_27.sp4_h_r_7 <X> T_9_27.sp4_v_t_36
 (8 7)  (446 439)  (446 439)  routing T_9_27.sp4_v_b_1 <X> T_9_27.sp4_v_t_41
 (10 7)  (448 439)  (448 439)  routing T_9_27.sp4_v_b_1 <X> T_9_27.sp4_v_t_41
 (13 10)  (451 442)  (451 442)  routing T_9_27.sp4_v_b_8 <X> T_9_27.sp4_v_t_45
 (8 11)  (446 443)  (446 443)  routing T_9_27.sp4_h_r_1 <X> T_9_27.sp4_v_t_42
 (9 11)  (447 443)  (447 443)  routing T_9_27.sp4_h_r_1 <X> T_9_27.sp4_v_t_42
 (10 11)  (448 443)  (448 443)  routing T_9_27.sp4_h_r_1 <X> T_9_27.sp4_v_t_42
 (11 14)  (449 446)  (449 446)  routing T_9_27.sp4_h_r_5 <X> T_9_27.sp4_v_t_46
 (13 14)  (451 446)  (451 446)  routing T_9_27.sp4_h_r_5 <X> T_9_27.sp4_v_t_46
 (19 14)  (457 446)  (457 446)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (12 15)  (450 447)  (450 447)  routing T_9_27.sp4_h_r_5 <X> T_9_27.sp4_v_t_46


LogicTile_10_27

 (15 0)  (507 432)  (507 432)  routing T_10_27.sp12_h_r_1 <X> T_10_27.lc_trk_g0_1
 (17 0)  (509 432)  (509 432)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (510 432)  (510 432)  routing T_10_27.sp12_h_r_1 <X> T_10_27.lc_trk_g0_1
 (27 0)  (519 432)  (519 432)  routing T_10_27.lc_trk_g1_0 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 432)  (521 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 432)  (523 432)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 432)  (524 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (529 432)  (529 432)  LC_0 Logic Functioning bit
 (39 0)  (531 432)  (531 432)  LC_0 Logic Functioning bit
 (44 0)  (536 432)  (536 432)  LC_0 Logic Functioning bit
 (45 0)  (537 432)  (537 432)  LC_0 Logic Functioning bit
 (46 0)  (538 432)  (538 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (510 433)  (510 433)  routing T_10_27.sp12_h_r_1 <X> T_10_27.lc_trk_g0_1
 (27 1)  (519 433)  (519 433)  routing T_10_27.lc_trk_g1_1 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 433)  (521 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 433)  (523 433)  routing T_10_27.lc_trk_g0_7 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 433)  (524 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 433)  (525 433)  routing T_10_27.lc_trk_g2_0 <X> T_10_27.input_2_0
 (41 1)  (533 433)  (533 433)  LC_0 Logic Functioning bit
 (43 1)  (535 433)  (535 433)  LC_0 Logic Functioning bit
 (0 2)  (492 434)  (492 434)  routing T_10_27.glb_netwk_6 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (1 2)  (493 434)  (493 434)  routing T_10_27.glb_netwk_6 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (494 434)  (494 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (513 434)  (513 434)  routing T_10_27.sp4_v_b_15 <X> T_10_27.lc_trk_g0_7
 (22 2)  (514 434)  (514 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (515 434)  (515 434)  routing T_10_27.sp4_v_b_15 <X> T_10_27.lc_trk_g0_7
 (27 2)  (519 434)  (519 434)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 434)  (520 434)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 434)  (521 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 434)  (524 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (529 434)  (529 434)  LC_1 Logic Functioning bit
 (39 2)  (531 434)  (531 434)  LC_1 Logic Functioning bit
 (44 2)  (536 434)  (536 434)  LC_1 Logic Functioning bit
 (45 2)  (537 434)  (537 434)  LC_1 Logic Functioning bit
 (46 2)  (538 434)  (538 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (513 435)  (513 435)  routing T_10_27.sp4_v_b_15 <X> T_10_27.lc_trk_g0_7
 (29 3)  (521 435)  (521 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (533 435)  (533 435)  LC_1 Logic Functioning bit
 (43 3)  (535 435)  (535 435)  LC_1 Logic Functioning bit
 (14 4)  (506 436)  (506 436)  routing T_10_27.sp4_h_l_5 <X> T_10_27.lc_trk_g1_0
 (15 4)  (507 436)  (507 436)  routing T_10_27.sp12_h_r_1 <X> T_10_27.lc_trk_g1_1
 (17 4)  (509 436)  (509 436)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (510 436)  (510 436)  routing T_10_27.sp12_h_r_1 <X> T_10_27.lc_trk_g1_1
 (21 4)  (513 436)  (513 436)  routing T_10_27.wire_logic_cluster/lc_3/out <X> T_10_27.lc_trk_g1_3
 (22 4)  (514 436)  (514 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 436)  (517 436)  routing T_10_27.wire_logic_cluster/lc_2/out <X> T_10_27.lc_trk_g1_2
 (27 4)  (519 436)  (519 436)  routing T_10_27.lc_trk_g1_2 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 436)  (521 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 436)  (524 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (529 436)  (529 436)  LC_2 Logic Functioning bit
 (39 4)  (531 436)  (531 436)  LC_2 Logic Functioning bit
 (44 4)  (536 436)  (536 436)  LC_2 Logic Functioning bit
 (45 4)  (537 436)  (537 436)  LC_2 Logic Functioning bit
 (14 5)  (506 437)  (506 437)  routing T_10_27.sp4_h_l_5 <X> T_10_27.lc_trk_g1_0
 (15 5)  (507 437)  (507 437)  routing T_10_27.sp4_h_l_5 <X> T_10_27.lc_trk_g1_0
 (16 5)  (508 437)  (508 437)  routing T_10_27.sp4_h_l_5 <X> T_10_27.lc_trk_g1_0
 (17 5)  (509 437)  (509 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (510 437)  (510 437)  routing T_10_27.sp12_h_r_1 <X> T_10_27.lc_trk_g1_1
 (22 5)  (514 437)  (514 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (519 437)  (519 437)  routing T_10_27.lc_trk_g1_1 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 437)  (521 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 437)  (522 437)  routing T_10_27.lc_trk_g1_2 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (41 5)  (533 437)  (533 437)  LC_2 Logic Functioning bit
 (43 5)  (535 437)  (535 437)  LC_2 Logic Functioning bit
 (51 5)  (543 437)  (543 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (509 438)  (509 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 438)  (510 438)  routing T_10_27.wire_logic_cluster/lc_5/out <X> T_10_27.lc_trk_g1_5
 (25 6)  (517 438)  (517 438)  routing T_10_27.wire_logic_cluster/lc_6/out <X> T_10_27.lc_trk_g1_6
 (27 6)  (519 438)  (519 438)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 438)  (521 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 438)  (524 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (529 438)  (529 438)  LC_3 Logic Functioning bit
 (39 6)  (531 438)  (531 438)  LC_3 Logic Functioning bit
 (44 6)  (536 438)  (536 438)  LC_3 Logic Functioning bit
 (45 6)  (537 438)  (537 438)  LC_3 Logic Functioning bit
 (22 7)  (514 439)  (514 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (521 439)  (521 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 439)  (522 439)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (41 7)  (533 439)  (533 439)  LC_3 Logic Functioning bit
 (43 7)  (535 439)  (535 439)  LC_3 Logic Functioning bit
 (51 7)  (543 439)  (543 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (519 440)  (519 440)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 440)  (520 440)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 440)  (521 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 440)  (522 440)  routing T_10_27.lc_trk_g3_4 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 440)  (524 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (529 440)  (529 440)  LC_4 Logic Functioning bit
 (39 8)  (531 440)  (531 440)  LC_4 Logic Functioning bit
 (44 8)  (536 440)  (536 440)  LC_4 Logic Functioning bit
 (45 8)  (537 440)  (537 440)  LC_4 Logic Functioning bit
 (51 8)  (543 440)  (543 440)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (506 441)  (506 441)  routing T_10_27.sp4_h_r_24 <X> T_10_27.lc_trk_g2_0
 (15 9)  (507 441)  (507 441)  routing T_10_27.sp4_h_r_24 <X> T_10_27.lc_trk_g2_0
 (16 9)  (508 441)  (508 441)  routing T_10_27.sp4_h_r_24 <X> T_10_27.lc_trk_g2_0
 (17 9)  (509 441)  (509 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (27 9)  (519 441)  (519 441)  routing T_10_27.lc_trk_g1_1 <X> T_10_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 441)  (521 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (41 9)  (533 441)  (533 441)  LC_4 Logic Functioning bit
 (43 9)  (535 441)  (535 441)  LC_4 Logic Functioning bit
 (27 10)  (519 442)  (519 442)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 442)  (521 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 442)  (522 442)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (529 442)  (529 442)  LC_5 Logic Functioning bit
 (39 10)  (531 442)  (531 442)  LC_5 Logic Functioning bit
 (44 10)  (536 442)  (536 442)  LC_5 Logic Functioning bit
 (45 10)  (537 442)  (537 442)  LC_5 Logic Functioning bit
 (51 10)  (543 442)  (543 442)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (29 11)  (521 443)  (521 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (533 443)  (533 443)  LC_5 Logic Functioning bit
 (43 11)  (535 443)  (535 443)  LC_5 Logic Functioning bit
 (17 12)  (509 444)  (509 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 444)  (510 444)  routing T_10_27.wire_logic_cluster/lc_1/out <X> T_10_27.lc_trk_g3_1
 (27 12)  (519 444)  (519 444)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 444)  (521 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 444)  (522 444)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 444)  (524 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (529 444)  (529 444)  LC_6 Logic Functioning bit
 (39 12)  (531 444)  (531 444)  LC_6 Logic Functioning bit
 (44 12)  (536 444)  (536 444)  LC_6 Logic Functioning bit
 (45 12)  (537 444)  (537 444)  LC_6 Logic Functioning bit
 (19 13)  (511 445)  (511 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (27 13)  (519 445)  (519 445)  routing T_10_27.lc_trk_g1_1 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 445)  (521 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 445)  (522 445)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (41 13)  (533 445)  (533 445)  LC_6 Logic Functioning bit
 (43 13)  (535 445)  (535 445)  LC_6 Logic Functioning bit
 (53 13)  (545 445)  (545 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (492 446)  (492 446)  routing T_10_27.glb_netwk_4 <X> T_10_27.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 446)  (493 446)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (495 446)  (495 446)  routing T_10_27.sp12_h_r_1 <X> T_10_27.sp12_v_t_22
 (14 14)  (506 446)  (506 446)  routing T_10_27.wire_logic_cluster/lc_4/out <X> T_10_27.lc_trk_g3_4
 (21 14)  (513 446)  (513 446)  routing T_10_27.wire_logic_cluster/lc_7/out <X> T_10_27.lc_trk_g3_7
 (22 14)  (514 446)  (514 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 446)  (519 446)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 446)  (520 446)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 446)  (521 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 446)  (522 446)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 446)  (524 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (529 446)  (529 446)  LC_7 Logic Functioning bit
 (39 14)  (531 446)  (531 446)  LC_7 Logic Functioning bit
 (44 14)  (536 446)  (536 446)  LC_7 Logic Functioning bit
 (45 14)  (537 446)  (537 446)  LC_7 Logic Functioning bit
 (51 14)  (543 446)  (543 446)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (495 447)  (495 447)  routing T_10_27.sp12_h_r_1 <X> T_10_27.sp12_v_t_22
 (17 15)  (509 447)  (509 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (521 447)  (521 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 447)  (522 447)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_7/in_1
 (41 15)  (533 447)  (533 447)  LC_7 Logic Functioning bit
 (43 15)  (535 447)  (535 447)  LC_7 Logic Functioning bit


LogicTile_11_27

 (3 10)  (549 442)  (549 442)  routing T_11_27.sp12_h_r_1 <X> T_11_27.sp12_h_l_22
 (3 11)  (549 443)  (549 443)  routing T_11_27.sp12_h_r_1 <X> T_11_27.sp12_h_l_22
 (13 11)  (559 443)  (559 443)  routing T_11_27.sp4_v_b_3 <X> T_11_27.sp4_h_l_45


LogicTile_12_27

 (4 3)  (604 435)  (604 435)  routing T_12_27.sp4_v_b_7 <X> T_12_27.sp4_h_l_37
 (26 6)  (626 438)  (626 438)  routing T_12_27.lc_trk_g2_5 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (32 6)  (632 438)  (632 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 438)  (633 438)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 438)  (636 438)  LC_3 Logic Functioning bit
 (38 6)  (638 438)  (638 438)  LC_3 Logic Functioning bit
 (22 7)  (622 439)  (622 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (28 7)  (628 439)  (628 439)  routing T_12_27.lc_trk_g2_5 <X> T_12_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 439)  (629 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 439)  (631 439)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 439)  (637 439)  LC_3 Logic Functioning bit
 (39 7)  (639 439)  (639 439)  LC_3 Logic Functioning bit
 (48 7)  (648 439)  (648 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 9)  (622 441)  (622 441)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (623 441)  (623 441)  routing T_12_27.sp12_v_t_9 <X> T_12_27.lc_trk_g2_2
 (17 10)  (617 442)  (617 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (618 443)  (618 443)  routing T_12_27.sp4_r_v_b_37 <X> T_12_27.lc_trk_g2_5
 (3 12)  (603 444)  (603 444)  routing T_12_27.sp12_v_b_1 <X> T_12_27.sp12_h_r_1
 (3 13)  (603 445)  (603 445)  routing T_12_27.sp12_v_b_1 <X> T_12_27.sp12_h_r_1
 (26 14)  (626 446)  (626 446)  routing T_12_27.lc_trk_g1_6 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (32 14)  (632 446)  (632 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 446)  (633 446)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 446)  (636 446)  LC_7 Logic Functioning bit
 (38 14)  (638 446)  (638 446)  LC_7 Logic Functioning bit
 (51 14)  (651 446)  (651 446)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (626 447)  (626 447)  routing T_12_27.lc_trk_g1_6 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 447)  (627 447)  routing T_12_27.lc_trk_g1_6 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 447)  (629 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 447)  (631 447)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 447)  (637 447)  LC_7 Logic Functioning bit
 (39 15)  (639 447)  (639 447)  LC_7 Logic Functioning bit


LogicTile_13_27

 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_t_23 <X> T_13_27.sp12_h_r_0


LogicTile_14_27

 (3 4)  (711 436)  (711 436)  routing T_14_27.sp12_v_t_23 <X> T_14_27.sp12_h_r_0
 (9 5)  (717 437)  (717 437)  routing T_14_27.sp4_v_t_41 <X> T_14_27.sp4_v_b_4


LogicTile_15_27

 (21 14)  (783 446)  (783 446)  routing T_15_27.sp4_h_l_34 <X> T_15_27.lc_trk_g3_7
 (22 14)  (784 446)  (784 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 446)  (785 446)  routing T_15_27.sp4_h_l_34 <X> T_15_27.lc_trk_g3_7
 (24 14)  (786 446)  (786 446)  routing T_15_27.sp4_h_l_34 <X> T_15_27.lc_trk_g3_7
 (26 14)  (788 446)  (788 446)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 446)  (793 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 446)  (794 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 446)  (795 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 446)  (796 446)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 446)  (798 446)  LC_7 Logic Functioning bit
 (38 14)  (800 446)  (800 446)  LC_7 Logic Functioning bit
 (48 14)  (810 446)  (810 446)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (776 447)  (776 447)  routing T_15_27.sp12_v_b_20 <X> T_15_27.lc_trk_g3_4
 (16 15)  (778 447)  (778 447)  routing T_15_27.sp12_v_b_20 <X> T_15_27.lc_trk_g3_4
 (17 15)  (779 447)  (779 447)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (19 15)  (781 447)  (781 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (783 447)  (783 447)  routing T_15_27.sp4_h_l_34 <X> T_15_27.lc_trk_g3_7
 (27 15)  (789 447)  (789 447)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 447)  (790 447)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 447)  (791 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 447)  (793 447)  routing T_15_27.lc_trk_g3_7 <X> T_15_27.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 447)  (799 447)  LC_7 Logic Functioning bit
 (39 15)  (801 447)  (801 447)  LC_7 Logic Functioning bit


LogicTile_16_27

 (31 2)  (847 434)  (847 434)  routing T_16_27.lc_trk_g1_7 <X> T_16_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 434)  (848 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 434)  (850 434)  routing T_16_27.lc_trk_g1_7 <X> T_16_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 434)  (852 434)  LC_1 Logic Functioning bit
 (38 2)  (854 434)  (854 434)  LC_1 Logic Functioning bit
 (47 2)  (863 434)  (863 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (843 435)  (843 435)  routing T_16_27.lc_trk_g1_0 <X> T_16_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 435)  (845 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 435)  (847 435)  routing T_16_27.lc_trk_g1_7 <X> T_16_27.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 435)  (853 435)  LC_1 Logic Functioning bit
 (39 3)  (855 435)  (855 435)  LC_1 Logic Functioning bit
 (14 4)  (830 436)  (830 436)  routing T_16_27.sp4_h_r_8 <X> T_16_27.lc_trk_g1_0
 (15 5)  (831 437)  (831 437)  routing T_16_27.sp4_h_r_8 <X> T_16_27.lc_trk_g1_0
 (16 5)  (832 437)  (832 437)  routing T_16_27.sp4_h_r_8 <X> T_16_27.lc_trk_g1_0
 (17 5)  (833 437)  (833 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 6)  (838 438)  (838 438)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (839 438)  (839 438)  routing T_16_27.sp4_h_r_7 <X> T_16_27.lc_trk_g1_7
 (24 6)  (840 438)  (840 438)  routing T_16_27.sp4_h_r_7 <X> T_16_27.lc_trk_g1_7
 (21 7)  (837 439)  (837 439)  routing T_16_27.sp4_h_r_7 <X> T_16_27.lc_trk_g1_7
 (9 14)  (825 446)  (825 446)  routing T_16_27.sp4_h_r_7 <X> T_16_27.sp4_h_l_47
 (10 14)  (826 446)  (826 446)  routing T_16_27.sp4_h_r_7 <X> T_16_27.sp4_h_l_47


LogicTile_17_27

 (2 0)  (876 432)  (876 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (877 432)  (877 432)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0
 (3 1)  (877 433)  (877 433)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0
 (8 12)  (882 444)  (882 444)  routing T_17_27.sp4_v_b_4 <X> T_17_27.sp4_h_r_10
 (9 12)  (883 444)  (883 444)  routing T_17_27.sp4_v_b_4 <X> T_17_27.sp4_h_r_10
 (10 12)  (884 444)  (884 444)  routing T_17_27.sp4_v_b_4 <X> T_17_27.sp4_h_r_10


LogicTile_18_27

 (2 0)  (930 432)  (930 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_l_23 <X> T_18_27.sp12_v_b_0
 (4 4)  (932 436)  (932 436)  routing T_18_27.sp4_h_l_38 <X> T_18_27.sp4_v_b_3
 (5 5)  (933 437)  (933 437)  routing T_18_27.sp4_h_l_38 <X> T_18_27.sp4_v_b_3
 (3 11)  (931 443)  (931 443)  routing T_18_27.sp12_v_b_1 <X> T_18_27.sp12_h_l_22


LogicTile_19_27

 (25 0)  (1007 432)  (1007 432)  routing T_19_27.sp4_v_b_10 <X> T_19_27.lc_trk_g0_2
 (22 1)  (1004 433)  (1004 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1005 433)  (1005 433)  routing T_19_27.sp4_v_b_10 <X> T_19_27.lc_trk_g0_2
 (25 1)  (1007 433)  (1007 433)  routing T_19_27.sp4_v_b_10 <X> T_19_27.lc_trk_g0_2
 (3 4)  (985 436)  (985 436)  routing T_19_27.sp12_v_b_0 <X> T_19_27.sp12_h_r_0
 (25 4)  (1007 436)  (1007 436)  routing T_19_27.sp4_v_b_2 <X> T_19_27.lc_trk_g1_2
 (3 5)  (985 437)  (985 437)  routing T_19_27.sp12_v_b_0 <X> T_19_27.sp12_h_r_0
 (22 5)  (1004 437)  (1004 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1005 437)  (1005 437)  routing T_19_27.sp4_v_b_2 <X> T_19_27.lc_trk_g1_2
 (5 9)  (987 441)  (987 441)  routing T_19_27.sp4_h_r_6 <X> T_19_27.sp4_v_b_6
 (32 10)  (1014 442)  (1014 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 442)  (1018 442)  LC_5 Logic Functioning bit
 (38 10)  (1020 442)  (1020 442)  LC_5 Logic Functioning bit
 (48 10)  (1030 442)  (1030 442)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (1008 443)  (1008 443)  routing T_19_27.lc_trk_g1_2 <X> T_19_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 443)  (1009 443)  routing T_19_27.lc_trk_g1_2 <X> T_19_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 443)  (1011 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 443)  (1013 443)  routing T_19_27.lc_trk_g0_2 <X> T_19_27.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 443)  (1019 443)  LC_5 Logic Functioning bit
 (39 11)  (1021 443)  (1021 443)  LC_5 Logic Functioning bit
 (53 11)  (1035 443)  (1035 443)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43


LogicTile_20_27

 (2 4)  (1038 436)  (1038 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 4)  (1049 436)  (1049 436)  routing T_20_27.sp4_h_l_40 <X> T_20_27.sp4_v_b_5
 (12 5)  (1048 437)  (1048 437)  routing T_20_27.sp4_h_l_40 <X> T_20_27.sp4_v_b_5
 (10 10)  (1046 442)  (1046 442)  routing T_20_27.sp4_v_b_2 <X> T_20_27.sp4_h_l_42
 (12 10)  (1048 442)  (1048 442)  routing T_20_27.sp4_h_r_5 <X> T_20_27.sp4_h_l_45
 (13 11)  (1049 443)  (1049 443)  routing T_20_27.sp4_h_r_5 <X> T_20_27.sp4_h_l_45
 (10 13)  (1046 445)  (1046 445)  routing T_20_27.sp4_h_r_5 <X> T_20_27.sp4_v_b_10


LogicTile_21_27

 (2 0)  (1092 432)  (1092 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 1)  (1098 433)  (1098 433)  routing T_21_27.sp4_h_r_1 <X> T_21_27.sp4_v_b_1
 (12 8)  (1102 440)  (1102 440)  routing T_21_27.sp4_v_b_2 <X> T_21_27.sp4_h_r_8
 (4 9)  (1094 441)  (1094 441)  routing T_21_27.sp4_h_l_47 <X> T_21_27.sp4_h_r_6
 (6 9)  (1096 441)  (1096 441)  routing T_21_27.sp4_h_l_47 <X> T_21_27.sp4_h_r_6
 (11 9)  (1101 441)  (1101 441)  routing T_21_27.sp4_v_b_2 <X> T_21_27.sp4_h_r_8
 (13 9)  (1103 441)  (1103 441)  routing T_21_27.sp4_v_b_2 <X> T_21_27.sp4_h_r_8
 (2 10)  (1092 442)  (1092 442)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (11 12)  (1101 444)  (1101 444)  routing T_21_27.sp4_h_l_40 <X> T_21_27.sp4_v_b_11
 (13 12)  (1103 444)  (1103 444)  routing T_21_27.sp4_h_l_40 <X> T_21_27.sp4_v_b_11
 (12 13)  (1102 445)  (1102 445)  routing T_21_27.sp4_h_l_40 <X> T_21_27.sp4_v_b_11


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 2)  (1147 434)  (1147 434)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (3 3)  (1147 435)  (1147 435)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (19 13)  (1163 445)  (1163 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_27

 (2 0)  (1200 432)  (1200 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 1)  (1206 433)  (1206 433)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_1
 (9 1)  (1207 433)  (1207 433)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_1
 (10 1)  (1208 433)  (1208 433)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_1
 (11 8)  (1209 440)  (1209 440)  routing T_23_27.sp4_h_r_3 <X> T_23_27.sp4_v_b_8
 (5 10)  (1203 442)  (1203 442)  routing T_23_27.sp4_h_r_3 <X> T_23_27.sp4_h_l_43
 (4 11)  (1202 443)  (1202 443)  routing T_23_27.sp4_h_r_3 <X> T_23_27.sp4_h_l_43


LogicTile_24_27

 (11 9)  (1263 441)  (1263 441)  routing T_24_27.sp4_h_l_45 <X> T_24_27.sp4_h_r_8
 (12 11)  (1264 443)  (1264 443)  routing T_24_27.sp4_h_l_45 <X> T_24_27.sp4_v_t_45
 (19 15)  (1271 447)  (1271 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_27

 (16 0)  (1322 432)  (1322 432)  routing T_25_27.sp4_v_b_9 <X> T_25_27.lc_trk_g0_1
 (17 0)  (1323 432)  (1323 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 432)  (1324 432)  routing T_25_27.sp4_v_b_9 <X> T_25_27.lc_trk_g0_1
 (21 0)  (1327 432)  (1327 432)  routing T_25_27.sp4_v_b_3 <X> T_25_27.lc_trk_g0_3
 (22 0)  (1328 432)  (1328 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 432)  (1329 432)  routing T_25_27.sp4_v_b_3 <X> T_25_27.lc_trk_g0_3
 (3 1)  (1309 433)  (1309 433)  routing T_25_27.sp12_h_l_23 <X> T_25_27.sp12_v_b_0
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (1324 433)  (1324 433)  routing T_25_27.sp4_v_b_9 <X> T_25_27.lc_trk_g0_1
 (19 1)  (1325 433)  (1325 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_b_12
 (28 1)  (1334 433)  (1334 433)  routing T_25_27.lc_trk_g2_0 <X> T_25_27.input0_0
 (29 1)  (1335 433)  (1335 433)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (1312 434)  (1312 434)  routing T_25_27.sp4_v_b_9 <X> T_25_27.sp4_v_t_37
 (14 2)  (1320 434)  (1320 434)  routing T_25_27.sp4_v_b_12 <X> T_25_27.lc_trk_g0_4
 (26 2)  (1332 434)  (1332 434)  routing T_25_27.lc_trk_g1_6 <X> T_25_27.input0_1
 (5 3)  (1311 435)  (1311 435)  routing T_25_27.sp4_v_b_9 <X> T_25_27.sp4_v_t_37
 (14 3)  (1320 435)  (1320 435)  routing T_25_27.sp4_v_b_12 <X> T_25_27.lc_trk_g0_4
 (16 3)  (1322 435)  (1322 435)  routing T_25_27.sp4_v_b_12 <X> T_25_27.lc_trk_g0_4
 (17 3)  (1323 435)  (1323 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_12 lc_trk_g0_4
 (26 3)  (1332 435)  (1332 435)  routing T_25_27.lc_trk_g1_6 <X> T_25_27.input0_1
 (27 3)  (1333 435)  (1333 435)  routing T_25_27.lc_trk_g1_6 <X> T_25_27.input0_1
 (29 3)  (1335 435)  (1335 435)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (26 4)  (1332 436)  (1332 436)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.input0_2
 (28 5)  (1334 437)  (1334 437)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.input0_2
 (29 5)  (1335 437)  (1335 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (4 6)  (1310 438)  (1310 438)  routing T_25_27.sp4_v_b_7 <X> T_25_27.sp4_v_t_38
 (6 6)  (1312 438)  (1312 438)  routing T_25_27.sp4_v_b_7 <X> T_25_27.sp4_v_t_38
 (15 6)  (1321 438)  (1321 438)  routing T_25_27.sp4_h_r_21 <X> T_25_27.lc_trk_g1_5
 (16 6)  (1322 438)  (1322 438)  routing T_25_27.sp4_h_r_21 <X> T_25_27.lc_trk_g1_5
 (17 6)  (1323 438)  (1323 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1324 438)  (1324 438)  routing T_25_27.sp4_h_r_21 <X> T_25_27.lc_trk_g1_5
 (18 7)  (1324 439)  (1324 439)  routing T_25_27.sp4_h_r_21 <X> T_25_27.lc_trk_g1_5
 (22 7)  (1328 439)  (1328 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_11 lc_trk_g1_6
 (23 7)  (1329 439)  (1329 439)  routing T_25_27.sp4_v_t_11 <X> T_25_27.lc_trk_g1_6
 (24 7)  (1330 439)  (1330 439)  routing T_25_27.sp4_v_t_11 <X> T_25_27.lc_trk_g1_6
 (26 7)  (1332 439)  (1332 439)  routing T_25_27.lc_trk_g0_3 <X> T_25_27.input0_3
 (29 7)  (1335 439)  (1335 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (14 8)  (1320 440)  (1320 440)  routing T_25_27.sp4_h_r_40 <X> T_25_27.lc_trk_g2_0
 (21 8)  (1327 440)  (1327 440)  routing T_25_27.sp4_v_b_27 <X> T_25_27.lc_trk_g2_3
 (22 8)  (1328 440)  (1328 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 440)  (1329 440)  routing T_25_27.sp4_v_b_27 <X> T_25_27.lc_trk_g2_3
 (26 8)  (1332 440)  (1332 440)  routing T_25_27.lc_trk_g0_4 <X> T_25_27.input0_4
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g3_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (14 9)  (1320 441)  (1320 441)  routing T_25_27.sp4_h_r_40 <X> T_25_27.lc_trk_g2_0
 (15 9)  (1321 441)  (1321 441)  routing T_25_27.sp4_h_r_40 <X> T_25_27.lc_trk_g2_0
 (16 9)  (1322 441)  (1322 441)  routing T_25_27.sp4_h_r_40 <X> T_25_27.lc_trk_g2_0
 (17 9)  (1323 441)  (1323 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (29 9)  (1335 441)  (1335 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (39 9)  (1345 441)  (1345 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (6 10)  (1312 442)  (1312 442)  routing T_25_27.sp4_v_b_3 <X> T_25_27.sp4_v_t_43
 (35 10)  (1341 442)  (1341 442)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input2_5
 (5 11)  (1311 443)  (1311 443)  routing T_25_27.sp4_v_b_3 <X> T_25_27.sp4_v_t_43
 (12 11)  (1318 443)  (1318 443)  routing T_25_27.sp4_h_l_45 <X> T_25_27.sp4_v_t_45
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1328 443)  (1328 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_19 lc_trk_g2_6
 (23 11)  (1329 443)  (1329 443)  routing T_25_27.sp4_h_l_19 <X> T_25_27.lc_trk_g2_6
 (24 11)  (1330 443)  (1330 443)  routing T_25_27.sp4_h_l_19 <X> T_25_27.lc_trk_g2_6
 (25 11)  (1331 443)  (1331 443)  routing T_25_27.sp4_h_l_19 <X> T_25_27.lc_trk_g2_6
 (29 11)  (1335 443)  (1335 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 443)  (1338 443)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 443)  (1339 443)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input2_5
 (34 11)  (1340 443)  (1340 443)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input2_5
 (35 11)  (1341 443)  (1341 443)  routing T_25_27.lc_trk_g3_6 <X> T_25_27.input2_5
 (17 12)  (1323 444)  (1323 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (35 12)  (1341 444)  (1341 444)  routing T_25_27.lc_trk_g2_6 <X> T_25_27.input2_6
 (14 13)  (1320 445)  (1320 445)  routing T_25_27.sp12_v_b_16 <X> T_25_27.lc_trk_g3_0
 (16 13)  (1322 445)  (1322 445)  routing T_25_27.sp12_v_b_16 <X> T_25_27.lc_trk_g3_0
 (17 13)  (1323 445)  (1323 445)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (27 13)  (1333 445)  (1333 445)  routing T_25_27.lc_trk_g3_1 <X> T_25_27.input0_6
 (28 13)  (1334 445)  (1334 445)  routing T_25_27.lc_trk_g3_1 <X> T_25_27.input0_6
 (29 13)  (1335 445)  (1335 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 445)  (1338 445)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 445)  (1339 445)  routing T_25_27.lc_trk_g2_6 <X> T_25_27.input2_6
 (35 13)  (1341 445)  (1341 445)  routing T_25_27.lc_trk_g2_6 <X> T_25_27.input2_6
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (3 14)  (1309 446)  (1309 446)  routing T_25_27.sp12_v_b_1 <X> T_25_27.sp12_v_t_22
 (11 14)  (1317 446)  (1317 446)  routing T_25_27.sp4_h_l_43 <X> T_25_27.sp4_v_t_46
 (14 14)  (1320 446)  (1320 446)  routing T_25_27.sp4_v_t_25 <X> T_25_27.lc_trk_g3_4
 (0 15)  (1306 447)  (1306 447)  routing T_25_27.lc_trk_g1_5 <X> T_25_27.wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g1_5 <X> T_25_27.wire_bram/ram/RE
 (9 15)  (1315 447)  (1315 447)  routing T_25_27.sp4_v_b_2 <X> T_25_27.sp4_v_t_47
 (10 15)  (1316 447)  (1316 447)  routing T_25_27.sp4_v_b_2 <X> T_25_27.sp4_v_t_47
 (14 15)  (1320 447)  (1320 447)  routing T_25_27.sp4_v_t_25 <X> T_25_27.lc_trk_g3_4
 (16 15)  (1322 447)  (1322 447)  routing T_25_27.sp4_v_t_25 <X> T_25_27.lc_trk_g3_4
 (17 15)  (1323 447)  (1323 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (22 15)  (1328 447)  (1328 447)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_22 lc_trk_g3_6
 (23 15)  (1329 447)  (1329 447)  routing T_25_27.sp12_v_b_22 <X> T_25_27.lc_trk_g3_6
 (25 15)  (1331 447)  (1331 447)  routing T_25_27.sp12_v_b_22 <X> T_25_27.lc_trk_g3_6
 (26 15)  (1332 447)  (1332 447)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.input0_7
 (28 15)  (1334 447)  (1334 447)  routing T_25_27.lc_trk_g2_3 <X> T_25_27.input0_7
 (29 15)  (1335 447)  (1335 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 447)  (1338 447)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (1339 447)  (1339 447)  routing T_25_27.lc_trk_g3_0 <X> T_25_27.input2_7
 (34 15)  (1340 447)  (1340 447)  routing T_25_27.lc_trk_g3_0 <X> T_25_27.input2_7


LogicTile_26_27

 (12 7)  (1360 439)  (1360 439)  routing T_26_27.sp4_h_l_40 <X> T_26_27.sp4_v_t_40
 (10 15)  (1358 447)  (1358 447)  routing T_26_27.sp4_h_l_40 <X> T_26_27.sp4_v_t_47


LogicTile_27_27

 (5 10)  (1407 442)  (1407 442)  routing T_27_27.sp4_v_t_37 <X> T_27_27.sp4_h_l_43
 (4 11)  (1406 443)  (1406 443)  routing T_27_27.sp4_v_t_37 <X> T_27_27.sp4_h_l_43
 (6 11)  (1408 443)  (1408 443)  routing T_27_27.sp4_v_t_37 <X> T_27_27.sp4_h_l_43


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_7_26

 (9 3)  (351 419)  (351 419)  routing T_7_26.sp4_v_b_1 <X> T_7_26.sp4_v_t_36


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 416)  (411 416)  routing T_8_26.sp4_v_b_17 <X> T_8_26.lc_trk_g0_1
 (16 0)  (412 416)  (412 416)  routing T_8_26.sp4_v_b_17 <X> T_8_26.lc_trk_g0_1
 (17 0)  (413 416)  (413 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (418 416)  (418 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (27 1)  (423 417)  (423 417)  routing T_8_26.lc_trk_g3_1 <X> T_8_26.input0_0
 (28 1)  (424 417)  (424 417)  routing T_8_26.lc_trk_g3_1 <X> T_8_26.input0_0
 (29 1)  (425 417)  (425 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 418)  (411 418)  routing T_8_26.sp12_h_r_5 <X> T_8_26.lc_trk_g0_5
 (17 2)  (413 418)  (413 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (414 418)  (414 418)  routing T_8_26.sp12_h_r_5 <X> T_8_26.lc_trk_g0_5
 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 419)  (414 419)  routing T_8_26.sp12_h_r_5 <X> T_8_26.lc_trk_g0_5
 (27 3)  (423 419)  (423 419)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.input0_1
 (28 3)  (424 419)  (424 419)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.input0_1
 (29 3)  (425 419)  (425 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (0 4)  (396 420)  (396 420)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.wire_bram/ram/WCLKE
 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (26 4)  (422 420)  (422 420)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input0_2
 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.wire_bram/ram/WCLKE
 (26 5)  (422 421)  (422 421)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input0_2
 (28 5)  (424 421)  (424 421)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input0_2
 (29 5)  (425 421)  (425 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (21 6)  (417 422)  (417 422)  routing T_8_26.sp4_v_t_2 <X> T_8_26.lc_trk_g1_7
 (22 6)  (418 422)  (418 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (419 422)  (419 422)  routing T_8_26.sp4_v_t_2 <X> T_8_26.lc_trk_g1_7
 (26 6)  (422 422)  (422 422)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.input0_3
 (21 7)  (417 423)  (417 423)  routing T_8_26.sp4_v_t_2 <X> T_8_26.lc_trk_g1_7
 (22 7)  (418 423)  (418 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (423 423)  (423 423)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.input0_3
 (28 7)  (424 423)  (424 423)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.input0_3
 (29 7)  (425 423)  (425 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (26 8)  (422 424)  (422 424)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.input0_4
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (10 9)  (406 425)  (406 425)  routing T_8_26.sp4_h_r_2 <X> T_8_26.sp4_v_b_7
 (22 9)  (418 425)  (418 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 425)  (419 425)  routing T_8_26.sp4_v_t_31 <X> T_8_26.lc_trk_g2_2
 (24 9)  (420 425)  (420 425)  routing T_8_26.sp4_v_t_31 <X> T_8_26.lc_trk_g2_2
 (26 9)  (422 425)  (422 425)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.input0_4
 (27 9)  (423 425)  (423 425)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.input0_4
 (29 9)  (425 425)  (425 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g0_3 <X> T_8_26.wire_bram/ram/WDATA_3
 (41 9)  (437 425)  (437 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (21 10)  (417 426)  (417 426)  routing T_8_26.sp4_v_t_18 <X> T_8_26.lc_trk_g2_7
 (22 10)  (418 426)  (418 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (419 426)  (419 426)  routing T_8_26.sp4_v_t_18 <X> T_8_26.lc_trk_g2_7
 (35 10)  (431 426)  (431 426)  routing T_8_26.lc_trk_g0_5 <X> T_8_26.input2_5
 (17 11)  (413 427)  (413 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (418 427)  (418 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (419 427)  (419 427)  routing T_8_26.sp4_v_b_46 <X> T_8_26.lc_trk_g2_6
 (24 11)  (420 427)  (420 427)  routing T_8_26.sp4_v_b_46 <X> T_8_26.lc_trk_g2_6
 (29 11)  (425 427)  (425 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (428 427)  (428 427)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_5 input2_5
 (14 12)  (410 428)  (410 428)  routing T_8_26.sp4_v_t_13 <X> T_8_26.lc_trk_g3_0
 (16 12)  (412 428)  (412 428)  routing T_8_26.sp4_v_b_25 <X> T_8_26.lc_trk_g3_1
 (17 12)  (413 428)  (413 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (414 428)  (414 428)  routing T_8_26.sp4_v_b_25 <X> T_8_26.lc_trk_g3_1
 (26 12)  (422 428)  (422 428)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_6
 (35 12)  (431 428)  (431 428)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.input2_6
 (16 13)  (412 429)  (412 429)  routing T_8_26.sp4_v_t_13 <X> T_8_26.lc_trk_g3_0
 (17 13)  (413 429)  (413 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (26 13)  (422 429)  (422 429)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_6
 (27 13)  (423 429)  (423 429)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_6
 (28 13)  (424 429)  (424 429)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_6
 (29 13)  (425 429)  (425 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (428 429)  (428 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (429 429)  (429 429)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.input2_6
 (34 13)  (430 429)  (430 429)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.input2_6
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (410 430)  (410 430)  routing T_8_26.sp4_h_r_44 <X> T_8_26.lc_trk_g3_4
 (16 14)  (412 430)  (412 430)  routing T_8_26.sp12_v_b_21 <X> T_8_26.lc_trk_g3_5
 (17 14)  (413 430)  (413 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (417 430)  (417 430)  routing T_8_26.sp4_h_l_26 <X> T_8_26.lc_trk_g3_7
 (22 14)  (418 430)  (418 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (419 430)  (419 430)  routing T_8_26.sp4_h_l_26 <X> T_8_26.lc_trk_g3_7
 (24 14)  (420 430)  (420 430)  routing T_8_26.sp4_h_l_26 <X> T_8_26.lc_trk_g3_7
 (26 14)  (422 430)  (422 430)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.input0_7
 (35 14)  (431 430)  (431 430)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input2_7
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE
 (14 15)  (410 431)  (410 431)  routing T_8_26.sp4_h_r_44 <X> T_8_26.lc_trk_g3_4
 (15 15)  (411 431)  (411 431)  routing T_8_26.sp4_h_r_44 <X> T_8_26.lc_trk_g3_4
 (16 15)  (412 431)  (412 431)  routing T_8_26.sp4_h_r_44 <X> T_8_26.lc_trk_g3_4
 (17 15)  (413 431)  (413 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (414 431)  (414 431)  routing T_8_26.sp12_v_b_21 <X> T_8_26.lc_trk_g3_5
 (26 15)  (422 431)  (422 431)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.input0_7
 (27 15)  (423 431)  (423 431)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.input0_7
 (29 15)  (425 431)  (425 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (428 431)  (428 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (429 431)  (429 431)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input2_7
 (35 15)  (431 431)  (431 431)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input2_7


LogicTile_9_26

 (4 2)  (442 418)  (442 418)  routing T_9_26.sp4_v_b_0 <X> T_9_26.sp4_v_t_37
 (12 2)  (450 418)  (450 418)  routing T_9_26.sp4_v_b_2 <X> T_9_26.sp4_h_l_39
 (12 4)  (450 420)  (450 420)  routing T_9_26.sp4_v_t_40 <X> T_9_26.sp4_h_r_5
 (19 14)  (457 430)  (457 430)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (4 15)  (442 431)  (442 431)  routing T_9_26.sp4_v_b_4 <X> T_9_26.sp4_h_l_44


LogicTile_11_26

 (19 3)  (565 419)  (565 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_12_26

 (19 7)  (619 423)  (619 423)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_13_26

 (12 8)  (666 424)  (666 424)  routing T_13_26.sp4_h_l_40 <X> T_13_26.sp4_h_r_8
 (13 9)  (667 425)  (667 425)  routing T_13_26.sp4_h_l_40 <X> T_13_26.sp4_h_r_8
 (3 12)  (657 428)  (657 428)  routing T_13_26.sp12_v_b_1 <X> T_13_26.sp12_h_r_1
 (3 13)  (657 429)  (657 429)  routing T_13_26.sp12_v_b_1 <X> T_13_26.sp12_h_r_1


LogicTile_15_26

 (19 4)  (781 420)  (781 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_16_26

 (3 12)  (819 428)  (819 428)  routing T_16_26.sp12_v_b_1 <X> T_16_26.sp12_h_r_1
 (3 13)  (819 429)  (819 429)  routing T_16_26.sp12_v_b_1 <X> T_16_26.sp12_h_r_1


LogicTile_17_26

 (11 0)  (885 416)  (885 416)  routing T_17_26.sp4_h_l_45 <X> T_17_26.sp4_v_b_2
 (13 0)  (887 416)  (887 416)  routing T_17_26.sp4_h_l_45 <X> T_17_26.sp4_v_b_2
 (12 1)  (886 417)  (886 417)  routing T_17_26.sp4_h_l_45 <X> T_17_26.sp4_v_b_2
 (19 10)  (893 426)  (893 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_18_26

 (3 11)  (931 427)  (931 427)  routing T_18_26.sp12_v_b_1 <X> T_18_26.sp12_h_l_22


LogicTile_19_26

 (10 9)  (992 425)  (992 425)  routing T_19_26.sp4_h_r_2 <X> T_19_26.sp4_v_b_7


LogicTile_20_26

 (11 0)  (1047 416)  (1047 416)  routing T_20_26.sp4_v_t_43 <X> T_20_26.sp4_v_b_2
 (13 0)  (1049 416)  (1049 416)  routing T_20_26.sp4_v_t_43 <X> T_20_26.sp4_v_b_2
 (6 2)  (1042 418)  (1042 418)  routing T_20_26.sp4_v_b_9 <X> T_20_26.sp4_v_t_37
 (5 3)  (1041 419)  (1041 419)  routing T_20_26.sp4_v_b_9 <X> T_20_26.sp4_v_t_37


LogicTile_21_26

 (8 0)  (1098 416)  (1098 416)  routing T_21_26.sp4_v_b_1 <X> T_21_26.sp4_h_r_1
 (9 0)  (1099 416)  (1099 416)  routing T_21_26.sp4_v_b_1 <X> T_21_26.sp4_h_r_1
 (11 14)  (1101 430)  (1101 430)  routing T_21_26.sp4_v_b_3 <X> T_21_26.sp4_v_t_46
 (13 14)  (1103 430)  (1103 430)  routing T_21_26.sp4_v_b_3 <X> T_21_26.sp4_v_t_46


LogicTile_23_26

 (11 3)  (1209 419)  (1209 419)  routing T_23_26.sp4_h_r_6 <X> T_23_26.sp4_h_l_39
 (13 3)  (1211 419)  (1211 419)  routing T_23_26.sp4_h_r_6 <X> T_23_26.sp4_h_l_39
 (5 4)  (1203 420)  (1203 420)  routing T_23_26.sp4_v_b_3 <X> T_23_26.sp4_h_r_3
 (6 5)  (1204 421)  (1204 421)  routing T_23_26.sp4_v_b_3 <X> T_23_26.sp4_h_r_3
 (2 6)  (1200 422)  (1200 422)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 416)  (1322 416)  routing T_25_26.sp4_v_b_9 <X> T_25_26.lc_trk_g0_1
 (17 0)  (1323 416)  (1323 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 416)  (1324 416)  routing T_25_26.sp4_v_b_9 <X> T_25_26.lc_trk_g0_1
 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 417)  (1324 417)  routing T_25_26.sp4_v_b_9 <X> T_25_26.lc_trk_g0_1
 (22 1)  (1328 417)  (1328 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_18 lc_trk_g0_2
 (23 1)  (1329 417)  (1329 417)  routing T_25_26.sp12_h_r_18 <X> T_25_26.lc_trk_g0_2
 (25 1)  (1331 417)  (1331 417)  routing T_25_26.sp12_h_r_18 <X> T_25_26.lc_trk_g0_2
 (26 1)  (1332 417)  (1332 417)  routing T_25_26.lc_trk_g0_2 <X> T_25_26.input0_0
 (29 1)  (1335 417)  (1335 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (1327 418)  (1327 418)  routing T_25_26.sp4_v_t_2 <X> T_25_26.lc_trk_g0_7
 (22 2)  (1328 418)  (1328 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 418)  (1329 418)  routing T_25_26.sp4_v_t_2 <X> T_25_26.lc_trk_g0_7
 (26 2)  (1332 418)  (1332 418)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_1
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (1314 419)  (1314 419)  routing T_25_26.sp4_h_l_36 <X> T_25_26.sp4_v_t_36
 (21 3)  (1327 419)  (1327 419)  routing T_25_26.sp4_v_t_2 <X> T_25_26.lc_trk_g0_7
 (22 3)  (1328 419)  (1328 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 419)  (1331 419)  routing T_25_26.sp4_r_v_b_30 <X> T_25_26.lc_trk_g0_6
 (27 3)  (1333 419)  (1333 419)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_1
 (28 3)  (1334 419)  (1334 419)  routing T_25_26.lc_trk_g3_4 <X> T_25_26.input0_1
 (29 3)  (1335 419)  (1335 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (0 4)  (1306 420)  (1306 420)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WCLKE
 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (14 4)  (1320 420)  (1320 420)  routing T_25_26.sp4_v_b_8 <X> T_25_26.lc_trk_g1_0
 (17 4)  (1323 420)  (1323 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1327 420)  (1327 420)  routing T_25_26.sp4_v_b_11 <X> T_25_26.lc_trk_g1_3
 (22 4)  (1328 420)  (1328 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1329 420)  (1329 420)  routing T_25_26.sp4_v_b_11 <X> T_25_26.lc_trk_g1_3
 (0 5)  (1306 421)  (1306 421)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WCLKE
 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WCLKE
 (14 5)  (1320 421)  (1320 421)  routing T_25_26.sp4_v_b_8 <X> T_25_26.lc_trk_g1_0
 (16 5)  (1322 421)  (1322 421)  routing T_25_26.sp4_v_b_8 <X> T_25_26.lc_trk_g1_0
 (17 5)  (1323 421)  (1323 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (1327 421)  (1327 421)  routing T_25_26.sp4_v_b_11 <X> T_25_26.lc_trk_g1_3
 (22 5)  (1328 421)  (1328 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (1329 421)  (1329 421)  routing T_25_26.sp4_v_t_7 <X> T_25_26.lc_trk_g1_2
 (24 5)  (1330 421)  (1330 421)  routing T_25_26.sp4_v_t_7 <X> T_25_26.lc_trk_g1_2
 (27 5)  (1333 421)  (1333 421)  routing T_25_26.lc_trk_g1_1 <X> T_25_26.input0_2
 (29 5)  (1335 421)  (1335 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (4 6)  (1310 422)  (1310 422)  routing T_25_26.sp4_v_b_7 <X> T_25_26.sp4_v_t_38
 (6 6)  (1312 422)  (1312 422)  routing T_25_26.sp4_v_b_7 <X> T_25_26.sp4_v_t_38
 (21 6)  (1327 422)  (1327 422)  routing T_25_26.sp4_v_b_7 <X> T_25_26.lc_trk_g1_7
 (22 6)  (1328 422)  (1328 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1329 422)  (1329 422)  routing T_25_26.sp4_v_b_7 <X> T_25_26.lc_trk_g1_7
 (29 7)  (1335 423)  (1335 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (26 8)  (1332 424)  (1332 424)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_4
 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_0 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (3 9)  (1309 425)  (1309 425)  routing T_25_26.sp12_h_l_22 <X> T_25_26.sp12_v_b_1
 (26 9)  (1332 425)  (1332 425)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_4
 (27 9)  (1333 425)  (1333 425)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_4
 (29 9)  (1335 425)  (1335 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (41 9)  (1347 425)  (1347 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (15 10)  (1321 426)  (1321 426)  routing T_25_26.sp4_h_r_45 <X> T_25_26.lc_trk_g2_5
 (16 10)  (1322 426)  (1322 426)  routing T_25_26.sp4_h_r_45 <X> T_25_26.lc_trk_g2_5
 (17 10)  (1323 426)  (1323 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 426)  (1324 426)  routing T_25_26.sp4_h_r_45 <X> T_25_26.lc_trk_g2_5
 (35 10)  (1341 426)  (1341 426)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input2_5
 (9 11)  (1315 427)  (1315 427)  routing T_25_26.sp4_v_b_11 <X> T_25_26.sp4_v_t_42
 (10 11)  (1316 427)  (1316 427)  routing T_25_26.sp4_v_b_11 <X> T_25_26.sp4_v_t_42
 (18 11)  (1324 427)  (1324 427)  routing T_25_26.sp4_h_r_45 <X> T_25_26.lc_trk_g2_5
 (26 11)  (1332 427)  (1332 427)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.input0_5
 (27 11)  (1333 427)  (1333 427)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.input0_5
 (29 11)  (1335 427)  (1335 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (1338 427)  (1338 427)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 427)  (1339 427)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input2_5
 (34 11)  (1340 427)  (1340 427)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input2_5
 (35 11)  (1341 427)  (1341 427)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.input2_5
 (22 12)  (1328 428)  (1328 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1329 428)  (1329 428)  routing T_25_26.sp4_h_r_27 <X> T_25_26.lc_trk_g3_3
 (24 12)  (1330 428)  (1330 428)  routing T_25_26.sp4_h_r_27 <X> T_25_26.lc_trk_g3_3
 (35 12)  (1341 428)  (1341 428)  routing T_25_26.lc_trk_g0_6 <X> T_25_26.input2_6
 (21 13)  (1327 429)  (1327 429)  routing T_25_26.sp4_h_r_27 <X> T_25_26.lc_trk_g3_3
 (26 13)  (1332 429)  (1332 429)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.input0_6
 (27 13)  (1333 429)  (1333 429)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.input0_6
 (29 13)  (1335 429)  (1335 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (1338 429)  (1338 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 429)  (1341 429)  routing T_25_26.lc_trk_g0_6 <X> T_25_26.input2_6
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1332 430)  (1332 430)  routing T_25_26.lc_trk_g2_5 <X> T_25_26.input0_7
 (35 14)  (1341 430)  (1341 430)  routing T_25_26.lc_trk_g0_7 <X> T_25_26.input2_7
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WE
 (3 15)  (1309 431)  (1309 431)  routing T_25_26.sp12_h_l_22 <X> T_25_26.sp12_v_t_22
 (14 15)  (1320 431)  (1320 431)  routing T_25_26.sp4_r_v_b_44 <X> T_25_26.lc_trk_g3_4
 (17 15)  (1323 431)  (1323 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1324 431)  (1324 431)  routing T_25_26.sp4_r_v_b_45 <X> T_25_26.lc_trk_g3_5
 (22 15)  (1328 431)  (1328 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1329 431)  (1329 431)  routing T_25_26.sp12_v_t_21 <X> T_25_26.lc_trk_g3_6
 (25 15)  (1331 431)  (1331 431)  routing T_25_26.sp12_v_t_21 <X> T_25_26.lc_trk_g3_6
 (28 15)  (1334 431)  (1334 431)  routing T_25_26.lc_trk_g2_5 <X> T_25_26.input0_7
 (29 15)  (1335 431)  (1335 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (1338 431)  (1338 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 431)  (1341 431)  routing T_25_26.lc_trk_g0_7 <X> T_25_26.input2_7


LogicTile_26_26

 (9 3)  (1357 419)  (1357 419)  routing T_26_26.sp4_v_b_1 <X> T_26_26.sp4_v_t_36
 (4 10)  (1352 426)  (1352 426)  routing T_26_26.sp4_v_b_6 <X> T_26_26.sp4_v_t_43
 (19 10)  (1367 426)  (1367 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (13 11)  (1361 427)  (1361 427)  routing T_26_26.sp4_v_b_3 <X> T_26_26.sp4_h_l_45
 (4 14)  (1352 430)  (1352 430)  routing T_26_26.sp4_v_b_1 <X> T_26_26.sp4_v_t_44
 (6 14)  (1354 430)  (1354 430)  routing T_26_26.sp4_v_b_1 <X> T_26_26.sp4_v_t_44
 (11 14)  (1359 430)  (1359 430)  routing T_26_26.sp4_h_l_43 <X> T_26_26.sp4_v_t_46


LogicTile_27_26

 (4 0)  (1406 416)  (1406 416)  routing T_27_26.sp4_v_t_37 <X> T_27_26.sp4_v_b_0
 (19 6)  (1421 422)  (1421 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (5 10)  (1407 426)  (1407 426)  routing T_27_26.sp4_v_t_37 <X> T_27_26.sp4_h_l_43
 (4 11)  (1406 427)  (1406 427)  routing T_27_26.sp4_v_t_37 <X> T_27_26.sp4_h_l_43
 (6 11)  (1408 427)  (1408 427)  routing T_27_26.sp4_v_t_37 <X> T_27_26.sp4_h_l_43


LogicTile_30_26

 (4 2)  (1568 418)  (1568 418)  routing T_30_26.sp4_v_b_0 <X> T_30_26.sp4_v_t_37


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (5 12)  (12 412)  (12 412)  routing T_0_25.span4_vert_b_5 <X> T_0_25.lc_trk_g1_5
 (7 12)  (10 412)  (10 412)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 413)  (9 413)  routing T_0_25.span4_vert_b_5 <X> T_0_25.lc_trk_g1_5


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25

 (19 1)  (361 401)  (361 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_8_25

 (15 0)  (411 400)  (411 400)  routing T_8_25.sp12_h_r_1 <X> T_8_25.lc_trk_g0_1
 (17 0)  (413 400)  (413 400)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (414 400)  (414 400)  routing T_8_25.sp12_h_r_1 <X> T_8_25.lc_trk_g0_1
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (414 401)  (414 401)  routing T_8_25.sp12_h_r_1 <X> T_8_25.lc_trk_g0_1
 (26 1)  (422 401)  (422 401)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.input0_0
 (27 1)  (423 401)  (423 401)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.input0_0
 (29 1)  (425 401)  (425 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (396 402)  (396 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 2)  (413 402)  (413 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (418 402)  (418 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (422 402)  (422 402)  routing T_8_25.lc_trk_g0_5 <X> T_8_25.input0_1
 (14 3)  (410 403)  (410 403)  routing T_8_25.sp4_r_v_b_28 <X> T_8_25.lc_trk_g0_4
 (17 3)  (413 403)  (413 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (414 403)  (414 403)  routing T_8_25.sp4_r_v_b_29 <X> T_8_25.lc_trk_g0_5
 (21 3)  (417 403)  (417 403)  routing T_8_25.sp4_r_v_b_31 <X> T_8_25.lc_trk_g0_7
 (29 3)  (425 403)  (425 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_5 input0_1
 (21 4)  (417 404)  (417 404)  routing T_8_25.sp4_h_l_6 <X> T_8_25.lc_trk_g1_3
 (22 4)  (418 404)  (418 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (419 404)  (419 404)  routing T_8_25.sp4_h_l_6 <X> T_8_25.lc_trk_g1_3
 (24 4)  (420 404)  (420 404)  routing T_8_25.sp4_h_l_6 <X> T_8_25.lc_trk_g1_3
 (26 4)  (422 404)  (422 404)  routing T_8_25.lc_trk_g3_7 <X> T_8_25.input0_2
 (21 5)  (417 405)  (417 405)  routing T_8_25.sp4_h_l_6 <X> T_8_25.lc_trk_g1_3
 (22 5)  (418 405)  (418 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (421 405)  (421 405)  routing T_8_25.sp4_r_v_b_26 <X> T_8_25.lc_trk_g1_2
 (26 5)  (422 405)  (422 405)  routing T_8_25.lc_trk_g3_7 <X> T_8_25.input0_2
 (27 5)  (423 405)  (423 405)  routing T_8_25.lc_trk_g3_7 <X> T_8_25.input0_2
 (28 5)  (424 405)  (424 405)  routing T_8_25.lc_trk_g3_7 <X> T_8_25.input0_2
 (29 5)  (425 405)  (425 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (21 6)  (417 406)  (417 406)  routing T_8_25.sp12_h_r_7 <X> T_8_25.lc_trk_g1_7
 (22 6)  (418 406)  (418 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_7 lc_trk_g1_7
 (24 6)  (420 406)  (420 406)  routing T_8_25.sp12_h_r_7 <X> T_8_25.lc_trk_g1_7
 (26 6)  (422 406)  (422 406)  routing T_8_25.lc_trk_g0_7 <X> T_8_25.input0_3
 (21 7)  (417 407)  (417 407)  routing T_8_25.sp12_h_r_7 <X> T_8_25.lc_trk_g1_7
 (26 7)  (422 407)  (422 407)  routing T_8_25.lc_trk_g0_7 <X> T_8_25.input0_3
 (29 7)  (425 407)  (425 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (17 8)  (413 408)  (413 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (417 408)  (417 408)  routing T_8_25.sp4_v_b_35 <X> T_8_25.lc_trk_g2_3
 (22 8)  (418 408)  (418 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (419 408)  (419 408)  routing T_8_25.sp4_v_b_35 <X> T_8_25.lc_trk_g2_3
 (25 8)  (421 408)  (421 408)  routing T_8_25.sp12_v_t_1 <X> T_8_25.lc_trk_g2_2
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (37 8)  (433 408)  (433 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (21 9)  (417 409)  (417 409)  routing T_8_25.sp4_v_b_35 <X> T_8_25.lc_trk_g2_3
 (22 9)  (418 409)  (418 409)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (420 409)  (420 409)  routing T_8_25.sp12_v_t_1 <X> T_8_25.lc_trk_g2_2
 (25 9)  (421 409)  (421 409)  routing T_8_25.sp12_v_t_1 <X> T_8_25.lc_trk_g2_2
 (26 9)  (422 409)  (422 409)  routing T_8_25.lc_trk_g2_2 <X> T_8_25.input0_4
 (28 9)  (424 409)  (424 409)  routing T_8_25.lc_trk_g2_2 <X> T_8_25.input0_4
 (29 9)  (425 409)  (425 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (8 11)  (404 411)  (404 411)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_v_t_42
 (9 11)  (405 411)  (405 411)  routing T_8_25.sp4_h_r_7 <X> T_8_25.sp4_v_t_42
 (27 11)  (423 411)  (423 411)  routing T_8_25.lc_trk_g3_0 <X> T_8_25.input0_5
 (28 11)  (424 411)  (424 411)  routing T_8_25.lc_trk_g3_0 <X> T_8_25.input0_5
 (29 11)  (425 411)  (425 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (428 411)  (428 411)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_2 input2_5
 (34 11)  (430 411)  (430 411)  routing T_8_25.lc_trk_g1_2 <X> T_8_25.input2_5
 (35 11)  (431 411)  (431 411)  routing T_8_25.lc_trk_g1_2 <X> T_8_25.input2_5
 (14 12)  (410 412)  (410 412)  routing T_8_25.sp12_v_b_0 <X> T_8_25.lc_trk_g3_0
 (22 12)  (418 412)  (418 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (35 12)  (431 412)  (431 412)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.input2_6
 (14 13)  (410 413)  (410 413)  routing T_8_25.sp12_v_b_0 <X> T_8_25.lc_trk_g3_0
 (15 13)  (411 413)  (411 413)  routing T_8_25.sp12_v_b_0 <X> T_8_25.lc_trk_g3_0
 (17 13)  (413 413)  (413 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (21 13)  (417 413)  (417 413)  routing T_8_25.sp4_r_v_b_43 <X> T_8_25.lc_trk_g3_3
 (26 13)  (422 413)  (422 413)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input0_6
 (27 13)  (423 413)  (423 413)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input0_6
 (28 13)  (424 413)  (424 413)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input0_6
 (29 13)  (425 413)  (425 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (428 413)  (428 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 413)  (430 413)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.input2_6
 (35 13)  (431 413)  (431 413)  routing T_8_25.lc_trk_g1_7 <X> T_8_25.input2_6
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (11 14)  (407 414)  (407 414)  routing T_8_25.sp4_v_b_3 <X> T_8_25.sp4_v_t_46
 (13 14)  (409 414)  (409 414)  routing T_8_25.sp4_v_b_3 <X> T_8_25.sp4_v_t_46
 (21 14)  (417 414)  (417 414)  routing T_8_25.sp4_v_b_31 <X> T_8_25.lc_trk_g3_7
 (22 14)  (418 414)  (418 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_31 lc_trk_g3_7
 (23 14)  (419 414)  (419 414)  routing T_8_25.sp4_v_b_31 <X> T_8_25.lc_trk_g3_7
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g0_4 <X> T_8_25.wire_bram/ram/RE
 (7 15)  (403 415)  (403 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (28 15)  (424 415)  (424 415)  routing T_8_25.lc_trk_g2_1 <X> T_8_25.input0_7
 (29 15)  (425 415)  (425 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (428 415)  (428 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (429 415)  (429 415)  routing T_8_25.lc_trk_g2_3 <X> T_8_25.input2_7
 (35 15)  (431 415)  (431 415)  routing T_8_25.lc_trk_g2_3 <X> T_8_25.input2_7


LogicTile_9_25

 (19 0)  (457 400)  (457 400)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_10_25

 (7 13)  (499 413)  (499 413)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 415)  (499 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_25

 (4 11)  (550 411)  (550 411)  routing T_11_25.sp4_h_r_10 <X> T_11_25.sp4_h_l_43
 (6 11)  (552 411)  (552 411)  routing T_11_25.sp4_h_r_10 <X> T_11_25.sp4_h_l_43


LogicTile_12_25

 (8 10)  (608 410)  (608 410)  routing T_12_25.sp4_h_r_7 <X> T_12_25.sp4_h_l_42


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (22 0)  (784 400)  (784 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (783 401)  (783 401)  routing T_15_25.sp4_r_v_b_32 <X> T_15_25.lc_trk_g0_3
 (21 4)  (783 404)  (783 404)  routing T_15_25.sp4_h_r_11 <X> T_15_25.lc_trk_g1_3
 (22 4)  (784 404)  (784 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (785 404)  (785 404)  routing T_15_25.sp4_h_r_11 <X> T_15_25.lc_trk_g1_3
 (24 4)  (786 404)  (786 404)  routing T_15_25.sp4_h_r_11 <X> T_15_25.lc_trk_g1_3
 (3 6)  (765 406)  (765 406)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_v_t_23
 (3 7)  (765 407)  (765 407)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_v_t_23
 (27 10)  (789 410)  (789 410)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 410)  (790 410)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 410)  (796 410)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (27 11)  (789 411)  (789 411)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 411)  (790 411)  routing T_15_25.lc_trk_g3_0 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 411)  (791 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 411)  (793 411)  routing T_15_25.lc_trk_g1_3 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 411)  (794 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 411)  (797 411)  routing T_15_25.lc_trk_g0_3 <X> T_15_25.input_2_5
 (39 11)  (801 411)  (801 411)  LC_5 Logic Functioning bit
 (47 11)  (809 411)  (809 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (815 411)  (815 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (777 412)  (777 412)  routing T_15_25.sp4_h_r_33 <X> T_15_25.lc_trk_g3_1
 (16 12)  (778 412)  (778 412)  routing T_15_25.sp4_h_r_33 <X> T_15_25.lc_trk_g3_1
 (17 12)  (779 412)  (779 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 412)  (780 412)  routing T_15_25.sp4_h_r_33 <X> T_15_25.lc_trk_g3_1
 (17 13)  (779 413)  (779 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (8 14)  (770 414)  (770 414)  routing T_15_25.sp4_h_r_2 <X> T_15_25.sp4_h_l_47
 (10 14)  (772 414)  (772 414)  routing T_15_25.sp4_h_r_2 <X> T_15_25.sp4_h_l_47


LogicTile_16_25

 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 9)  (821 409)  (821 409)  routing T_16_25.sp4_h_r_6 <X> T_16_25.sp4_v_b_6


LogicTile_17_25

 (26 0)  (900 400)  (900 400)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 400)  (901 400)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 400)  (903 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 400)  (904 400)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 400)  (905 400)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 400)  (906 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 400)  (908 400)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 400)  (910 400)  LC_0 Logic Functioning bit
 (37 0)  (911 400)  (911 400)  LC_0 Logic Functioning bit
 (39 0)  (913 400)  (913 400)  LC_0 Logic Functioning bit
 (40 0)  (914 400)  (914 400)  LC_0 Logic Functioning bit
 (42 0)  (916 400)  (916 400)  LC_0 Logic Functioning bit
 (27 1)  (901 401)  (901 401)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 401)  (902 401)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 401)  (903 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 401)  (905 401)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 401)  (906 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 401)  (907 401)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.input_2_0
 (34 1)  (908 401)  (908 401)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.input_2_0
 (36 1)  (910 401)  (910 401)  LC_0 Logic Functioning bit
 (37 1)  (911 401)  (911 401)  LC_0 Logic Functioning bit
 (42 1)  (916 401)  (916 401)  LC_0 Logic Functioning bit
 (3 3)  (877 403)  (877 403)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_l_23
 (3 4)  (877 404)  (877 404)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_r_0
 (3 5)  (877 405)  (877 405)  routing T_17_25.sp12_v_b_0 <X> T_17_25.sp12_h_r_0
 (14 7)  (888 407)  (888 407)  routing T_17_25.sp4_h_r_4 <X> T_17_25.lc_trk_g1_4
 (15 7)  (889 407)  (889 407)  routing T_17_25.sp4_h_r_4 <X> T_17_25.lc_trk_g1_4
 (16 7)  (890 407)  (890 407)  routing T_17_25.sp4_h_r_4 <X> T_17_25.lc_trk_g1_4
 (17 7)  (891 407)  (891 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (896 407)  (896 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 407)  (899 407)  routing T_17_25.sp4_r_v_b_30 <X> T_17_25.lc_trk_g1_6
 (15 12)  (889 412)  (889 412)  routing T_17_25.rgt_op_1 <X> T_17_25.lc_trk_g3_1
 (17 12)  (891 412)  (891 412)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 412)  (892 412)  routing T_17_25.rgt_op_1 <X> T_17_25.lc_trk_g3_1
 (26 12)  (900 412)  (900 412)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 412)  (901 412)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 412)  (903 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 412)  (904 412)  routing T_17_25.lc_trk_g1_4 <X> T_17_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 412)  (905 412)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 412)  (906 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 412)  (908 412)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 412)  (909 412)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.input_2_6
 (36 12)  (910 412)  (910 412)  LC_6 Logic Functioning bit
 (37 12)  (911 412)  (911 412)  LC_6 Logic Functioning bit
 (39 12)  (913 412)  (913 412)  LC_6 Logic Functioning bit
 (40 12)  (914 412)  (914 412)  LC_6 Logic Functioning bit
 (42 12)  (916 412)  (916 412)  LC_6 Logic Functioning bit
 (27 13)  (901 413)  (901 413)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 413)  (902 413)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 413)  (903 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 413)  (905 413)  routing T_17_25.lc_trk_g1_6 <X> T_17_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 413)  (906 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 413)  (907 413)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.input_2_6
 (34 13)  (908 413)  (908 413)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.input_2_6
 (35 13)  (909 413)  (909 413)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.input_2_6
 (36 13)  (910 413)  (910 413)  LC_6 Logic Functioning bit
 (37 13)  (911 413)  (911 413)  LC_6 Logic Functioning bit
 (42 13)  (916 413)  (916 413)  LC_6 Logic Functioning bit
 (5 14)  (879 414)  (879 414)  routing T_17_25.sp4_h_r_6 <X> T_17_25.sp4_h_l_44
 (15 14)  (889 414)  (889 414)  routing T_17_25.rgt_op_5 <X> T_17_25.lc_trk_g3_5
 (17 14)  (891 414)  (891 414)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 414)  (892 414)  routing T_17_25.rgt_op_5 <X> T_17_25.lc_trk_g3_5
 (21 14)  (895 414)  (895 414)  routing T_17_25.rgt_op_7 <X> T_17_25.lc_trk_g3_7
 (22 14)  (896 414)  (896 414)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 414)  (898 414)  routing T_17_25.rgt_op_7 <X> T_17_25.lc_trk_g3_7
 (4 15)  (878 415)  (878 415)  routing T_17_25.sp4_h_r_6 <X> T_17_25.sp4_h_l_44


LogicTile_18_25

 (17 0)  (945 400)  (945 400)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 400)  (946 400)  routing T_18_25.wire_logic_cluster/lc_1/out <X> T_18_25.lc_trk_g0_1
 (26 0)  (954 400)  (954 400)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 400)  (957 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 400)  (959 400)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 400)  (960 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 400)  (961 400)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 400)  (969 400)  LC_0 Logic Functioning bit
 (43 0)  (971 400)  (971 400)  LC_0 Logic Functioning bit
 (27 1)  (955 401)  (955 401)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 401)  (957 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 401)  (959 401)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 401)  (960 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 401)  (961 401)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.input_2_0
 (41 1)  (969 401)  (969 401)  LC_0 Logic Functioning bit
 (42 1)  (970 401)  (970 401)  LC_0 Logic Functioning bit
 (43 1)  (971 401)  (971 401)  LC_0 Logic Functioning bit
 (0 2)  (928 402)  (928 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (1 2)  (929 402)  (929 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 402)  (943 402)  routing T_18_25.bot_op_5 <X> T_18_25.lc_trk_g0_5
 (17 2)  (945 402)  (945 402)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (950 402)  (950 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (953 402)  (953 402)  routing T_18_25.lft_op_6 <X> T_18_25.lc_trk_g0_6
 (27 2)  (955 402)  (955 402)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 402)  (956 402)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 402)  (957 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 402)  (958 402)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 402)  (959 402)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 402)  (960 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 402)  (961 402)  routing T_18_25.lc_trk_g2_4 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (45 2)  (973 402)  (973 402)  LC_1 Logic Functioning bit
 (47 2)  (975 402)  (975 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (978 402)  (978 402)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (979 402)  (979 402)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (980 402)  (980 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (981 402)  (981 402)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (21 3)  (949 403)  (949 403)  routing T_18_25.sp4_r_v_b_31 <X> T_18_25.lc_trk_g0_7
 (22 3)  (950 403)  (950 403)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 403)  (952 403)  routing T_18_25.lft_op_6 <X> T_18_25.lc_trk_g0_6
 (27 3)  (955 403)  (955 403)  routing T_18_25.lc_trk_g1_0 <X> T_18_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 403)  (957 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 403)  (958 403)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (37 3)  (965 403)  (965 403)  LC_1 Logic Functioning bit
 (39 3)  (967 403)  (967 403)  LC_1 Logic Functioning bit
 (42 3)  (970 403)  (970 403)  LC_1 Logic Functioning bit
 (14 4)  (942 404)  (942 404)  routing T_18_25.lft_op_0 <X> T_18_25.lc_trk_g1_0
 (15 5)  (943 405)  (943 405)  routing T_18_25.lft_op_0 <X> T_18_25.lc_trk_g1_0
 (17 5)  (945 405)  (945 405)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (17 6)  (945 406)  (945 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (14 8)  (942 408)  (942 408)  routing T_18_25.sp4_h_l_21 <X> T_18_25.lc_trk_g2_0
 (21 8)  (949 408)  (949 408)  routing T_18_25.sp12_v_t_0 <X> T_18_25.lc_trk_g2_3
 (22 8)  (950 408)  (950 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (952 408)  (952 408)  routing T_18_25.sp12_v_t_0 <X> T_18_25.lc_trk_g2_3
 (15 9)  (943 409)  (943 409)  routing T_18_25.sp4_h_l_21 <X> T_18_25.lc_trk_g2_0
 (16 9)  (944 409)  (944 409)  routing T_18_25.sp4_h_l_21 <X> T_18_25.lc_trk_g2_0
 (17 9)  (945 409)  (945 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (949 409)  (949 409)  routing T_18_25.sp12_v_t_0 <X> T_18_25.lc_trk_g2_3
 (22 10)  (950 410)  (950 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 410)  (951 410)  routing T_18_25.sp4_h_r_31 <X> T_18_25.lc_trk_g2_7
 (24 10)  (952 410)  (952 410)  routing T_18_25.sp4_h_r_31 <X> T_18_25.lc_trk_g2_7
 (26 10)  (954 410)  (954 410)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 410)  (956 410)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 410)  (957 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 410)  (959 410)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 410)  (960 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 410)  (962 410)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 410)  (965 410)  LC_5 Logic Functioning bit
 (43 10)  (971 410)  (971 410)  LC_5 Logic Functioning bit
 (46 10)  (974 410)  (974 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (945 411)  (945 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (949 411)  (949 411)  routing T_18_25.sp4_h_r_31 <X> T_18_25.lc_trk_g2_7
 (22 11)  (950 411)  (950 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (954 411)  (954 411)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 411)  (955 411)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 411)  (956 411)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 411)  (957 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 411)  (960 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (961 411)  (961 411)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.input_2_5
 (35 11)  (963 411)  (963 411)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.input_2_5
 (37 11)  (965 411)  (965 411)  LC_5 Logic Functioning bit
 (42 11)  (970 411)  (970 411)  LC_5 Logic Functioning bit
 (51 11)  (979 411)  (979 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (7 13)  (935 413)  (935 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (928 414)  (928 414)  routing T_18_25.glb_netwk_4 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 414)  (929 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (949 414)  (949 414)  routing T_18_25.rgt_op_7 <X> T_18_25.lc_trk_g3_7
 (22 14)  (950 414)  (950 414)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 414)  (952 414)  routing T_18_25.rgt_op_7 <X> T_18_25.lc_trk_g3_7
 (26 14)  (954 414)  (954 414)  routing T_18_25.lc_trk_g0_5 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 414)  (958 414)  routing T_18_25.lc_trk_g0_6 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 414)  (959 414)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 414)  (961 414)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 414)  (963 414)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.input_2_7
 (45 14)  (973 414)  (973 414)  LC_7 Logic Functioning bit
 (47 14)  (975 414)  (975 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (980 414)  (980 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (935 415)  (935 415)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (950 415)  (950 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (951 415)  (951 415)  routing T_18_25.sp4_h_r_30 <X> T_18_25.lc_trk_g3_6
 (24 15)  (952 415)  (952 415)  routing T_18_25.sp4_h_r_30 <X> T_18_25.lc_trk_g3_6
 (25 15)  (953 415)  (953 415)  routing T_18_25.sp4_h_r_30 <X> T_18_25.lc_trk_g3_6
 (29 15)  (957 415)  (957 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 415)  (958 415)  routing T_18_25.lc_trk_g0_6 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 415)  (959 415)  routing T_18_25.lc_trk_g2_6 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 415)  (960 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (963 415)  (963 415)  routing T_18_25.lc_trk_g0_7 <X> T_18_25.input_2_7
 (36 15)  (964 415)  (964 415)  LC_7 Logic Functioning bit
 (38 15)  (966 415)  (966 415)  LC_7 Logic Functioning bit
 (43 15)  (971 415)  (971 415)  LC_7 Logic Functioning bit
 (47 15)  (975 415)  (975 415)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (52 15)  (980 415)  (980 415)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_19_25

 (15 0)  (997 400)  (997 400)  routing T_19_25.lft_op_1 <X> T_19_25.lc_trk_g0_1
 (17 0)  (999 400)  (999 400)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 400)  (1000 400)  routing T_19_25.lft_op_1 <X> T_19_25.lc_trk_g0_1
 (22 1)  (1004 401)  (1004 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 401)  (1005 401)  routing T_19_25.sp4_v_b_18 <X> T_19_25.lc_trk_g0_2
 (24 1)  (1006 401)  (1006 401)  routing T_19_25.sp4_v_b_18 <X> T_19_25.lc_trk_g0_2
 (12 2)  (994 402)  (994 402)  routing T_19_25.sp4_v_b_2 <X> T_19_25.sp4_h_l_39
 (14 2)  (996 402)  (996 402)  routing T_19_25.sp4_v_t_1 <X> T_19_25.lc_trk_g0_4
 (14 3)  (996 403)  (996 403)  routing T_19_25.sp4_v_t_1 <X> T_19_25.lc_trk_g0_4
 (16 3)  (998 403)  (998 403)  routing T_19_25.sp4_v_t_1 <X> T_19_25.lc_trk_g0_4
 (17 3)  (999 403)  (999 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (4 4)  (986 404)  (986 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (6 4)  (988 404)  (988 404)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (22 4)  (1004 404)  (1004 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (5 5)  (987 405)  (987 405)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_b_3
 (16 6)  (998 406)  (998 406)  routing T_19_25.sp4_v_b_5 <X> T_19_25.lc_trk_g1_5
 (17 6)  (999 406)  (999 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1000 406)  (1000 406)  routing T_19_25.sp4_v_b_5 <X> T_19_25.lc_trk_g1_5
 (12 8)  (994 408)  (994 408)  routing T_19_25.sp4_v_b_2 <X> T_19_25.sp4_h_r_8
 (11 9)  (993 409)  (993 409)  routing T_19_25.sp4_v_b_2 <X> T_19_25.sp4_h_r_8
 (13 9)  (995 409)  (995 409)  routing T_19_25.sp4_v_b_2 <X> T_19_25.sp4_h_r_8
 (13 12)  (995 412)  (995 412)  routing T_19_25.sp4_h_l_46 <X> T_19_25.sp4_v_b_11
 (29 12)  (1011 412)  (1011 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 412)  (1013 412)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 412)  (1014 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 412)  (1015 412)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 412)  (1016 412)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (39 12)  (1021 412)  (1021 412)  LC_6 Logic Functioning bit
 (40 12)  (1022 412)  (1022 412)  LC_6 Logic Functioning bit
 (41 12)  (1023 412)  (1023 412)  LC_6 Logic Functioning bit
 (12 13)  (994 413)  (994 413)  routing T_19_25.sp4_h_l_46 <X> T_19_25.sp4_v_b_11
 (26 13)  (1008 413)  (1008 413)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 413)  (1009 413)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 413)  (1011 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 413)  (1013 413)  routing T_19_25.lc_trk_g3_6 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 413)  (1014 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1017 413)  (1017 413)  routing T_19_25.lc_trk_g0_2 <X> T_19_25.input_2_6
 (39 13)  (1021 413)  (1021 413)  LC_6 Logic Functioning bit
 (40 13)  (1022 413)  (1022 413)  LC_6 Logic Functioning bit
 (14 14)  (996 414)  (996 414)  routing T_19_25.sp4_v_t_17 <X> T_19_25.lc_trk_g3_4
 (26 14)  (1008 414)  (1008 414)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 414)  (1011 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 414)  (1012 414)  routing T_19_25.lc_trk_g0_4 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 414)  (1013 414)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 414)  (1014 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 414)  (1016 414)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 414)  (1018 414)  LC_7 Logic Functioning bit
 (37 14)  (1019 414)  (1019 414)  LC_7 Logic Functioning bit
 (42 14)  (1024 414)  (1024 414)  LC_7 Logic Functioning bit
 (50 14)  (1032 414)  (1032 414)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (998 415)  (998 415)  routing T_19_25.sp4_v_t_17 <X> T_19_25.lc_trk_g3_4
 (17 15)  (999 415)  (999 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1004 415)  (1004 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (1009 415)  (1009 415)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 415)  (1010 415)  routing T_19_25.lc_trk_g3_4 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 415)  (1011 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (1019 415)  (1019 415)  LC_7 Logic Functioning bit
 (42 15)  (1024 415)  (1024 415)  LC_7 Logic Functioning bit


LogicTile_20_25

 (8 7)  (1044 407)  (1044 407)  routing T_20_25.sp4_v_b_1 <X> T_20_25.sp4_v_t_41
 (10 7)  (1046 407)  (1046 407)  routing T_20_25.sp4_v_b_1 <X> T_20_25.sp4_v_t_41
 (11 8)  (1047 408)  (1047 408)  routing T_20_25.sp4_h_l_39 <X> T_20_25.sp4_v_b_8
 (13 8)  (1049 408)  (1049 408)  routing T_20_25.sp4_h_l_39 <X> T_20_25.sp4_v_b_8
 (12 9)  (1048 409)  (1048 409)  routing T_20_25.sp4_h_l_39 <X> T_20_25.sp4_v_b_8
 (5 10)  (1041 410)  (1041 410)  routing T_20_25.sp4_v_b_6 <X> T_20_25.sp4_h_l_43
 (9 10)  (1045 410)  (1045 410)  routing T_20_25.sp4_v_b_7 <X> T_20_25.sp4_h_l_42
 (3 11)  (1039 411)  (1039 411)  routing T_20_25.sp12_v_b_1 <X> T_20_25.sp12_h_l_22
 (13 11)  (1049 411)  (1049 411)  routing T_20_25.sp4_v_b_3 <X> T_20_25.sp4_h_l_45


LogicTile_21_25

 (5 0)  (1095 400)  (1095 400)  routing T_21_25.sp4_v_b_6 <X> T_21_25.sp4_h_r_0
 (4 1)  (1094 401)  (1094 401)  routing T_21_25.sp4_v_b_6 <X> T_21_25.sp4_h_r_0
 (6 1)  (1096 401)  (1096 401)  routing T_21_25.sp4_v_b_6 <X> T_21_25.sp4_h_r_0
 (17 1)  (1107 401)  (1107 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (15 2)  (1105 402)  (1105 402)  routing T_21_25.sp4_v_b_21 <X> T_21_25.lc_trk_g0_5
 (16 2)  (1106 402)  (1106 402)  routing T_21_25.sp4_v_b_21 <X> T_21_25.lc_trk_g0_5
 (17 2)  (1107 402)  (1107 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 4)  (1115 404)  (1115 404)  routing T_21_25.sp4_v_b_10 <X> T_21_25.lc_trk_g1_2
 (29 4)  (1119 404)  (1119 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 404)  (1120 404)  routing T_21_25.lc_trk_g0_5 <X> T_21_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 404)  (1122 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 404)  (1124 404)  routing T_21_25.lc_trk_g1_2 <X> T_21_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 404)  (1126 404)  LC_2 Logic Functioning bit
 (37 4)  (1127 404)  (1127 404)  LC_2 Logic Functioning bit
 (22 5)  (1112 405)  (1112 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1113 405)  (1113 405)  routing T_21_25.sp4_v_b_10 <X> T_21_25.lc_trk_g1_2
 (25 5)  (1115 405)  (1115 405)  routing T_21_25.sp4_v_b_10 <X> T_21_25.lc_trk_g1_2
 (29 5)  (1119 405)  (1119 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 405)  (1121 405)  routing T_21_25.lc_trk_g1_2 <X> T_21_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 405)  (1122 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1123 405)  (1123 405)  routing T_21_25.lc_trk_g3_1 <X> T_21_25.input_2_2
 (34 5)  (1124 405)  (1124 405)  routing T_21_25.lc_trk_g3_1 <X> T_21_25.input_2_2
 (36 5)  (1126 405)  (1126 405)  LC_2 Logic Functioning bit
 (37 5)  (1127 405)  (1127 405)  LC_2 Logic Functioning bit
 (39 5)  (1129 405)  (1129 405)  LC_2 Logic Functioning bit
 (40 5)  (1130 405)  (1130 405)  LC_2 Logic Functioning bit
 (42 5)  (1132 405)  (1132 405)  LC_2 Logic Functioning bit
 (53 5)  (1143 405)  (1143 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (10 6)  (1100 406)  (1100 406)  routing T_21_25.sp4_v_b_11 <X> T_21_25.sp4_h_l_41
 (8 8)  (1098 408)  (1098 408)  routing T_21_25.sp4_v_b_1 <X> T_21_25.sp4_h_r_7
 (9 8)  (1099 408)  (1099 408)  routing T_21_25.sp4_v_b_1 <X> T_21_25.sp4_h_r_7
 (10 8)  (1100 408)  (1100 408)  routing T_21_25.sp4_v_b_1 <X> T_21_25.sp4_h_r_7
 (4 11)  (1094 411)  (1094 411)  routing T_21_25.sp4_v_b_1 <X> T_21_25.sp4_h_l_43
 (16 12)  (1106 412)  (1106 412)  routing T_21_25.sp4_v_t_12 <X> T_21_25.lc_trk_g3_1
 (17 12)  (1107 412)  (1107 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1108 412)  (1108 412)  routing T_21_25.sp4_v_t_12 <X> T_21_25.lc_trk_g3_1
 (5 13)  (1095 413)  (1095 413)  routing T_21_25.sp4_h_r_9 <X> T_21_25.sp4_v_b_9


LogicTile_22_25

 (5 12)  (1149 412)  (1149 412)  routing T_22_25.sp4_v_b_3 <X> T_22_25.sp4_h_r_9
 (4 13)  (1148 413)  (1148 413)  routing T_22_25.sp4_v_b_3 <X> T_22_25.sp4_h_r_9
 (6 13)  (1150 413)  (1150 413)  routing T_22_25.sp4_v_b_3 <X> T_22_25.sp4_h_r_9


LogicTile_23_25

 (16 4)  (1214 404)  (1214 404)  routing T_23_25.sp12_h_l_14 <X> T_23_25.lc_trk_g1_1
 (17 4)  (1215 404)  (1215 404)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (18 5)  (1216 405)  (1216 405)  routing T_23_25.sp12_h_l_14 <X> T_23_25.lc_trk_g1_1
 (14 7)  (1212 407)  (1212 407)  routing T_23_25.sp4_r_v_b_28 <X> T_23_25.lc_trk_g1_4
 (17 7)  (1215 407)  (1215 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (11 9)  (1209 409)  (1209 409)  routing T_23_25.sp4_h_l_45 <X> T_23_25.sp4_h_r_8
 (11 10)  (1209 410)  (1209 410)  routing T_23_25.sp4_v_b_5 <X> T_23_25.sp4_v_t_45
 (12 11)  (1210 411)  (1210 411)  routing T_23_25.sp4_v_b_5 <X> T_23_25.sp4_v_t_45
 (22 13)  (1220 413)  (1220 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (22 14)  (1220 414)  (1220 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1221 414)  (1221 414)  routing T_23_25.sp4_h_r_31 <X> T_23_25.lc_trk_g3_7
 (24 14)  (1222 414)  (1222 414)  routing T_23_25.sp4_h_r_31 <X> T_23_25.lc_trk_g3_7
 (27 14)  (1225 414)  (1225 414)  routing T_23_25.lc_trk_g3_7 <X> T_23_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 414)  (1226 414)  routing T_23_25.lc_trk_g3_7 <X> T_23_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 414)  (1227 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 414)  (1228 414)  routing T_23_25.lc_trk_g3_7 <X> T_23_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 414)  (1230 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 414)  (1232 414)  routing T_23_25.lc_trk_g1_1 <X> T_23_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 414)  (1233 414)  routing T_23_25.lc_trk_g1_4 <X> T_23_25.input_2_7
 (37 14)  (1235 414)  (1235 414)  LC_7 Logic Functioning bit
 (51 14)  (1249 414)  (1249 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (1219 415)  (1219 415)  routing T_23_25.sp4_h_r_31 <X> T_23_25.lc_trk_g3_7
 (26 15)  (1224 415)  (1224 415)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 415)  (1225 415)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 415)  (1226 415)  routing T_23_25.lc_trk_g3_2 <X> T_23_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 415)  (1227 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 415)  (1228 415)  routing T_23_25.lc_trk_g3_7 <X> T_23_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 415)  (1230 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1232 415)  (1232 415)  routing T_23_25.lc_trk_g1_4 <X> T_23_25.input_2_7
 (48 15)  (1246 415)  (1246 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_24_25

 (22 1)  (1274 401)  (1274 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1275 401)  (1275 401)  routing T_24_25.sp12_h_l_17 <X> T_24_25.lc_trk_g0_2
 (25 1)  (1277 401)  (1277 401)  routing T_24_25.sp12_h_l_17 <X> T_24_25.lc_trk_g0_2
 (22 5)  (1274 405)  (1274 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1275 405)  (1275 405)  routing T_24_25.sp4_v_b_18 <X> T_24_25.lc_trk_g1_2
 (24 5)  (1276 405)  (1276 405)  routing T_24_25.sp4_v_b_18 <X> T_24_25.lc_trk_g1_2
 (25 8)  (1277 408)  (1277 408)  routing T_24_25.sp4_h_r_42 <X> T_24_25.lc_trk_g2_2
 (22 9)  (1274 409)  (1274 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1275 409)  (1275 409)  routing T_24_25.sp4_h_r_42 <X> T_24_25.lc_trk_g2_2
 (24 9)  (1276 409)  (1276 409)  routing T_24_25.sp4_h_r_42 <X> T_24_25.lc_trk_g2_2
 (25 9)  (1277 409)  (1277 409)  routing T_24_25.sp4_h_r_42 <X> T_24_25.lc_trk_g2_2
 (28 10)  (1280 410)  (1280 410)  routing T_24_25.lc_trk_g2_2 <X> T_24_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 410)  (1281 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 410)  (1284 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 410)  (1287 410)  routing T_24_25.lc_trk_g3_4 <X> T_24_25.input_2_5
 (42 10)  (1294 410)  (1294 410)  LC_5 Logic Functioning bit
 (26 11)  (1278 411)  (1278 411)  routing T_24_25.lc_trk_g1_2 <X> T_24_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 411)  (1279 411)  routing T_24_25.lc_trk_g1_2 <X> T_24_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 411)  (1281 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 411)  (1282 411)  routing T_24_25.lc_trk_g2_2 <X> T_24_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 411)  (1283 411)  routing T_24_25.lc_trk_g0_2 <X> T_24_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 411)  (1284 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1285 411)  (1285 411)  routing T_24_25.lc_trk_g3_4 <X> T_24_25.input_2_5
 (34 11)  (1286 411)  (1286 411)  routing T_24_25.lc_trk_g3_4 <X> T_24_25.input_2_5
 (53 11)  (1305 411)  (1305 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 14)  (1263 414)  (1263 414)  routing T_24_25.sp4_v_b_3 <X> T_24_25.sp4_v_t_46
 (13 14)  (1265 414)  (1265 414)  routing T_24_25.sp4_v_b_3 <X> T_24_25.sp4_v_t_46
 (14 14)  (1266 414)  (1266 414)  routing T_24_25.sp4_v_t_17 <X> T_24_25.lc_trk_g3_4
 (16 15)  (1268 415)  (1268 415)  routing T_24_25.sp4_v_t_17 <X> T_24_25.lc_trk_g3_4
 (17 15)  (1269 415)  (1269 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


RAM_Tile_25_25

 (4 0)  (1310 400)  (1310 400)  routing T_25_25.sp4_h_l_37 <X> T_25_25.sp4_v_b_0
 (22 0)  (1328 400)  (1328 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1329 400)  (1329 400)  routing T_25_25.sp4_h_r_3 <X> T_25_25.lc_trk_g0_3
 (24 0)  (1330 400)  (1330 400)  routing T_25_25.sp4_h_r_3 <X> T_25_25.lc_trk_g0_3
 (5 1)  (1311 401)  (1311 401)  routing T_25_25.sp4_h_l_37 <X> T_25_25.sp4_v_b_0
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 401)  (1320 401)  routing T_25_25.sp12_h_l_15 <X> T_25_25.lc_trk_g0_0
 (16 1)  (1322 401)  (1322 401)  routing T_25_25.sp12_h_l_15 <X> T_25_25.lc_trk_g0_0
 (17 1)  (1323 401)  (1323 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_l_15 lc_trk_g0_0
 (21 1)  (1327 401)  (1327 401)  routing T_25_25.sp4_h_r_3 <X> T_25_25.lc_trk_g0_3
 (28 1)  (1334 401)  (1334 401)  routing T_25_25.lc_trk_g2_0 <X> T_25_25.input0_0
 (29 1)  (1335 401)  (1335 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (1327 402)  (1327 402)  routing T_25_25.sp4_v_b_7 <X> T_25_25.lc_trk_g0_7
 (22 2)  (1328 402)  (1328 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1329 402)  (1329 402)  routing T_25_25.sp4_v_b_7 <X> T_25_25.lc_trk_g0_7
 (26 2)  (1332 402)  (1332 402)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.input0_1
 (5 3)  (1311 403)  (1311 403)  routing T_25_25.sp4_h_l_37 <X> T_25_25.sp4_v_t_37
 (19 3)  (1325 403)  (1325 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_b_5 sp4_v_b_14
 (26 3)  (1332 403)  (1332 403)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.input0_1
 (27 3)  (1333 403)  (1333 403)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.input0_1
 (28 3)  (1334 403)  (1334 403)  routing T_25_25.lc_trk_g3_6 <X> T_25_25.input0_1
 (29 3)  (1335 403)  (1335 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (5 4)  (1311 404)  (1311 404)  routing T_25_25.sp4_h_l_37 <X> T_25_25.sp4_h_r_3
 (11 4)  (1317 404)  (1317 404)  routing T_25_25.sp4_v_t_44 <X> T_25_25.sp4_v_b_5
 (13 4)  (1319 404)  (1319 404)  routing T_25_25.sp4_v_t_44 <X> T_25_25.sp4_v_b_5
 (4 5)  (1310 405)  (1310 405)  routing T_25_25.sp4_h_l_37 <X> T_25_25.sp4_h_r_3
 (26 5)  (1332 405)  (1332 405)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.input0_2
 (27 5)  (1333 405)  (1333 405)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.input0_2
 (28 5)  (1334 405)  (1334 405)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.input0_2
 (29 5)  (1335 405)  (1335 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (4 6)  (1310 406)  (1310 406)  routing T_25_25.sp4_v_b_7 <X> T_25_25.sp4_v_t_38
 (6 6)  (1312 406)  (1312 406)  routing T_25_25.sp4_v_b_7 <X> T_25_25.sp4_v_t_38
 (22 7)  (1328 407)  (1328 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1332 407)  (1332 407)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.input0_3
 (28 7)  (1334 407)  (1334 407)  routing T_25_25.lc_trk_g2_3 <X> T_25_25.input0_3
 (29 7)  (1335 407)  (1335 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (14 8)  (1320 408)  (1320 408)  routing T_25_25.sp4_h_r_32 <X> T_25_25.lc_trk_g2_0
 (16 8)  (1322 408)  (1322 408)  routing T_25_25.sp4_v_t_20 <X> T_25_25.lc_trk_g2_1
 (17 8)  (1323 408)  (1323 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 408)  (1324 408)  routing T_25_25.sp4_v_t_20 <X> T_25_25.lc_trk_g2_1
 (21 8)  (1327 408)  (1327 408)  routing T_25_25.sp4_v_b_27 <X> T_25_25.lc_trk_g2_3
 (22 8)  (1328 408)  (1328 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (1329 408)  (1329 408)  routing T_25_25.sp4_v_b_27 <X> T_25_25.lc_trk_g2_3
 (26 8)  (1332 408)  (1332 408)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.input0_4
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 408)  (1344 408)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (3 9)  (1309 409)  (1309 409)  routing T_25_25.sp12_h_l_22 <X> T_25_25.sp12_v_b_1
 (15 9)  (1321 409)  (1321 409)  routing T_25_25.sp4_h_r_32 <X> T_25_25.lc_trk_g2_0
 (16 9)  (1322 409)  (1322 409)  routing T_25_25.sp4_h_r_32 <X> T_25_25.lc_trk_g2_0
 (17 9)  (1323 409)  (1323 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_32 lc_trk_g2_0
 (18 9)  (1324 409)  (1324 409)  routing T_25_25.sp4_v_t_20 <X> T_25_25.lc_trk_g2_1
 (27 9)  (1333 409)  (1333 409)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.input0_4
 (28 9)  (1334 409)  (1334 409)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.input0_4
 (29 9)  (1335 409)  (1335 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g0_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (14 10)  (1320 410)  (1320 410)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (35 10)  (1341 410)  (1341 410)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.input2_5
 (14 11)  (1320 411)  (1320 411)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (15 11)  (1321 411)  (1321 411)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (16 11)  (1322 411)  (1322 411)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (28 11)  (1334 411)  (1334 411)  routing T_25_25.lc_trk_g2_1 <X> T_25_25.input0_5
 (29 11)  (1335 411)  (1335 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 411)  (1338 411)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (1340 411)  (1340 411)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.input2_5
 (35 11)  (1341 411)  (1341 411)  routing T_25_25.lc_trk_g1_6 <X> T_25_25.input2_5
 (17 12)  (1323 412)  (1323 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1328 412)  (1328 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (18 13)  (1324 413)  (1324 413)  routing T_25_25.sp4_r_v_b_41 <X> T_25_25.lc_trk_g3_1
 (27 13)  (1333 413)  (1333 413)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.input0_6
 (28 13)  (1334 413)  (1334 413)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.input0_6
 (29 13)  (1335 413)  (1335 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 413)  (1338 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (5 14)  (1311 414)  (1311 414)  routing T_25_25.sp4_v_t_44 <X> T_25_25.sp4_h_l_44
 (15 14)  (1321 414)  (1321 414)  routing T_25_25.sp12_v_b_5 <X> T_25_25.lc_trk_g3_5
 (17 14)  (1323 414)  (1323 414)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_5 lc_trk_g3_5
 (18 14)  (1324 414)  (1324 414)  routing T_25_25.sp12_v_b_5 <X> T_25_25.lc_trk_g3_5
 (26 14)  (1332 414)  (1332 414)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.input0_7
 (35 14)  (1341 414)  (1341 414)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input2_7
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (3 15)  (1309 415)  (1309 415)  routing T_25_25.sp12_h_l_22 <X> T_25_25.sp12_v_t_22
 (6 15)  (1312 415)  (1312 415)  routing T_25_25.sp4_v_t_44 <X> T_25_25.sp4_h_l_44
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (14 15)  (1320 415)  (1320 415)  routing T_25_25.sp12_v_b_20 <X> T_25_25.lc_trk_g3_4
 (16 15)  (1322 415)  (1322 415)  routing T_25_25.sp12_v_b_20 <X> T_25_25.lc_trk_g3_4
 (17 15)  (1323 415)  (1323 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (1324 415)  (1324 415)  routing T_25_25.sp12_v_b_5 <X> T_25_25.lc_trk_g3_5
 (22 15)  (1328 415)  (1328 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1329 415)  (1329 415)  routing T_25_25.sp4_v_b_46 <X> T_25_25.lc_trk_g3_6
 (24 15)  (1330 415)  (1330 415)  routing T_25_25.sp4_v_b_46 <X> T_25_25.lc_trk_g3_6
 (26 15)  (1332 415)  (1332 415)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.input0_7
 (29 15)  (1335 415)  (1335 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 415)  (1338 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 415)  (1339 415)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input2_7
 (34 15)  (1340 415)  (1340 415)  routing T_25_25.lc_trk_g3_4 <X> T_25_25.input2_7


LogicTile_26_25

 (6 0)  (1354 400)  (1354 400)  routing T_26_25.sp4_v_t_44 <X> T_26_25.sp4_v_b_0
 (5 1)  (1353 401)  (1353 401)  routing T_26_25.sp4_v_t_44 <X> T_26_25.sp4_v_b_0
 (4 10)  (1352 410)  (1352 410)  routing T_26_25.sp4_v_b_6 <X> T_26_25.sp4_v_t_43
 (13 10)  (1361 410)  (1361 410)  routing T_26_25.sp4_v_b_8 <X> T_26_25.sp4_v_t_45


LogicTile_27_25

 (3 0)  (1405 400)  (1405 400)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_v_b_0
 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (6 0)  (402 384)  (402 384)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_b_0
 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 384)  (411 384)  routing T_8_24.sp4_h_r_1 <X> T_8_24.lc_trk_g0_1
 (16 0)  (412 384)  (412 384)  routing T_8_24.sp4_h_r_1 <X> T_8_24.lc_trk_g0_1
 (17 0)  (413 384)  (413 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (417 384)  (417 384)  routing T_8_24.sp4_v_b_11 <X> T_8_24.lc_trk_g0_3
 (22 0)  (418 384)  (418 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 384)  (419 384)  routing T_8_24.sp4_v_b_11 <X> T_8_24.lc_trk_g0_3
 (26 0)  (422 384)  (422 384)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.input0_0
 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (404 385)  (404 385)  routing T_8_24.sp4_h_r_1 <X> T_8_24.sp4_v_b_1
 (18 1)  (414 385)  (414 385)  routing T_8_24.sp4_h_r_1 <X> T_8_24.lc_trk_g0_1
 (21 1)  (417 385)  (417 385)  routing T_8_24.sp4_v_b_11 <X> T_8_24.lc_trk_g0_3
 (22 1)  (418 385)  (418 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (422 385)  (422 385)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.input0_0
 (27 1)  (423 385)  (423 385)  routing T_8_24.lc_trk_g1_7 <X> T_8_24.input0_0
 (29 1)  (425 385)  (425 385)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (400 386)  (400 386)  routing T_8_24.sp4_h_r_6 <X> T_8_24.sp4_v_t_37
 (6 2)  (402 386)  (402 386)  routing T_8_24.sp4_h_r_6 <X> T_8_24.sp4_v_t_37
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (25 2)  (421 386)  (421 386)  routing T_8_24.sp4_v_b_14 <X> T_8_24.lc_trk_g0_6
 (5 3)  (401 387)  (401 387)  routing T_8_24.sp4_h_r_6 <X> T_8_24.sp4_v_t_37
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (404 387)  (404 387)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_36
 (9 3)  (405 387)  (405 387)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_36
 (10 3)  (406 387)  (406 387)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_36
 (22 3)  (418 387)  (418 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_14 lc_trk_g0_6
 (23 3)  (419 387)  (419 387)  routing T_8_24.sp4_v_b_14 <X> T_8_24.lc_trk_g0_6
 (25 3)  (421 387)  (421 387)  routing T_8_24.sp4_v_b_14 <X> T_8_24.lc_trk_g0_6
 (26 3)  (422 387)  (422 387)  routing T_8_24.lc_trk_g0_3 <X> T_8_24.input0_1
 (29 3)  (425 387)  (425 387)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (1 4)  (397 388)  (397 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (15 4)  (411 388)  (411 388)  routing T_8_24.sp12_h_r_1 <X> T_8_24.lc_trk_g1_1
 (17 4)  (413 388)  (413 388)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (414 388)  (414 388)  routing T_8_24.sp12_h_r_1 <X> T_8_24.lc_trk_g1_1
 (22 4)  (418 388)  (418 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 388)  (419 388)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (24 4)  (420 388)  (420 388)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (26 4)  (422 388)  (422 388)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.input0_2
 (0 5)  (396 389)  (396 389)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_bram/ram/WCLKE
 (1 5)  (397 389)  (397 389)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_bram/ram/WCLKE
 (18 5)  (414 389)  (414 389)  routing T_8_24.sp12_h_r_1 <X> T_8_24.lc_trk_g1_1
 (21 5)  (417 389)  (417 389)  routing T_8_24.sp4_h_r_3 <X> T_8_24.lc_trk_g1_3
 (26 5)  (422 389)  (422 389)  routing T_8_24.lc_trk_g0_6 <X> T_8_24.input0_2
 (29 5)  (425 389)  (425 389)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (22 6)  (418 390)  (418 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (419 390)  (419 390)  routing T_8_24.sp4_h_r_7 <X> T_8_24.lc_trk_g1_7
 (24 6)  (420 390)  (420 390)  routing T_8_24.sp4_h_r_7 <X> T_8_24.lc_trk_g1_7
 (26 6)  (422 390)  (422 390)  routing T_8_24.lc_trk_g1_4 <X> T_8_24.input0_3
 (14 7)  (410 391)  (410 391)  routing T_8_24.sp4_r_v_b_28 <X> T_8_24.lc_trk_g1_4
 (17 7)  (413 391)  (413 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (417 391)  (417 391)  routing T_8_24.sp4_h_r_7 <X> T_8_24.lc_trk_g1_7
 (22 7)  (418 391)  (418 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (421 391)  (421 391)  routing T_8_24.sp4_r_v_b_30 <X> T_8_24.lc_trk_g1_6
 (27 7)  (423 391)  (423 391)  routing T_8_24.lc_trk_g1_4 <X> T_8_24.input0_3
 (29 7)  (425 391)  (425 391)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (3 8)  (399 392)  (399 392)  routing T_8_24.sp12_h_r_1 <X> T_8_24.sp12_v_b_1
 (15 8)  (411 392)  (411 392)  routing T_8_24.sp4_v_b_41 <X> T_8_24.lc_trk_g2_1
 (16 8)  (412 392)  (412 392)  routing T_8_24.sp4_v_b_41 <X> T_8_24.lc_trk_g2_1
 (17 8)  (413 392)  (413 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (26 8)  (422 392)  (422 392)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.input0_4
 (27 8)  (423 392)  (423 392)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_bram/ram/WDATA_3
 (28 8)  (424 392)  (424 392)  routing T_8_24.lc_trk_g3_0 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (39 8)  (435 392)  (435 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (3 9)  (399 393)  (399 393)  routing T_8_24.sp12_h_r_1 <X> T_8_24.sp12_v_b_1
 (26 9)  (422 393)  (422 393)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.input0_4
 (27 9)  (423 393)  (423 393)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.input0_4
 (28 9)  (424 393)  (424 393)  routing T_8_24.lc_trk_g3_7 <X> T_8_24.input0_4
 (29 9)  (425 393)  (425 393)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (21 10)  (417 394)  (417 394)  routing T_8_24.sp4_v_t_18 <X> T_8_24.lc_trk_g2_7
 (22 10)  (418 394)  (418 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (419 394)  (419 394)  routing T_8_24.sp4_v_t_18 <X> T_8_24.lc_trk_g2_7
 (35 10)  (431 394)  (431 394)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.input2_5
 (8 11)  (404 395)  (404 395)  routing T_8_24.sp4_h_r_1 <X> T_8_24.sp4_v_t_42
 (9 11)  (405 395)  (405 395)  routing T_8_24.sp4_h_r_1 <X> T_8_24.sp4_v_t_42
 (10 11)  (406 395)  (406 395)  routing T_8_24.sp4_h_r_1 <X> T_8_24.sp4_v_t_42
 (14 11)  (410 395)  (410 395)  routing T_8_24.sp4_r_v_b_36 <X> T_8_24.lc_trk_g2_4
 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (424 395)  (424 395)  routing T_8_24.lc_trk_g2_1 <X> T_8_24.input0_5
 (29 11)  (425 395)  (425 395)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (428 395)  (428 395)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (429 395)  (429 395)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.input2_5
 (35 11)  (431 395)  (431 395)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.input2_5
 (11 12)  (407 396)  (407 396)  routing T_8_24.sp4_h_r_6 <X> T_8_24.sp4_v_b_11
 (14 13)  (410 397)  (410 397)  routing T_8_24.sp4_h_l_13 <X> T_8_24.lc_trk_g3_0
 (15 13)  (411 397)  (411 397)  routing T_8_24.sp4_h_l_13 <X> T_8_24.lc_trk_g3_0
 (16 13)  (412 397)  (412 397)  routing T_8_24.sp4_h_l_13 <X> T_8_24.lc_trk_g3_0
 (17 13)  (413 397)  (413 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_13 lc_trk_g3_0
 (26 13)  (422 397)  (422 397)  routing T_8_24.lc_trk_g0_2 <X> T_8_24.input0_6
 (29 13)  (425 397)  (425 397)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (428 397)  (428 397)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_1 input2_6
 (34 13)  (430 397)  (430 397)  routing T_8_24.lc_trk_g1_1 <X> T_8_24.input2_6
 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (3 14)  (399 398)  (399 398)  routing T_8_24.sp12_h_r_1 <X> T_8_24.sp12_v_t_22
 (21 14)  (417 398)  (417 398)  routing T_8_24.sp4_v_t_26 <X> T_8_24.lc_trk_g3_7
 (22 14)  (418 398)  (418 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 398)  (419 398)  routing T_8_24.sp4_v_t_26 <X> T_8_24.lc_trk_g3_7
 (26 14)  (422 398)  (422 398)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.input0_7
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (3 15)  (399 399)  (399 399)  routing T_8_24.sp12_h_r_1 <X> T_8_24.sp12_v_t_22
 (7 15)  (403 399)  (403 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (21 15)  (417 399)  (417 399)  routing T_8_24.sp4_v_t_26 <X> T_8_24.lc_trk_g3_7
 (26 15)  (422 399)  (422 399)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.input0_7
 (27 15)  (423 399)  (423 399)  routing T_8_24.lc_trk_g1_6 <X> T_8_24.input0_7
 (29 15)  (425 399)  (425 399)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (428 399)  (428 399)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_9_24

 (2 6)  (440 390)  (440 390)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (4 6)  (442 390)  (442 390)  routing T_9_24.sp4_h_r_3 <X> T_9_24.sp4_v_t_38
 (5 7)  (443 391)  (443 391)  routing T_9_24.sp4_h_r_3 <X> T_9_24.sp4_v_t_38
 (11 8)  (449 392)  (449 392)  routing T_9_24.sp4_h_r_3 <X> T_9_24.sp4_v_b_8
 (4 10)  (442 394)  (442 394)  routing T_9_24.sp4_v_b_6 <X> T_9_24.sp4_v_t_43


LogicTile_10_24

 (5 2)  (497 386)  (497 386)  routing T_10_24.sp4_h_r_9 <X> T_10_24.sp4_h_l_37
 (13 2)  (505 386)  (505 386)  routing T_10_24.sp4_h_r_2 <X> T_10_24.sp4_v_t_39
 (4 3)  (496 387)  (496 387)  routing T_10_24.sp4_h_r_9 <X> T_10_24.sp4_h_l_37
 (12 3)  (504 387)  (504 387)  routing T_10_24.sp4_h_r_2 <X> T_10_24.sp4_v_t_39
 (5 13)  (497 397)  (497 397)  routing T_10_24.sp4_h_r_9 <X> T_10_24.sp4_v_b_9


LogicTile_11_24

 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (8 2)  (608 386)  (608 386)  routing T_12_24.sp4_h_r_1 <X> T_12_24.sp4_h_l_36
 (5 6)  (605 390)  (605 390)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_h_l_38
 (4 7)  (604 391)  (604 391)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_h_l_38
 (8 10)  (608 394)  (608 394)  routing T_12_24.sp4_h_r_11 <X> T_12_24.sp4_h_l_42
 (10 10)  (610 394)  (610 394)  routing T_12_24.sp4_h_r_11 <X> T_12_24.sp4_h_l_42
 (7 11)  (607 395)  (607 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (6 7)  (660 391)  (660 391)  routing T_13_24.sp4_h_r_3 <X> T_13_24.sp4_h_l_38
 (11 8)  (665 392)  (665 392)  routing T_13_24.sp4_v_t_40 <X> T_13_24.sp4_v_b_8
 (12 9)  (666 393)  (666 393)  routing T_13_24.sp4_v_t_40 <X> T_13_24.sp4_v_b_8
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (12 2)  (720 386)  (720 386)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_h_l_39
 (11 6)  (719 390)  (719 390)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_v_t_40
 (8 7)  (716 391)  (716 391)  routing T_14_24.sp4_h_r_10 <X> T_14_24.sp4_v_t_41
 (9 7)  (717 391)  (717 391)  routing T_14_24.sp4_h_r_10 <X> T_14_24.sp4_v_t_41
 (10 7)  (718 391)  (718 391)  routing T_14_24.sp4_h_r_10 <X> T_14_24.sp4_v_t_41
 (12 7)  (720 391)  (720 391)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_v_t_40
 (3 10)  (711 394)  (711 394)  routing T_14_24.sp12_h_r_1 <X> T_14_24.sp12_h_l_22
 (3 11)  (711 395)  (711 395)  routing T_14_24.sp12_h_r_1 <X> T_14_24.sp12_h_l_22
 (5 14)  (713 398)  (713 398)  routing T_14_24.sp4_h_r_6 <X> T_14_24.sp4_h_l_44
 (4 15)  (712 399)  (712 399)  routing T_14_24.sp4_h_r_6 <X> T_14_24.sp4_h_l_44
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (19 6)  (781 390)  (781 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (5 2)  (821 386)  (821 386)  routing T_16_24.sp4_v_t_43 <X> T_16_24.sp4_h_l_37
 (9 2)  (825 386)  (825 386)  routing T_16_24.sp4_v_b_1 <X> T_16_24.sp4_h_l_36
 (4 3)  (820 387)  (820 387)  routing T_16_24.sp4_v_t_43 <X> T_16_24.sp4_h_l_37
 (6 3)  (822 387)  (822 387)  routing T_16_24.sp4_v_t_43 <X> T_16_24.sp4_h_l_37
 (15 3)  (831 387)  (831 387)  routing T_16_24.sp4_v_t_9 <X> T_16_24.lc_trk_g0_4
 (16 3)  (832 387)  (832 387)  routing T_16_24.sp4_v_t_9 <X> T_16_24.lc_trk_g0_4
 (17 3)  (833 387)  (833 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 388)  (839 388)  routing T_16_24.sp4_v_b_19 <X> T_16_24.lc_trk_g1_3
 (24 4)  (840 388)  (840 388)  routing T_16_24.sp4_v_b_19 <X> T_16_24.lc_trk_g1_3
 (27 6)  (843 390)  (843 390)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 390)  (847 390)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 390)  (852 390)  LC_3 Logic Functioning bit
 (38 6)  (854 390)  (854 390)  LC_3 Logic Functioning bit
 (46 6)  (862 390)  (862 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (869 390)  (869 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (30 7)  (846 391)  (846 391)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 391)  (852 391)  LC_3 Logic Functioning bit
 (38 7)  (854 391)  (854 391)  LC_3 Logic Functioning bit
 (52 7)  (868 391)  (868 391)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (12 12)  (828 396)  (828 396)  routing T_16_24.sp4_v_b_11 <X> T_16_24.sp4_h_r_11
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (827 397)  (827 397)  routing T_16_24.sp4_v_b_11 <X> T_16_24.sp4_h_r_11
 (12 14)  (828 398)  (828 398)  routing T_16_24.sp4_v_b_11 <X> T_16_24.sp4_h_l_46
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (21 0)  (895 384)  (895 384)  routing T_17_24.sp4_v_b_3 <X> T_17_24.lc_trk_g0_3
 (22 0)  (896 384)  (896 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (897 384)  (897 384)  routing T_17_24.sp4_v_b_3 <X> T_17_24.lc_trk_g0_3
 (25 0)  (899 384)  (899 384)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g0_2
 (27 0)  (901 384)  (901 384)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 384)  (902 384)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 384)  (905 384)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 384)  (907 384)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (53 0)  (927 384)  (927 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (896 385)  (896 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 385)  (897 385)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g0_2
 (24 1)  (898 385)  (898 385)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g0_2
 (25 1)  (899 385)  (899 385)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g0_2
 (27 1)  (901 385)  (901 385)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 385)  (902 385)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 385)  (903 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 385)  (904 385)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 385)  (905 385)  routing T_17_24.lc_trk_g2_7 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 385)  (911 385)  LC_0 Logic Functioning bit
 (39 1)  (913 385)  (913 385)  LC_0 Logic Functioning bit
 (10 4)  (884 388)  (884 388)  routing T_17_24.sp4_v_t_46 <X> T_17_24.sp4_h_r_4
 (15 4)  (889 388)  (889 388)  routing T_17_24.bot_op_1 <X> T_17_24.lc_trk_g1_1
 (17 4)  (891 388)  (891 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (4 7)  (878 391)  (878 391)  routing T_17_24.sp4_h_r_7 <X> T_17_24.sp4_h_l_38
 (6 7)  (880 391)  (880 391)  routing T_17_24.sp4_h_r_7 <X> T_17_24.sp4_h_l_38
 (21 8)  (895 392)  (895 392)  routing T_17_24.sp4_h_r_35 <X> T_17_24.lc_trk_g2_3
 (22 8)  (896 392)  (896 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 392)  (897 392)  routing T_17_24.sp4_h_r_35 <X> T_17_24.lc_trk_g2_3
 (24 8)  (898 392)  (898 392)  routing T_17_24.sp4_h_r_35 <X> T_17_24.lc_trk_g2_3
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 392)  (904 392)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (51 8)  (925 392)  (925 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (901 393)  (901 393)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 393)  (902 393)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 393)  (904 393)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 393)  (905 393)  routing T_17_24.lc_trk_g0_3 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 393)  (910 393)  LC_4 Logic Functioning bit
 (38 9)  (912 393)  (912 393)  LC_4 Logic Functioning bit
 (48 9)  (922 393)  (922 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (896 394)  (896 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 394)  (897 394)  routing T_17_24.sp4_v_b_47 <X> T_17_24.lc_trk_g2_7
 (24 10)  (898 394)  (898 394)  routing T_17_24.sp4_v_b_47 <X> T_17_24.lc_trk_g2_7
 (27 10)  (901 394)  (901 394)  routing T_17_24.lc_trk_g1_1 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (915 394)  (915 394)  LC_5 Logic Functioning bit
 (43 10)  (917 394)  (917 394)  LC_5 Logic Functioning bit
 (53 10)  (927 394)  (927 394)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (7 11)  (881 395)  (881 395)  Column buffer control bit: LH_colbuf_cntl_2

 (26 11)  (900 395)  (900 395)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 395)  (902 395)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 395)  (903 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 395)  (905 395)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (40 11)  (914 395)  (914 395)  LC_5 Logic Functioning bit
 (41 11)  (915 395)  (915 395)  LC_5 Logic Functioning bit
 (42 11)  (916 395)  (916 395)  LC_5 Logic Functioning bit
 (43 11)  (917 395)  (917 395)  LC_5 Logic Functioning bit
 (3 12)  (877 396)  (877 396)  routing T_17_24.sp12_v_b_1 <X> T_17_24.sp12_h_r_1
 (13 12)  (887 396)  (887 396)  routing T_17_24.sp4_v_t_46 <X> T_17_24.sp4_v_b_11
 (15 12)  (889 396)  (889 396)  routing T_17_24.sp4_h_r_41 <X> T_17_24.lc_trk_g3_1
 (16 12)  (890 396)  (890 396)  routing T_17_24.sp4_h_r_41 <X> T_17_24.lc_trk_g3_1
 (17 12)  (891 396)  (891 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (892 396)  (892 396)  routing T_17_24.sp4_h_r_41 <X> T_17_24.lc_trk_g3_1
 (3 13)  (877 397)  (877 397)  routing T_17_24.sp12_v_b_1 <X> T_17_24.sp12_h_r_1
 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (892 397)  (892 397)  routing T_17_24.sp4_h_r_41 <X> T_17_24.lc_trk_g3_1
 (22 13)  (896 397)  (896 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 397)  (899 397)  routing T_17_24.sp4_r_v_b_42 <X> T_17_24.lc_trk_g3_2
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (896 399)  (896 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 399)  (897 399)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g3_6
 (24 15)  (898 399)  (898 399)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g3_6
 (25 15)  (899 399)  (899 399)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g3_6


LogicTile_18_24

 (14 0)  (942 384)  (942 384)  routing T_18_24.sp4_h_r_8 <X> T_18_24.lc_trk_g0_0
 (15 1)  (943 385)  (943 385)  routing T_18_24.sp4_h_r_8 <X> T_18_24.lc_trk_g0_0
 (16 1)  (944 385)  (944 385)  routing T_18_24.sp4_h_r_8 <X> T_18_24.lc_trk_g0_0
 (17 1)  (945 385)  (945 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 2)  (950 386)  (950 386)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 386)  (952 386)  routing T_18_24.top_op_7 <X> T_18_24.lc_trk_g0_7
 (29 2)  (957 386)  (957 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 386)  (962 386)  routing T_18_24.lc_trk_g1_1 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (21 3)  (949 387)  (949 387)  routing T_18_24.top_op_7 <X> T_18_24.lc_trk_g0_7
 (22 3)  (950 387)  (950 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 387)  (951 387)  routing T_18_24.sp4_v_b_22 <X> T_18_24.lc_trk_g0_6
 (24 3)  (952 387)  (952 387)  routing T_18_24.sp4_v_b_22 <X> T_18_24.lc_trk_g0_6
 (28 3)  (956 387)  (956 387)  routing T_18_24.lc_trk_g2_1 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 387)  (957 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (969 387)  (969 387)  LC_1 Logic Functioning bit
 (43 3)  (971 387)  (971 387)  LC_1 Logic Functioning bit
 (53 3)  (981 387)  (981 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (943 388)  (943 388)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g1_1
 (16 4)  (944 388)  (944 388)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g1_1
 (17 4)  (945 388)  (945 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (946 388)  (946 388)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g1_1
 (21 4)  (949 388)  (949 388)  routing T_18_24.bnr_op_3 <X> T_18_24.lc_trk_g1_3
 (22 4)  (950 388)  (950 388)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (18 5)  (946 389)  (946 389)  routing T_18_24.sp4_h_l_4 <X> T_18_24.lc_trk_g1_1
 (21 5)  (949 389)  (949 389)  routing T_18_24.bnr_op_3 <X> T_18_24.lc_trk_g1_3
 (8 6)  (936 390)  (936 390)  routing T_18_24.sp4_h_r_8 <X> T_18_24.sp4_h_l_41
 (10 6)  (938 390)  (938 390)  routing T_18_24.sp4_h_r_8 <X> T_18_24.sp4_h_l_41
 (22 6)  (950 390)  (950 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (15 8)  (943 392)  (943 392)  routing T_18_24.sp4_v_t_28 <X> T_18_24.lc_trk_g2_1
 (16 8)  (944 392)  (944 392)  routing T_18_24.sp4_v_t_28 <X> T_18_24.lc_trk_g2_1
 (17 8)  (945 392)  (945 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (951 392)  (951 392)  routing T_18_24.sp4_v_t_30 <X> T_18_24.lc_trk_g2_3
 (24 8)  (952 392)  (952 392)  routing T_18_24.sp4_v_t_30 <X> T_18_24.lc_trk_g2_3
 (26 8)  (954 392)  (954 392)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 392)  (958 392)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 392)  (961 392)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (39 8)  (967 392)  (967 392)  LC_4 Logic Functioning bit
 (40 8)  (968 392)  (968 392)  LC_4 Logic Functioning bit
 (41 8)  (969 392)  (969 392)  LC_4 Logic Functioning bit
 (12 9)  (940 393)  (940 393)  routing T_18_24.sp4_h_r_8 <X> T_18_24.sp4_v_b_8
 (26 9)  (954 393)  (954 393)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 393)  (955 393)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 393)  (958 393)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 393)  (959 393)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 393)  (960 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (961 393)  (961 393)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.input_2_4
 (34 9)  (962 393)  (962 393)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.input_2_4
 (35 9)  (963 393)  (963 393)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.input_2_4
 (39 9)  (967 393)  (967 393)  LC_4 Logic Functioning bit
 (40 9)  (968 393)  (968 393)  LC_4 Logic Functioning bit
 (27 10)  (955 394)  (955 394)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 394)  (956 394)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 394)  (957 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 394)  (962 394)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 394)  (964 394)  LC_5 Logic Functioning bit
 (42 10)  (970 394)  (970 394)  LC_5 Logic Functioning bit
 (43 10)  (971 394)  (971 394)  LC_5 Logic Functioning bit
 (50 10)  (978 394)  (978 394)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (934 395)  (934 395)  routing T_18_24.sp4_h_r_6 <X> T_18_24.sp4_h_l_43
 (7 11)  (935 395)  (935 395)  Column buffer control bit: LH_colbuf_cntl_2

 (27 11)  (955 395)  (955 395)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 395)  (956 395)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 395)  (957 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 395)  (959 395)  routing T_18_24.lc_trk_g1_3 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (42 11)  (970 395)  (970 395)  LC_5 Logic Functioning bit
 (43 11)  (971 395)  (971 395)  LC_5 Logic Functioning bit
 (17 12)  (945 396)  (945 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (945 397)  (945 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (946 397)  (946 397)  routing T_18_24.sp4_r_v_b_41 <X> T_18_24.lc_trk_g3_1
 (21 13)  (949 397)  (949 397)  routing T_18_24.sp4_r_v_b_43 <X> T_18_24.lc_trk_g3_3
 (9 14)  (937 398)  (937 398)  routing T_18_24.sp4_h_r_7 <X> T_18_24.sp4_h_l_47
 (10 14)  (938 398)  (938 398)  routing T_18_24.sp4_h_r_7 <X> T_18_24.sp4_h_l_47
 (25 14)  (953 398)  (953 398)  routing T_18_24.sp4_v_b_38 <X> T_18_24.lc_trk_g3_6
 (29 14)  (957 398)  (957 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 398)  (958 398)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 398)  (959 398)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 398)  (962 398)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 398)  (963 398)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.input_2_7
 (39 14)  (967 398)  (967 398)  LC_7 Logic Functioning bit
 (40 14)  (968 398)  (968 398)  LC_7 Logic Functioning bit
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (950 399)  (950 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 399)  (951 399)  routing T_18_24.sp4_v_b_38 <X> T_18_24.lc_trk_g3_6
 (25 15)  (953 399)  (953 399)  routing T_18_24.sp4_v_b_38 <X> T_18_24.lc_trk_g3_6
 (27 15)  (955 399)  (955 399)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 399)  (956 399)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 399)  (957 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 399)  (958 399)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 399)  (959 399)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 399)  (960 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (961 399)  (961 399)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.input_2_7
 (34 15)  (962 399)  (962 399)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.input_2_7
 (35 15)  (963 399)  (963 399)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.input_2_7
 (38 15)  (966 399)  (966 399)  LC_7 Logic Functioning bit
 (39 15)  (967 399)  (967 399)  LC_7 Logic Functioning bit
 (40 15)  (968 399)  (968 399)  LC_7 Logic Functioning bit
 (48 15)  (976 399)  (976 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_24

 (12 0)  (994 384)  (994 384)  routing T_19_24.sp4_h_l_46 <X> T_19_24.sp4_h_r_2
 (15 0)  (997 384)  (997 384)  routing T_19_24.bot_op_1 <X> T_19_24.lc_trk_g0_1
 (17 0)  (999 384)  (999 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1004 384)  (1004 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1005 384)  (1005 384)  routing T_19_24.sp4_v_b_19 <X> T_19_24.lc_trk_g0_3
 (24 0)  (1006 384)  (1006 384)  routing T_19_24.sp4_v_b_19 <X> T_19_24.lc_trk_g0_3
 (25 0)  (1007 384)  (1007 384)  routing T_19_24.bnr_op_2 <X> T_19_24.lc_trk_g0_2
 (26 0)  (1008 384)  (1008 384)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 384)  (1010 384)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 384)  (1013 384)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 384)  (1016 384)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 384)  (1019 384)  LC_0 Logic Functioning bit
 (39 0)  (1021 384)  (1021 384)  LC_0 Logic Functioning bit
 (13 1)  (995 385)  (995 385)  routing T_19_24.sp4_h_l_46 <X> T_19_24.sp4_h_r_2
 (15 1)  (997 385)  (997 385)  routing T_19_24.sp4_v_t_5 <X> T_19_24.lc_trk_g0_0
 (16 1)  (998 385)  (998 385)  routing T_19_24.sp4_v_t_5 <X> T_19_24.lc_trk_g0_0
 (17 1)  (999 385)  (999 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (1004 385)  (1004 385)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1007 385)  (1007 385)  routing T_19_24.bnr_op_2 <X> T_19_24.lc_trk_g0_2
 (26 1)  (1008 385)  (1008 385)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 385)  (1009 385)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 385)  (1018 385)  LC_0 Logic Functioning bit
 (37 1)  (1019 385)  (1019 385)  LC_0 Logic Functioning bit
 (38 1)  (1020 385)  (1020 385)  LC_0 Logic Functioning bit
 (39 1)  (1021 385)  (1021 385)  LC_0 Logic Functioning bit
 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 386)  (996 386)  routing T_19_24.wire_logic_cluster/lc_4/out <X> T_19_24.lc_trk_g0_4
 (19 2)  (1001 386)  (1001 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (1003 386)  (1003 386)  routing T_19_24.sp4_v_b_7 <X> T_19_24.lc_trk_g0_7
 (22 2)  (1004 386)  (1004 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1005 386)  (1005 386)  routing T_19_24.sp4_v_b_7 <X> T_19_24.lc_trk_g0_7
 (29 2)  (1011 386)  (1011 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 386)  (1012 386)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 386)  (1015 386)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (43 2)  (1025 386)  (1025 386)  LC_1 Logic Functioning bit
 (45 2)  (1027 386)  (1027 386)  LC_1 Logic Functioning bit
 (47 2)  (1029 386)  (1029 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (1030 386)  (1030 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (1032 386)  (1032 386)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1004 387)  (1004 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 387)  (1006 387)  routing T_19_24.bot_op_6 <X> T_19_24.lc_trk_g0_6
 (26 3)  (1008 387)  (1008 387)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 387)  (1010 387)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 387)  (1011 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 387)  (1013 387)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (41 3)  (1023 387)  (1023 387)  LC_1 Logic Functioning bit
 (43 3)  (1025 387)  (1025 387)  LC_1 Logic Functioning bit
 (47 3)  (1029 387)  (1029 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1030 387)  (1030 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (999 388)  (999 388)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1000 388)  (1000 388)  routing T_19_24.bnr_op_1 <X> T_19_24.lc_trk_g1_1
 (26 4)  (1008 388)  (1008 388)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 388)  (1009 388)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 388)  (1011 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 388)  (1013 388)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 388)  (1016 388)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 388)  (1022 388)  LC_2 Logic Functioning bit
 (41 4)  (1023 388)  (1023 388)  LC_2 Logic Functioning bit
 (43 4)  (1025 388)  (1025 388)  LC_2 Logic Functioning bit
 (15 5)  (997 389)  (997 389)  routing T_19_24.sp4_v_t_5 <X> T_19_24.lc_trk_g1_0
 (16 5)  (998 389)  (998 389)  routing T_19_24.sp4_v_t_5 <X> T_19_24.lc_trk_g1_0
 (17 5)  (999 389)  (999 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (1000 389)  (1000 389)  routing T_19_24.bnr_op_1 <X> T_19_24.lc_trk_g1_1
 (22 5)  (1004 389)  (1004 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1005 389)  (1005 389)  routing T_19_24.sp4_h_r_2 <X> T_19_24.lc_trk_g1_2
 (24 5)  (1006 389)  (1006 389)  routing T_19_24.sp4_h_r_2 <X> T_19_24.lc_trk_g1_2
 (25 5)  (1007 389)  (1007 389)  routing T_19_24.sp4_h_r_2 <X> T_19_24.lc_trk_g1_2
 (27 5)  (1009 389)  (1009 389)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 389)  (1010 389)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 389)  (1011 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 389)  (1012 389)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 389)  (1014 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1015 389)  (1015 389)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.input_2_2
 (34 5)  (1016 389)  (1016 389)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.input_2_2
 (40 5)  (1022 389)  (1022 389)  LC_2 Logic Functioning bit
 (42 5)  (1024 389)  (1024 389)  LC_2 Logic Functioning bit
 (21 6)  (1003 390)  (1003 390)  routing T_19_24.bnr_op_7 <X> T_19_24.lc_trk_g1_7
 (22 6)  (1004 390)  (1004 390)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (28 6)  (1010 390)  (1010 390)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 390)  (1011 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 390)  (1012 390)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 390)  (1013 390)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 390)  (1014 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 390)  (1015 390)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 390)  (1016 390)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 390)  (1019 390)  LC_3 Logic Functioning bit
 (39 6)  (1021 390)  (1021 390)  LC_3 Logic Functioning bit
 (40 6)  (1022 390)  (1022 390)  LC_3 Logic Functioning bit
 (15 7)  (997 391)  (997 391)  routing T_19_24.sp4_v_t_9 <X> T_19_24.lc_trk_g1_4
 (16 7)  (998 391)  (998 391)  routing T_19_24.sp4_v_t_9 <X> T_19_24.lc_trk_g1_4
 (17 7)  (999 391)  (999 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (1003 391)  (1003 391)  routing T_19_24.bnr_op_7 <X> T_19_24.lc_trk_g1_7
 (27 7)  (1009 391)  (1009 391)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 391)  (1011 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 391)  (1013 391)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 391)  (1014 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1015 391)  (1015 391)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_3
 (34 7)  (1016 391)  (1016 391)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_3
 (35 7)  (1017 391)  (1017 391)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_3
 (39 7)  (1021 391)  (1021 391)  LC_3 Logic Functioning bit
 (40 7)  (1022 391)  (1022 391)  LC_3 Logic Functioning bit
 (15 8)  (997 392)  (997 392)  routing T_19_24.sp4_v_t_28 <X> T_19_24.lc_trk_g2_1
 (16 8)  (998 392)  (998 392)  routing T_19_24.sp4_v_t_28 <X> T_19_24.lc_trk_g2_1
 (17 8)  (999 392)  (999 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1003 392)  (1003 392)  routing T_19_24.wire_logic_cluster/lc_3/out <X> T_19_24.lc_trk_g2_3
 (22 8)  (1004 392)  (1004 392)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (1007 392)  (1007 392)  routing T_19_24.wire_logic_cluster/lc_2/out <X> T_19_24.lc_trk_g2_2
 (29 8)  (1011 392)  (1011 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 392)  (1014 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 392)  (1015 392)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 392)  (1016 392)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 392)  (1018 392)  LC_4 Logic Functioning bit
 (37 8)  (1019 392)  (1019 392)  LC_4 Logic Functioning bit
 (39 8)  (1021 392)  (1021 392)  LC_4 Logic Functioning bit
 (40 8)  (1022 392)  (1022 392)  LC_4 Logic Functioning bit
 (42 8)  (1024 392)  (1024 392)  LC_4 Logic Functioning bit
 (22 9)  (1004 393)  (1004 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1009 393)  (1009 393)  routing T_19_24.lc_trk_g1_1 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 393)  (1011 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 393)  (1012 393)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 393)  (1013 393)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 393)  (1014 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1018 393)  (1018 393)  LC_4 Logic Functioning bit
 (37 9)  (1019 393)  (1019 393)  LC_4 Logic Functioning bit
 (38 9)  (1020 393)  (1020 393)  LC_4 Logic Functioning bit
 (5 10)  (987 394)  (987 394)  routing T_19_24.sp4_v_b_6 <X> T_19_24.sp4_h_l_43
 (22 10)  (1004 394)  (1004 394)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 394)  (1006 394)  routing T_19_24.tnl_op_7 <X> T_19_24.lc_trk_g2_7
 (27 10)  (1009 394)  (1009 394)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 394)  (1010 394)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 394)  (1011 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 394)  (1012 394)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 394)  (1013 394)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 394)  (1014 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 394)  (1015 394)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 394)  (1016 394)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 394)  (1017 394)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.input_2_5
 (41 10)  (1023 394)  (1023 394)  LC_5 Logic Functioning bit
 (42 10)  (1024 394)  (1024 394)  LC_5 Logic Functioning bit
 (43 10)  (1025 394)  (1025 394)  LC_5 Logic Functioning bit
 (51 10)  (1033 394)  (1033 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (7 11)  (989 395)  (989 395)  Column buffer control bit: LH_colbuf_cntl_2

 (17 11)  (999 395)  (999 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1003 395)  (1003 395)  routing T_19_24.tnl_op_7 <X> T_19_24.lc_trk_g2_7
 (22 11)  (1004 395)  (1004 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1005 395)  (1005 395)  routing T_19_24.sp4_v_b_46 <X> T_19_24.lc_trk_g2_6
 (24 11)  (1006 395)  (1006 395)  routing T_19_24.sp4_v_b_46 <X> T_19_24.lc_trk_g2_6
 (27 11)  (1009 395)  (1009 395)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 395)  (1011 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 395)  (1012 395)  routing T_19_24.lc_trk_g3_7 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 395)  (1014 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1015 395)  (1015 395)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.input_2_5
 (35 11)  (1017 395)  (1017 395)  routing T_19_24.lc_trk_g2_7 <X> T_19_24.input_2_5
 (42 11)  (1024 395)  (1024 395)  LC_5 Logic Functioning bit
 (43 11)  (1025 395)  (1025 395)  LC_5 Logic Functioning bit
 (13 12)  (995 396)  (995 396)  routing T_19_24.sp4_h_l_46 <X> T_19_24.sp4_v_b_11
 (17 12)  (999 396)  (999 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 396)  (1000 396)  routing T_19_24.wire_logic_cluster/lc_1/out <X> T_19_24.lc_trk_g3_1
 (25 12)  (1007 396)  (1007 396)  routing T_19_24.sp4_h_r_34 <X> T_19_24.lc_trk_g3_2
 (26 12)  (1008 396)  (1008 396)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 396)  (1011 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 396)  (1012 396)  routing T_19_24.lc_trk_g0_7 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 396)  (1014 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 396)  (1016 396)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 396)  (1017 396)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.input_2_6
 (37 12)  (1019 396)  (1019 396)  LC_6 Logic Functioning bit
 (42 12)  (1024 396)  (1024 396)  LC_6 Logic Functioning bit
 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (994 397)  (994 397)  routing T_19_24.sp4_h_l_46 <X> T_19_24.sp4_v_b_11
 (22 13)  (1004 397)  (1004 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1005 397)  (1005 397)  routing T_19_24.sp4_h_r_34 <X> T_19_24.lc_trk_g3_2
 (24 13)  (1006 397)  (1006 397)  routing T_19_24.sp4_h_r_34 <X> T_19_24.lc_trk_g3_2
 (27 13)  (1009 397)  (1009 397)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 397)  (1010 397)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 397)  (1011 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 397)  (1012 397)  routing T_19_24.lc_trk_g0_7 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 397)  (1014 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1015 397)  (1015 397)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.input_2_6
 (35 13)  (1017 397)  (1017 397)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.input_2_6
 (36 13)  (1018 397)  (1018 397)  LC_6 Logic Functioning bit
 (38 13)  (1020 397)  (1020 397)  LC_6 Logic Functioning bit
 (43 13)  (1025 397)  (1025 397)  LC_6 Logic Functioning bit
 (0 14)  (982 398)  (982 398)  routing T_19_24.glb_netwk_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 398)  (983 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (998 398)  (998 398)  routing T_19_24.sp12_v_b_21 <X> T_19_24.lc_trk_g3_5
 (17 14)  (999 398)  (999 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (1004 398)  (1004 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (1011 398)  (1011 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 398)  (1013 398)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 398)  (1014 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (41 14)  (1023 398)  (1023 398)  LC_7 Logic Functioning bit
 (43 14)  (1025 398)  (1025 398)  LC_7 Logic Functioning bit
 (45 14)  (1027 398)  (1027 398)  LC_7 Logic Functioning bit
 (48 14)  (1030 398)  (1030 398)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (1032 398)  (1032 398)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1033 398)  (1033 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1000 399)  (1000 399)  routing T_19_24.sp12_v_b_21 <X> T_19_24.lc_trk_g3_5
 (29 15)  (1011 399)  (1011 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 399)  (1012 399)  routing T_19_24.lc_trk_g0_2 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 399)  (1013 399)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (43 15)  (1025 399)  (1025 399)  LC_7 Logic Functioning bit
 (46 15)  (1028 399)  (1028 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_24

 (14 2)  (1050 386)  (1050 386)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (27 2)  (1063 386)  (1063 386)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 386)  (1064 386)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 386)  (1065 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 386)  (1066 386)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 386)  (1067 386)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 386)  (1068 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 386)  (1071 386)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.input_2_1
 (36 2)  (1072 386)  (1072 386)  LC_1 Logic Functioning bit
 (41 2)  (1077 386)  (1077 386)  LC_1 Logic Functioning bit
 (43 2)  (1079 386)  (1079 386)  LC_1 Logic Functioning bit
 (51 2)  (1087 386)  (1087 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1088 386)  (1088 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (1089 386)  (1089 386)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (1050 387)  (1050 387)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (16 3)  (1052 387)  (1052 387)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (17 3)  (1053 387)  (1053 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1058 387)  (1058 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 387)  (1060 387)  routing T_20_24.bot_op_6 <X> T_20_24.lc_trk_g0_6
 (26 3)  (1062 387)  (1062 387)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 387)  (1063 387)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 387)  (1064 387)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 387)  (1065 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 387)  (1066 387)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 387)  (1067 387)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 387)  (1068 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1069 387)  (1069 387)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.input_2_1
 (35 3)  (1071 387)  (1071 387)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.input_2_1
 (37 3)  (1073 387)  (1073 387)  LC_1 Logic Functioning bit
 (41 3)  (1077 387)  (1077 387)  LC_1 Logic Functioning bit
 (42 3)  (1078 387)  (1078 387)  LC_1 Logic Functioning bit
 (43 3)  (1079 387)  (1079 387)  LC_1 Logic Functioning bit
 (26 4)  (1062 388)  (1062 388)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 388)  (1064 388)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 388)  (1065 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 388)  (1066 388)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 388)  (1067 388)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 388)  (1068 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 388)  (1069 388)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 388)  (1070 388)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 388)  (1071 388)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.input_2_2
 (40 4)  (1076 388)  (1076 388)  LC_2 Logic Functioning bit
 (28 5)  (1064 389)  (1064 389)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 389)  (1065 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 389)  (1066 389)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 389)  (1067 389)  routing T_20_24.lc_trk_g3_6 <X> T_20_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 389)  (1068 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1069 389)  (1069 389)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.input_2_2
 (34 5)  (1070 389)  (1070 389)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.input_2_2
 (35 5)  (1071 389)  (1071 389)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.input_2_2
 (29 6)  (1065 390)  (1065 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 390)  (1066 390)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 390)  (1068 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 390)  (1069 390)  routing T_20_24.lc_trk_g2_0 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (42 6)  (1078 390)  (1078 390)  LC_3 Logic Functioning bit
 (50 6)  (1086 390)  (1086 390)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (1087 390)  (1087 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (1058 391)  (1058 391)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 391)  (1060 391)  routing T_20_24.bot_op_6 <X> T_20_24.lc_trk_g1_6
 (42 7)  (1078 391)  (1078 391)  LC_3 Logic Functioning bit
 (48 7)  (1084 391)  (1084 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (1063 392)  (1063 392)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 392)  (1065 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 392)  (1066 392)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 392)  (1068 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 392)  (1069 392)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 392)  (1070 392)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 392)  (1072 392)  LC_4 Logic Functioning bit
 (37 8)  (1073 392)  (1073 392)  LC_4 Logic Functioning bit
 (52 8)  (1088 392)  (1088 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (1089 392)  (1089 392)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (1051 393)  (1051 393)  routing T_20_24.sp4_v_t_29 <X> T_20_24.lc_trk_g2_0
 (16 9)  (1052 393)  (1052 393)  routing T_20_24.sp4_v_t_29 <X> T_20_24.lc_trk_g2_0
 (17 9)  (1053 393)  (1053 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (1064 393)  (1064 393)  routing T_20_24.lc_trk_g2_0 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 393)  (1065 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 393)  (1066 393)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 393)  (1067 393)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 393)  (1068 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1069 393)  (1069 393)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.input_2_4
 (34 9)  (1070 393)  (1070 393)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.input_2_4
 (36 9)  (1072 393)  (1072 393)  LC_4 Logic Functioning bit
 (37 9)  (1073 393)  (1073 393)  LC_4 Logic Functioning bit
 (39 9)  (1075 393)  (1075 393)  LC_4 Logic Functioning bit
 (40 9)  (1076 393)  (1076 393)  LC_4 Logic Functioning bit
 (42 9)  (1078 393)  (1078 393)  LC_4 Logic Functioning bit
 (10 10)  (1046 394)  (1046 394)  routing T_20_24.sp4_v_b_2 <X> T_20_24.sp4_h_l_42
 (22 10)  (1058 394)  (1058 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 394)  (1059 394)  routing T_20_24.sp4_h_r_31 <X> T_20_24.lc_trk_g2_7
 (24 10)  (1060 394)  (1060 394)  routing T_20_24.sp4_h_r_31 <X> T_20_24.lc_trk_g2_7
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 394)  (1066 394)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 394)  (1067 394)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 394)  (1071 394)  routing T_20_24.lc_trk_g3_4 <X> T_20_24.input_2_5
 (36 10)  (1072 394)  (1072 394)  LC_5 Logic Functioning bit
 (38 10)  (1074 394)  (1074 394)  LC_5 Logic Functioning bit
 (41 10)  (1077 394)  (1077 394)  LC_5 Logic Functioning bit
 (42 10)  (1078 394)  (1078 394)  LC_5 Logic Functioning bit
 (43 10)  (1079 394)  (1079 394)  LC_5 Logic Functioning bit
 (48 10)  (1084 394)  (1084 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (53 10)  (1089 394)  (1089 394)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (7 11)  (1043 395)  (1043 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (1050 395)  (1050 395)  routing T_20_24.sp4_r_v_b_36 <X> T_20_24.lc_trk_g2_4
 (17 11)  (1053 395)  (1053 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1057 395)  (1057 395)  routing T_20_24.sp4_h_r_31 <X> T_20_24.lc_trk_g2_7
 (26 11)  (1062 395)  (1062 395)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 395)  (1063 395)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 395)  (1064 395)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 395)  (1065 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 395)  (1067 395)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 395)  (1068 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1069 395)  (1069 395)  routing T_20_24.lc_trk_g3_4 <X> T_20_24.input_2_5
 (34 11)  (1070 395)  (1070 395)  routing T_20_24.lc_trk_g3_4 <X> T_20_24.input_2_5
 (42 11)  (1078 395)  (1078 395)  LC_5 Logic Functioning bit
 (43 11)  (1079 395)  (1079 395)  LC_5 Logic Functioning bit
 (47 11)  (1083 395)  (1083 395)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (1053 396)  (1053 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (1047 397)  (1047 397)  routing T_20_24.sp4_h_l_46 <X> T_20_24.sp4_h_r_11
 (18 13)  (1054 397)  (1054 397)  routing T_20_24.sp4_r_v_b_41 <X> T_20_24.lc_trk_g3_1
 (22 13)  (1058 397)  (1058 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1059 397)  (1059 397)  routing T_20_24.sp12_v_t_9 <X> T_20_24.lc_trk_g3_2
 (22 14)  (1058 398)  (1058 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 398)  (1059 398)  routing T_20_24.sp4_v_b_47 <X> T_20_24.lc_trk_g3_7
 (24 14)  (1060 398)  (1060 398)  routing T_20_24.sp4_v_b_47 <X> T_20_24.lc_trk_g3_7
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (1053 399)  (1053 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1058 399)  (1058 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 399)  (1061 399)  routing T_20_24.sp4_r_v_b_46 <X> T_20_24.lc_trk_g3_6


LogicTile_21_24

 (10 1)  (1100 385)  (1100 385)  routing T_21_24.sp4_h_r_8 <X> T_21_24.sp4_v_b_1
 (7 11)  (1097 395)  (1097 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (4 4)  (1148 388)  (1148 388)  routing T_22_24.sp4_h_l_38 <X> T_22_24.sp4_v_b_3
 (5 5)  (1149 389)  (1149 389)  routing T_22_24.sp4_h_l_38 <X> T_22_24.sp4_v_b_3
 (6 5)  (1150 389)  (1150 389)  routing T_22_24.sp4_h_l_38 <X> T_22_24.sp4_h_r_3
 (13 5)  (1157 389)  (1157 389)  routing T_22_24.sp4_v_t_37 <X> T_22_24.sp4_h_r_5
 (19 6)  (1163 390)  (1163 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (5 8)  (1149 392)  (1149 392)  routing T_22_24.sp4_h_l_38 <X> T_22_24.sp4_h_r_6
 (11 8)  (1155 392)  (1155 392)  routing T_22_24.sp4_v_t_37 <X> T_22_24.sp4_v_b_8
 (13 8)  (1157 392)  (1157 392)  routing T_22_24.sp4_v_t_37 <X> T_22_24.sp4_v_b_8
 (4 9)  (1148 393)  (1148 393)  routing T_22_24.sp4_h_l_38 <X> T_22_24.sp4_h_r_6
 (5 10)  (1149 394)  (1149 394)  routing T_22_24.sp4_v_t_37 <X> T_22_24.sp4_h_l_43
 (8 10)  (1152 394)  (1152 394)  routing T_22_24.sp4_h_r_7 <X> T_22_24.sp4_h_l_42
 (12 10)  (1156 394)  (1156 394)  routing T_22_24.sp4_v_t_45 <X> T_22_24.sp4_h_l_45
 (4 11)  (1148 395)  (1148 395)  routing T_22_24.sp4_v_t_37 <X> T_22_24.sp4_h_l_43
 (6 11)  (1150 395)  (1150 395)  routing T_22_24.sp4_v_t_37 <X> T_22_24.sp4_h_l_43
 (7 11)  (1151 395)  (1151 395)  Column buffer control bit: LH_colbuf_cntl_2

 (11 11)  (1155 395)  (1155 395)  routing T_22_24.sp4_v_t_45 <X> T_22_24.sp4_h_l_45
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (5 8)  (1203 392)  (1203 392)  routing T_23_24.sp4_v_b_6 <X> T_23_24.sp4_h_r_6
 (3 9)  (1201 393)  (1201 393)  routing T_23_24.sp12_h_l_22 <X> T_23_24.sp12_v_b_1
 (6 9)  (1204 393)  (1204 393)  routing T_23_24.sp4_v_b_6 <X> T_23_24.sp4_h_r_6
 (7 11)  (1205 395)  (1205 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24

 (11 4)  (1263 388)  (1263 388)  routing T_24_24.sp4_h_l_46 <X> T_24_24.sp4_v_b_5
 (13 4)  (1265 388)  (1265 388)  routing T_24_24.sp4_h_l_46 <X> T_24_24.sp4_v_b_5
 (12 5)  (1264 389)  (1264 389)  routing T_24_24.sp4_h_l_46 <X> T_24_24.sp4_v_b_5
 (8 8)  (1260 392)  (1260 392)  routing T_24_24.sp4_h_l_46 <X> T_24_24.sp4_h_r_7
 (10 8)  (1262 392)  (1262 392)  routing T_24_24.sp4_h_l_46 <X> T_24_24.sp4_h_r_7
 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 384)  (1322 384)  routing T_25_24.sp12_h_r_17 <X> T_25_24.lc_trk_g0_1
 (17 0)  (1323 384)  (1323 384)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_17 lc_trk_g0_1
 (22 0)  (1328 384)  (1328 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (1331 384)  (1331 384)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 385)  (1324 385)  routing T_25_24.sp12_h_r_17 <X> T_25_24.lc_trk_g0_1
 (22 1)  (1328 385)  (1328 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 385)  (1329 385)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (24 1)  (1330 385)  (1330 385)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (25 1)  (1331 385)  (1331 385)  routing T_25_24.sp4_h_l_7 <X> T_25_24.lc_trk_g0_2
 (26 1)  (1332 385)  (1332 385)  routing T_25_24.lc_trk_g0_2 <X> T_25_24.input0_0
 (29 1)  (1335 385)  (1335 385)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 386)  (1332 386)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.input0_1
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (1332 387)  (1332 387)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.input0_1
 (27 3)  (1333 387)  (1333 387)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.input0_1
 (29 3)  (1335 387)  (1335 387)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (17 4)  (1323 388)  (1323 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1327 388)  (1327 388)  routing T_25_24.sp4_v_b_11 <X> T_25_24.lc_trk_g1_3
 (22 4)  (1328 388)  (1328 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1329 388)  (1329 388)  routing T_25_24.sp4_v_b_11 <X> T_25_24.lc_trk_g1_3
 (0 5)  (1306 389)  (1306 389)  routing T_25_24.lc_trk_g1_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g1_3 <X> T_25_24.wire_bram/ram/WCLKE
 (18 5)  (1324 389)  (1324 389)  routing T_25_24.sp4_r_v_b_25 <X> T_25_24.lc_trk_g1_1
 (21 5)  (1327 389)  (1327 389)  routing T_25_24.sp4_v_b_11 <X> T_25_24.lc_trk_g1_3
 (27 5)  (1333 389)  (1333 389)  routing T_25_24.lc_trk_g1_1 <X> T_25_24.input0_2
 (29 5)  (1335 389)  (1335 389)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (22 7)  (1328 391)  (1328 391)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1329 391)  (1329 391)  routing T_25_24.sp12_h_l_21 <X> T_25_24.lc_trk_g1_6
 (25 7)  (1331 391)  (1331 391)  routing T_25_24.sp12_h_l_21 <X> T_25_24.lc_trk_g1_6
 (28 7)  (1334 391)  (1334 391)  routing T_25_24.lc_trk_g2_1 <X> T_25_24.input0_3
 (29 7)  (1335 391)  (1335 391)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (16 8)  (1322 392)  (1322 392)  routing T_25_24.sp4_v_b_33 <X> T_25_24.lc_trk_g2_1
 (17 8)  (1323 392)  (1323 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 392)  (1324 392)  routing T_25_24.sp4_v_b_33 <X> T_25_24.lc_trk_g2_1
 (26 8)  (1332 392)  (1332 392)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_4
 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.wire_bram/ram/WDATA_3
 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 392)  (1345 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (18 9)  (1324 393)  (1324 393)  routing T_25_24.sp4_v_b_33 <X> T_25_24.lc_trk_g2_1
 (26 9)  (1332 393)  (1332 393)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_4
 (27 9)  (1333 393)  (1333 393)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_4
 (28 9)  (1334 393)  (1334 393)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.input0_4
 (29 9)  (1335 393)  (1335 393)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (12 10)  (1318 394)  (1318 394)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_45
 (21 10)  (1327 394)  (1327 394)  routing T_25_24.sp4_v_t_26 <X> T_25_24.lc_trk_g2_7
 (22 10)  (1328 394)  (1328 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 394)  (1329 394)  routing T_25_24.sp4_v_t_26 <X> T_25_24.lc_trk_g2_7
 (25 10)  (1331 394)  (1331 394)  routing T_25_24.sp4_h_l_27 <X> T_25_24.lc_trk_g2_6
 (11 11)  (1317 395)  (1317 395)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_45
 (21 11)  (1327 395)  (1327 395)  routing T_25_24.sp4_v_t_26 <X> T_25_24.lc_trk_g2_7
 (22 11)  (1328 395)  (1328 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 395)  (1329 395)  routing T_25_24.sp4_h_l_27 <X> T_25_24.lc_trk_g2_6
 (24 11)  (1330 395)  (1330 395)  routing T_25_24.sp4_h_l_27 <X> T_25_24.lc_trk_g2_6
 (29 11)  (1335 395)  (1335 395)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 395)  (1338 395)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 395)  (1339 395)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input2_5
 (34 11)  (1340 395)  (1340 395)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input2_5
 (35 11)  (1341 395)  (1341 395)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input2_5
 (14 12)  (1320 396)  (1320 396)  routing T_25_24.sp4_h_l_29 <X> T_25_24.lc_trk_g3_0
 (21 12)  (1327 396)  (1327 396)  routing T_25_24.sp4_v_t_22 <X> T_25_24.lc_trk_g3_3
 (22 12)  (1328 396)  (1328 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 396)  (1329 396)  routing T_25_24.sp4_v_t_22 <X> T_25_24.lc_trk_g3_3
 (25 12)  (1331 396)  (1331 396)  routing T_25_24.sp12_v_b_2 <X> T_25_24.lc_trk_g3_2
 (35 12)  (1341 396)  (1341 396)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.input2_6
 (14 13)  (1320 397)  (1320 397)  routing T_25_24.sp4_h_l_29 <X> T_25_24.lc_trk_g3_0
 (15 13)  (1321 397)  (1321 397)  routing T_25_24.sp4_h_l_29 <X> T_25_24.lc_trk_g3_0
 (16 13)  (1322 397)  (1322 397)  routing T_25_24.sp4_h_l_29 <X> T_25_24.lc_trk_g3_0
 (17 13)  (1323 397)  (1323 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_29 lc_trk_g3_0
 (21 13)  (1327 397)  (1327 397)  routing T_25_24.sp4_v_t_22 <X> T_25_24.lc_trk_g3_3
 (22 13)  (1328 397)  (1328 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_2 lc_trk_g3_2
 (24 13)  (1330 397)  (1330 397)  routing T_25_24.sp12_v_b_2 <X> T_25_24.lc_trk_g3_2
 (25 13)  (1331 397)  (1331 397)  routing T_25_24.sp12_v_b_2 <X> T_25_24.lc_trk_g3_2
 (26 13)  (1332 397)  (1332 397)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.input0_6
 (27 13)  (1333 397)  (1333 397)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.input0_6
 (28 13)  (1334 397)  (1334 397)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.input0_6
 (29 13)  (1335 397)  (1335 397)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 397)  (1338 397)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 397)  (1339 397)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.input2_6
 (35 13)  (1341 397)  (1341 397)  routing T_25_24.lc_trk_g2_6 <X> T_25_24.input2_6
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (11 14)  (1317 398)  (1317 398)  routing T_25_24.sp4_v_b_8 <X> T_25_24.sp4_v_t_46
 (17 14)  (1323 398)  (1323 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1327 398)  (1327 398)  routing T_25_24.sp4_v_t_18 <X> T_25_24.lc_trk_g3_7
 (22 14)  (1328 398)  (1328 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1329 398)  (1329 398)  routing T_25_24.sp4_v_t_18 <X> T_25_24.lc_trk_g3_7
 (35 14)  (1341 398)  (1341 398)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.input2_7
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (12 15)  (1318 399)  (1318 399)  routing T_25_24.sp4_v_b_8 <X> T_25_24.sp4_v_t_46
 (26 15)  (1332 399)  (1332 399)  routing T_25_24.lc_trk_g0_3 <X> T_25_24.input0_7
 (29 15)  (1335 399)  (1335 399)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 399)  (1338 399)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (1339 399)  (1339 399)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.input2_7
 (35 15)  (1341 399)  (1341 399)  routing T_25_24.lc_trk_g2_7 <X> T_25_24.input2_7


LogicTile_26_24

 (4 0)  (1352 384)  (1352 384)  routing T_26_24.sp4_h_l_43 <X> T_26_24.sp4_v_b_0
 (6 0)  (1354 384)  (1354 384)  routing T_26_24.sp4_h_l_43 <X> T_26_24.sp4_v_b_0
 (5 1)  (1353 385)  (1353 385)  routing T_26_24.sp4_h_l_43 <X> T_26_24.sp4_v_b_0
 (9 3)  (1357 387)  (1357 387)  routing T_26_24.sp4_v_b_1 <X> T_26_24.sp4_v_t_36
 (5 7)  (1353 391)  (1353 391)  routing T_26_24.sp4_h_l_38 <X> T_26_24.sp4_v_t_38
 (9 7)  (1357 391)  (1357 391)  routing T_26_24.sp4_v_b_4 <X> T_26_24.sp4_v_t_41
 (3 9)  (1351 393)  (1351 393)  routing T_26_24.sp12_h_l_22 <X> T_26_24.sp12_v_b_1
 (10 10)  (1358 394)  (1358 394)  routing T_26_24.sp4_v_b_2 <X> T_26_24.sp4_h_l_42
 (5 11)  (1353 395)  (1353 395)  routing T_26_24.sp4_h_l_43 <X> T_26_24.sp4_v_t_43
 (8 11)  (1356 395)  (1356 395)  routing T_26_24.sp4_v_b_4 <X> T_26_24.sp4_v_t_42
 (10 11)  (1358 395)  (1358 395)  routing T_26_24.sp4_v_b_4 <X> T_26_24.sp4_v_t_42
 (11 14)  (1359 398)  (1359 398)  routing T_26_24.sp4_v_b_3 <X> T_26_24.sp4_v_t_46
 (13 14)  (1361 398)  (1361 398)  routing T_26_24.sp4_v_b_3 <X> T_26_24.sp4_v_t_46
 (3 15)  (1351 399)  (1351 399)  routing T_26_24.sp12_h_l_22 <X> T_26_24.sp12_v_t_22
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_24

 (6 9)  (1408 393)  (1408 393)  routing T_27_24.sp4_h_l_43 <X> T_27_24.sp4_h_r_6


LogicTile_28_24



LogicTile_29_24

 (19 10)  (1529 394)  (1529 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_30_24



LogicTile_31_24

 (11 1)  (1629 385)  (1629 385)  routing T_31_24.sp4_h_l_43 <X> T_31_24.sp4_h_r_2
 (13 1)  (1631 385)  (1631 385)  routing T_31_24.sp4_h_l_43 <X> T_31_24.sp4_h_r_2


LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 385)  (1730 385)  routing T_33_24.span4_vert_b_0 <X> T_33_24.lc_trk_g0_0
 (5 1)  (1731 385)  (1731 385)  routing T_33_24.span4_vert_b_0 <X> T_33_24.lc_trk_g0_0
 (7 1)  (1733 385)  (1733 385)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (6 6)  (1732 390)  (1732 390)  routing T_33_24.span4_horz_15 <X> T_33_24.lc_trk_g0_7
 (7 6)  (1733 390)  (1733 390)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (1734 390)  (1734 390)  routing T_33_24.span4_horz_15 <X> T_33_24.lc_trk_g0_7
 (8 7)  (1734 391)  (1734 391)  routing T_33_24.span4_horz_15 <X> T_33_24.lc_trk_g0_7
 (13 10)  (1739 394)  (1739 394)  routing T_33_24.lc_trk_g0_7 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 395)  (1738 395)  routing T_33_24.lc_trk_g0_7 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit


LogicTile_7_23

 (9 7)  (351 375)  (351 375)  routing T_7_23.sp4_v_b_4 <X> T_7_23.sp4_v_t_41


RAM_Tile_8_23

 (21 0)  (417 368)  (417 368)  routing T_8_23.sp4_v_b_11 <X> T_8_23.lc_trk_g0_3
 (22 0)  (418 368)  (418 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 368)  (419 368)  routing T_8_23.sp4_v_b_11 <X> T_8_23.lc_trk_g0_3
 (26 0)  (422 368)  (422 368)  routing T_8_23.lc_trk_g0_6 <X> T_8_23.input0_0
 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (408 369)  (408 369)  routing T_8_23.sp4_h_r_2 <X> T_8_23.sp4_v_b_2
 (21 1)  (417 369)  (417 369)  routing T_8_23.sp4_v_b_11 <X> T_8_23.lc_trk_g0_3
 (26 1)  (422 369)  (422 369)  routing T_8_23.lc_trk_g0_6 <X> T_8_23.input0_0
 (29 1)  (425 369)  (425 369)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (396 370)  (396 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 2)  (409 370)  (409 370)  routing T_8_23.sp4_h_r_2 <X> T_8_23.sp4_v_t_39
 (14 2)  (410 370)  (410 370)  routing T_8_23.sp4_h_l_1 <X> T_8_23.lc_trk_g0_4
 (25 2)  (421 370)  (421 370)  routing T_8_23.sp4_h_l_3 <X> T_8_23.lc_trk_g0_6
 (26 2)  (422 370)  (422 370)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input0_1
 (12 3)  (408 371)  (408 371)  routing T_8_23.sp4_h_r_2 <X> T_8_23.sp4_v_t_39
 (15 3)  (411 371)  (411 371)  routing T_8_23.sp4_h_l_1 <X> T_8_23.lc_trk_g0_4
 (16 3)  (412 371)  (412 371)  routing T_8_23.sp4_h_l_1 <X> T_8_23.lc_trk_g0_4
 (17 3)  (413 371)  (413 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (418 371)  (418 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (419 371)  (419 371)  routing T_8_23.sp4_h_l_3 <X> T_8_23.lc_trk_g0_6
 (24 3)  (420 371)  (420 371)  routing T_8_23.sp4_h_l_3 <X> T_8_23.lc_trk_g0_6
 (26 3)  (422 371)  (422 371)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input0_1
 (28 3)  (424 371)  (424 371)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.input0_1
 (29 3)  (425 371)  (425 371)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0
 (12 4)  (408 372)  (408 372)  routing T_8_23.sp4_v_t_40 <X> T_8_23.sp4_h_r_5
 (26 4)  (422 372)  (422 372)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.input0_2
 (22 5)  (418 373)  (418 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (422 373)  (422 373)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.input0_2
 (27 5)  (423 373)  (423 373)  routing T_8_23.lc_trk_g1_7 <X> T_8_23.input0_2
 (29 5)  (425 373)  (425 373)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (17 6)  (413 374)  (413 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (417 374)  (417 374)  routing T_8_23.sp4_v_b_7 <X> T_8_23.lc_trk_g1_7
 (22 6)  (418 374)  (418 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (419 374)  (419 374)  routing T_8_23.sp4_v_b_7 <X> T_8_23.lc_trk_g1_7
 (26 6)  (422 374)  (422 374)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.input0_3
 (8 7)  (404 375)  (404 375)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_t_41
 (9 7)  (405 375)  (405 375)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_t_41
 (10 7)  (406 375)  (406 375)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_t_41
 (17 7)  (413 375)  (413 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (423 375)  (423 375)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.input0_3
 (29 7)  (425 375)  (425 375)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (17 8)  (413 376)  (413 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (418 376)  (418 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_8 lc_trk_g2_3
 (23 8)  (419 376)  (419 376)  routing T_8_23.sp12_v_t_8 <X> T_8_23.lc_trk_g2_3
 (26 8)  (422 376)  (422 376)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.input0_4
 (28 8)  (424 376)  (424 376)  routing T_8_23.lc_trk_g2_3 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (18 9)  (414 377)  (414 377)  routing T_8_23.sp4_r_v_b_33 <X> T_8_23.lc_trk_g2_1
 (26 9)  (422 377)  (422 377)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.input0_4
 (28 9)  (424 377)  (424 377)  routing T_8_23.lc_trk_g2_6 <X> T_8_23.input0_4
 (29 9)  (425 377)  (425 377)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (30 9)  (426 377)  (426 377)  routing T_8_23.lc_trk_g2_3 <X> T_8_23.wire_bram/ram/WDATA_11
 (39 9)  (435 377)  (435 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (21 10)  (417 378)  (417 378)  routing T_8_23.sp4_h_l_26 <X> T_8_23.lc_trk_g2_7
 (22 10)  (418 378)  (418 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (419 378)  (419 378)  routing T_8_23.sp4_h_l_26 <X> T_8_23.lc_trk_g2_7
 (24 10)  (420 378)  (420 378)  routing T_8_23.sp4_h_l_26 <X> T_8_23.lc_trk_g2_7
 (25 10)  (421 378)  (421 378)  routing T_8_23.sp12_v_t_5 <X> T_8_23.lc_trk_g2_6
 (26 10)  (422 378)  (422 378)  routing T_8_23.lc_trk_g3_4 <X> T_8_23.input0_5
 (9 11)  (405 379)  (405 379)  routing T_8_23.sp4_v_b_7 <X> T_8_23.sp4_v_t_42
 (22 11)  (418 379)  (418 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_5 lc_trk_g2_6
 (24 11)  (420 379)  (420 379)  routing T_8_23.sp12_v_t_5 <X> T_8_23.lc_trk_g2_6
 (25 11)  (421 379)  (421 379)  routing T_8_23.sp12_v_t_5 <X> T_8_23.lc_trk_g2_6
 (27 11)  (423 379)  (423 379)  routing T_8_23.lc_trk_g3_4 <X> T_8_23.input0_5
 (28 11)  (424 379)  (424 379)  routing T_8_23.lc_trk_g3_4 <X> T_8_23.input0_5
 (29 11)  (425 379)  (425 379)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (428 379)  (428 379)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_2 input2_5
 (34 11)  (430 379)  (430 379)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.input2_5
 (35 11)  (431 379)  (431 379)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.input2_5
 (22 12)  (418 380)  (418 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (35 12)  (431 380)  (431 380)  routing T_8_23.lc_trk_g0_4 <X> T_8_23.input2_6
 (8 13)  (404 381)  (404 381)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_b_10
 (26 13)  (422 381)  (422 381)  routing T_8_23.lc_trk_g3_3 <X> T_8_23.input0_6
 (27 13)  (423 381)  (423 381)  routing T_8_23.lc_trk_g3_3 <X> T_8_23.input0_6
 (28 13)  (424 381)  (424 381)  routing T_8_23.lc_trk_g3_3 <X> T_8_23.input0_6
 (29 13)  (425 381)  (425 381)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (428 381)  (428 381)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (13 14)  (409 382)  (409 382)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_v_t_46
 (14 14)  (410 382)  (410 382)  routing T_8_23.sp12_v_b_4 <X> T_8_23.lc_trk_g3_4
 (0 15)  (396 383)  (396 383)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/RE
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g1_5 <X> T_8_23.wire_bram/ram/RE
 (14 15)  (410 383)  (410 383)  routing T_8_23.sp12_v_b_4 <X> T_8_23.lc_trk_g3_4
 (15 15)  (411 383)  (411 383)  routing T_8_23.sp12_v_b_4 <X> T_8_23.lc_trk_g3_4
 (17 15)  (413 383)  (413 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4
 (28 15)  (424 383)  (424 383)  routing T_8_23.lc_trk_g2_1 <X> T_8_23.input0_7
 (29 15)  (425 383)  (425 383)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (428 383)  (428 383)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (431 383)  (431 383)  routing T_8_23.lc_trk_g0_3 <X> T_8_23.input2_7


LogicTile_9_23

 (13 2)  (451 370)  (451 370)  routing T_9_23.sp4_v_b_2 <X> T_9_23.sp4_v_t_39
 (9 3)  (447 371)  (447 371)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_36
 (13 3)  (451 371)  (451 371)  routing T_9_23.sp4_v_b_9 <X> T_9_23.sp4_h_l_39
 (11 6)  (449 374)  (449 374)  routing T_9_23.sp4_v_b_9 <X> T_9_23.sp4_v_t_40
 (13 6)  (451 374)  (451 374)  routing T_9_23.sp4_v_b_9 <X> T_9_23.sp4_v_t_40
 (8 7)  (446 375)  (446 375)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_41
 (10 7)  (448 375)  (448 375)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_v_t_41
 (11 10)  (449 378)  (449 378)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_v_t_45
 (8 11)  (446 379)  (446 379)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_42
 (9 11)  (447 379)  (447 379)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_42
 (10 11)  (448 379)  (448 379)  routing T_9_23.sp4_h_r_1 <X> T_9_23.sp4_v_t_42
 (12 11)  (450 379)  (450 379)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_v_t_45
 (19 14)  (457 382)  (457 382)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_11_23

 (9 2)  (555 370)  (555 370)  routing T_11_23.sp4_h_r_10 <X> T_11_23.sp4_h_l_36
 (10 2)  (556 370)  (556 370)  routing T_11_23.sp4_h_r_10 <X> T_11_23.sp4_h_l_36
 (5 6)  (551 374)  (551 374)  routing T_11_23.sp4_h_r_0 <X> T_11_23.sp4_h_l_38
 (4 7)  (550 375)  (550 375)  routing T_11_23.sp4_h_r_0 <X> T_11_23.sp4_h_l_38


LogicTile_12_23

 (13 4)  (613 372)  (613 372)  routing T_12_23.sp4_h_l_40 <X> T_12_23.sp4_v_b_5
 (12 5)  (612 373)  (612 373)  routing T_12_23.sp4_h_l_40 <X> T_12_23.sp4_v_b_5
 (8 14)  (608 382)  (608 382)  routing T_12_23.sp4_h_r_10 <X> T_12_23.sp4_h_l_47


LogicTile_13_23

 (8 2)  (662 370)  (662 370)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_h_l_36
 (4 10)  (658 378)  (658 378)  routing T_13_23.sp4_h_r_0 <X> T_13_23.sp4_v_t_43
 (6 10)  (660 378)  (660 378)  routing T_13_23.sp4_h_r_0 <X> T_13_23.sp4_v_t_43
 (5 11)  (659 379)  (659 379)  routing T_13_23.sp4_h_r_0 <X> T_13_23.sp4_v_t_43


LogicTile_14_23

 (3 0)  (711 368)  (711 368)  routing T_14_23.sp12_v_t_23 <X> T_14_23.sp12_v_b_0
 (9 4)  (717 372)  (717 372)  routing T_14_23.sp4_v_t_41 <X> T_14_23.sp4_h_r_4


LogicTile_15_23

 (4 3)  (766 371)  (766 371)  routing T_15_23.sp4_h_r_4 <X> T_15_23.sp4_h_l_37
 (6 3)  (768 371)  (768 371)  routing T_15_23.sp4_h_r_4 <X> T_15_23.sp4_h_l_37
 (8 14)  (770 382)  (770 382)  routing T_15_23.sp4_v_t_41 <X> T_15_23.sp4_h_l_47
 (9 14)  (771 382)  (771 382)  routing T_15_23.sp4_v_t_41 <X> T_15_23.sp4_h_l_47
 (10 14)  (772 382)  (772 382)  routing T_15_23.sp4_v_t_41 <X> T_15_23.sp4_h_l_47


LogicTile_16_23

 (21 0)  (837 368)  (837 368)  routing T_16_23.wire_logic_cluster/lc_3/out <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 368)  (843 368)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 368)  (844 368)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 368)  (850 368)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (40 0)  (856 368)  (856 368)  LC_0 Logic Functioning bit
 (42 0)  (858 368)  (858 368)  LC_0 Logic Functioning bit
 (43 0)  (859 368)  (859 368)  LC_0 Logic Functioning bit
 (10 1)  (826 369)  (826 369)  routing T_16_23.sp4_h_r_8 <X> T_16_23.sp4_v_b_1
 (26 1)  (842 369)  (842 369)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 369)  (847 369)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 369)  (848 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 369)  (849 369)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.input_2_0
 (34 1)  (850 369)  (850 369)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.input_2_0
 (35 1)  (851 369)  (851 369)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.input_2_0
 (37 1)  (853 369)  (853 369)  LC_0 Logic Functioning bit
 (40 1)  (856 369)  (856 369)  LC_0 Logic Functioning bit
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (43 1)  (859 369)  (859 369)  LC_0 Logic Functioning bit
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 370)  (830 370)  routing T_16_23.sp4_h_l_1 <X> T_16_23.lc_trk_g0_4
 (15 2)  (831 370)  (831 370)  routing T_16_23.sp4_h_r_21 <X> T_16_23.lc_trk_g0_5
 (16 2)  (832 370)  (832 370)  routing T_16_23.sp4_h_r_21 <X> T_16_23.lc_trk_g0_5
 (17 2)  (833 370)  (833 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 370)  (834 370)  routing T_16_23.sp4_h_r_21 <X> T_16_23.lc_trk_g0_5
 (21 2)  (837 370)  (837 370)  routing T_16_23.sp4_v_b_15 <X> T_16_23.lc_trk_g0_7
 (22 2)  (838 370)  (838 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (839 370)  (839 370)  routing T_16_23.sp4_v_b_15 <X> T_16_23.lc_trk_g0_7
 (28 2)  (844 370)  (844 370)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 370)  (849 370)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 370)  (851 370)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.input_2_1
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (40 2)  (856 370)  (856 370)  LC_1 Logic Functioning bit
 (15 3)  (831 371)  (831 371)  routing T_16_23.sp4_h_l_1 <X> T_16_23.lc_trk_g0_4
 (16 3)  (832 371)  (832 371)  routing T_16_23.sp4_h_l_1 <X> T_16_23.lc_trk_g0_4
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (834 371)  (834 371)  routing T_16_23.sp4_h_r_21 <X> T_16_23.lc_trk_g0_5
 (21 3)  (837 371)  (837 371)  routing T_16_23.sp4_v_b_15 <X> T_16_23.lc_trk_g0_7
 (26 3)  (842 371)  (842 371)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 371)  (846 371)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (849 371)  (849 371)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.input_2_1
 (34 3)  (850 371)  (850 371)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.input_2_1
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (41 3)  (857 371)  (857 371)  LC_1 Logic Functioning bit
 (21 4)  (837 372)  (837 372)  routing T_16_23.sp12_h_r_3 <X> T_16_23.lc_trk_g1_3
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 372)  (840 372)  routing T_16_23.sp12_h_r_3 <X> T_16_23.lc_trk_g1_3
 (25 4)  (841 372)  (841 372)  routing T_16_23.sp12_h_r_2 <X> T_16_23.lc_trk_g1_2
 (26 4)  (842 372)  (842 372)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 372)  (846 372)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 372)  (849 372)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (37 4)  (853 372)  (853 372)  LC_2 Logic Functioning bit
 (42 4)  (858 372)  (858 372)  LC_2 Logic Functioning bit
 (50 4)  (866 372)  (866 372)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (837 373)  (837 373)  routing T_16_23.sp12_h_r_3 <X> T_16_23.lc_trk_g1_3
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (840 373)  (840 373)  routing T_16_23.sp12_h_r_2 <X> T_16_23.lc_trk_g1_2
 (25 5)  (841 373)  (841 373)  routing T_16_23.sp12_h_r_2 <X> T_16_23.lc_trk_g1_2
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 373)  (853 373)  LC_2 Logic Functioning bit
 (42 5)  (858 373)  (858 373)  LC_2 Logic Functioning bit
 (26 6)  (842 374)  (842 374)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 374)  (844 374)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 374)  (846 374)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 374)  (849 374)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (45 6)  (861 374)  (861 374)  LC_3 Logic Functioning bit
 (50 6)  (866 374)  (866 374)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (867 374)  (867 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (868 374)  (868 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (838 375)  (838 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (839 375)  (839 375)  routing T_16_23.sp4_h_r_6 <X> T_16_23.lc_trk_g1_6
 (24 7)  (840 375)  (840 375)  routing T_16_23.sp4_h_r_6 <X> T_16_23.lc_trk_g1_6
 (25 7)  (841 375)  (841 375)  routing T_16_23.sp4_h_r_6 <X> T_16_23.lc_trk_g1_6
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (38 7)  (854 375)  (854 375)  LC_3 Logic Functioning bit
 (39 7)  (855 375)  (855 375)  LC_3 Logic Functioning bit
 (48 7)  (864 375)  (864 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (867 375)  (867 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (830 376)  (830 376)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g2_0
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (843 376)  (843 376)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 376)  (844 376)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 376)  (849 376)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 376)  (853 376)  LC_4 Logic Functioning bit
 (42 8)  (858 376)  (858 376)  LC_4 Logic Functioning bit
 (17 9)  (833 377)  (833 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (834 377)  (834 377)  routing T_16_23.sp4_r_v_b_33 <X> T_16_23.lc_trk_g2_1
 (22 9)  (838 377)  (838 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 377)  (839 377)  routing T_16_23.sp4_h_l_15 <X> T_16_23.lc_trk_g2_2
 (24 9)  (840 377)  (840 377)  routing T_16_23.sp4_h_l_15 <X> T_16_23.lc_trk_g2_2
 (25 9)  (841 377)  (841 377)  routing T_16_23.sp4_h_l_15 <X> T_16_23.lc_trk_g2_2
 (27 9)  (843 377)  (843 377)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 377)  (844 377)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 377)  (846 377)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 377)  (848 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (849 377)  (849 377)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.input_2_4
 (34 9)  (850 377)  (850 377)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.input_2_4
 (35 9)  (851 377)  (851 377)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.input_2_4
 (37 9)  (853 377)  (853 377)  LC_4 Logic Functioning bit
 (39 9)  (855 377)  (855 377)  LC_4 Logic Functioning bit
 (42 9)  (858 377)  (858 377)  LC_4 Logic Functioning bit
 (13 10)  (829 378)  (829 378)  routing T_16_23.sp4_h_r_8 <X> T_16_23.sp4_v_t_45
 (14 10)  (830 378)  (830 378)  routing T_16_23.wire_logic_cluster/lc_4/out <X> T_16_23.lc_trk_g2_4
 (21 10)  (837 378)  (837 378)  routing T_16_23.wire_logic_cluster/lc_7/out <X> T_16_23.lc_trk_g2_7
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 378)  (841 378)  routing T_16_23.wire_logic_cluster/lc_6/out <X> T_16_23.lc_trk_g2_6
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 378)  (846 378)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 378)  (850 378)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 378)  (851 378)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_5
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (42 10)  (858 378)  (858 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (12 11)  (828 379)  (828 379)  routing T_16_23.sp4_h_r_8 <X> T_16_23.sp4_v_t_45
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (844 379)  (844 379)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 379)  (847 379)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 379)  (848 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 379)  (850 379)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_5
 (35 11)  (851 379)  (851 379)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.input_2_5
 (42 11)  (858 379)  (858 379)  LC_5 Logic Functioning bit
 (43 11)  (859 379)  (859 379)  LC_5 Logic Functioning bit
 (14 12)  (830 380)  (830 380)  routing T_16_23.sp4_h_l_21 <X> T_16_23.lc_trk_g3_0
 (16 12)  (832 380)  (832 380)  routing T_16_23.sp4_v_b_33 <X> T_16_23.lc_trk_g3_1
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 380)  (834 380)  routing T_16_23.sp4_v_b_33 <X> T_16_23.lc_trk_g3_1
 (21 12)  (837 380)  (837 380)  routing T_16_23.wire_logic_cluster/lc_3/out <X> T_16_23.lc_trk_g3_3
 (22 12)  (838 380)  (838 380)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 380)  (846 380)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 380)  (849 380)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 380)  (854 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (47 12)  (863 380)  (863 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (866 380)  (866 380)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (831 381)  (831 381)  routing T_16_23.sp4_h_l_21 <X> T_16_23.lc_trk_g3_0
 (16 13)  (832 381)  (832 381)  routing T_16_23.sp4_h_l_21 <X> T_16_23.lc_trk_g3_0
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (834 381)  (834 381)  routing T_16_23.sp4_v_b_33 <X> T_16_23.lc_trk_g3_1
 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 381)  (841 381)  routing T_16_23.sp4_r_v_b_42 <X> T_16_23.lc_trk_g3_2
 (26 13)  (842 381)  (842 381)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 381)  (843 381)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 381)  (846 381)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 381)  (847 381)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (38 13)  (854 381)  (854 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (48 13)  (864 381)  (864 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 382)  (816 382)  routing T_16_23.glb_netwk_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (825 382)  (825 382)  routing T_16_23.sp4_h_r_7 <X> T_16_23.sp4_h_l_47
 (10 14)  (826 382)  (826 382)  routing T_16_23.sp4_h_r_7 <X> T_16_23.sp4_h_l_47
 (28 14)  (844 382)  (844 382)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 382)  (849 382)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (38 14)  (854 382)  (854 382)  LC_7 Logic Functioning bit
 (39 14)  (855 382)  (855 382)  LC_7 Logic Functioning bit
 (40 14)  (856 382)  (856 382)  LC_7 Logic Functioning bit
 (14 15)  (830 383)  (830 383)  routing T_16_23.sp4_h_l_17 <X> T_16_23.lc_trk_g3_4
 (15 15)  (831 383)  (831 383)  routing T_16_23.sp4_h_l_17 <X> T_16_23.lc_trk_g3_4
 (16 15)  (832 383)  (832 383)  routing T_16_23.sp4_h_l_17 <X> T_16_23.lc_trk_g3_4
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (842 383)  (842 383)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 383)  (843 383)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 383)  (847 383)  routing T_16_23.lc_trk_g2_2 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 383)  (849 383)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.input_2_7
 (34 15)  (850 383)  (850 383)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.input_2_7
 (36 15)  (852 383)  (852 383)  LC_7 Logic Functioning bit
 (38 15)  (854 383)  (854 383)  LC_7 Logic Functioning bit
 (41 15)  (857 383)  (857 383)  LC_7 Logic Functioning bit
 (43 15)  (859 383)  (859 383)  LC_7 Logic Functioning bit


LogicTile_17_23

 (17 0)  (891 368)  (891 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 368)  (892 368)  routing T_17_23.wire_logic_cluster/lc_1/out <X> T_17_23.lc_trk_g0_1
 (25 0)  (899 368)  (899 368)  routing T_17_23.sp4_h_l_7 <X> T_17_23.lc_trk_g0_2
 (26 0)  (900 368)  (900 368)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 368)  (905 368)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 368)  (907 368)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 368)  (910 368)  LC_0 Logic Functioning bit
 (37 0)  (911 368)  (911 368)  LC_0 Logic Functioning bit
 (42 0)  (916 368)  (916 368)  LC_0 Logic Functioning bit
 (15 1)  (889 369)  (889 369)  routing T_17_23.bot_op_0 <X> T_17_23.lc_trk_g0_0
 (17 1)  (891 369)  (891 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (896 369)  (896 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 369)  (897 369)  routing T_17_23.sp4_h_l_7 <X> T_17_23.lc_trk_g0_2
 (24 1)  (898 369)  (898 369)  routing T_17_23.sp4_h_l_7 <X> T_17_23.lc_trk_g0_2
 (25 1)  (899 369)  (899 369)  routing T_17_23.sp4_h_l_7 <X> T_17_23.lc_trk_g0_2
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 369)  (904 369)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 369)  (905 369)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 369)  (906 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (908 369)  (908 369)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.input_2_0
 (35 1)  (909 369)  (909 369)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.input_2_0
 (37 1)  (911 369)  (911 369)  LC_0 Logic Functioning bit
 (42 1)  (916 369)  (916 369)  LC_0 Logic Functioning bit
 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (883 370)  (883 370)  routing T_17_23.sp4_v_b_1 <X> T_17_23.sp4_h_l_36
 (14 2)  (888 370)  (888 370)  routing T_17_23.sp4_v_t_1 <X> T_17_23.lc_trk_g0_4
 (15 2)  (889 370)  (889 370)  routing T_17_23.sp12_h_r_5 <X> T_17_23.lc_trk_g0_5
 (17 2)  (891 370)  (891 370)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (892 370)  (892 370)  routing T_17_23.sp12_h_r_5 <X> T_17_23.lc_trk_g0_5
 (21 2)  (895 370)  (895 370)  routing T_17_23.wire_logic_cluster/lc_7/out <X> T_17_23.lc_trk_g0_7
 (22 2)  (896 370)  (896 370)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (902 370)  (902 370)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 370)  (904 370)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 370)  (907 370)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 370)  (912 370)  LC_1 Logic Functioning bit
 (45 2)  (919 370)  (919 370)  LC_1 Logic Functioning bit
 (46 2)  (920 370)  (920 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (924 370)  (924 370)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (925 370)  (925 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (926 370)  (926 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (878 371)  (878 371)  routing T_17_23.sp4_v_b_7 <X> T_17_23.sp4_h_l_37
 (14 3)  (888 371)  (888 371)  routing T_17_23.sp4_v_t_1 <X> T_17_23.lc_trk_g0_4
 (16 3)  (890 371)  (890 371)  routing T_17_23.sp4_v_t_1 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (892 371)  (892 371)  routing T_17_23.sp12_h_r_5 <X> T_17_23.lc_trk_g0_5
 (26 3)  (900 371)  (900 371)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 371)  (901 371)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 371)  (902 371)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 371)  (903 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 371)  (904 371)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 371)  (905 371)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (38 3)  (912 371)  (912 371)  LC_1 Logic Functioning bit
 (39 3)  (913 371)  (913 371)  LC_1 Logic Functioning bit
 (46 3)  (920 371)  (920 371)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (12 4)  (886 372)  (886 372)  routing T_17_23.sp4_v_t_40 <X> T_17_23.sp4_h_r_5
 (21 4)  (895 372)  (895 372)  routing T_17_23.wire_logic_cluster/lc_3/out <X> T_17_23.lc_trk_g1_3
 (22 4)  (896 372)  (896 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 372)  (905 372)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (909 372)  (909 372)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.input_2_2
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (38 4)  (912 372)  (912 372)  LC_2 Logic Functioning bit
 (40 4)  (914 372)  (914 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (43 4)  (917 372)  (917 372)  LC_2 Logic Functioning bit
 (4 5)  (878 373)  (878 373)  routing T_17_23.sp4_v_t_47 <X> T_17_23.sp4_h_r_3
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 373)  (898 373)  routing T_17_23.bot_op_2 <X> T_17_23.lc_trk_g1_2
 (26 5)  (900 373)  (900 373)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 373)  (901 373)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 373)  (902 373)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 373)  (903 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 373)  (906 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (908 373)  (908 373)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.input_2_2
 (40 5)  (914 373)  (914 373)  LC_2 Logic Functioning bit
 (41 5)  (915 373)  (915 373)  LC_2 Logic Functioning bit
 (43 5)  (917 373)  (917 373)  LC_2 Logic Functioning bit
 (17 6)  (891 374)  (891 374)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (892 374)  (892 374)  routing T_17_23.bnr_op_5 <X> T_17_23.lc_trk_g1_5
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 374)  (907 374)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 374)  (908 374)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 374)  (909 374)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.input_2_3
 (39 6)  (913 374)  (913 374)  LC_3 Logic Functioning bit
 (40 6)  (914 374)  (914 374)  LC_3 Logic Functioning bit
 (41 6)  (915 374)  (915 374)  LC_3 Logic Functioning bit
 (8 7)  (882 375)  (882 375)  routing T_17_23.sp4_v_b_1 <X> T_17_23.sp4_v_t_41
 (10 7)  (884 375)  (884 375)  routing T_17_23.sp4_v_b_1 <X> T_17_23.sp4_v_t_41
 (18 7)  (892 375)  (892 375)  routing T_17_23.bnr_op_5 <X> T_17_23.lc_trk_g1_5
 (28 7)  (902 375)  (902 375)  routing T_17_23.lc_trk_g2_1 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 375)  (903 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 375)  (904 375)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 375)  (905 375)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 375)  (906 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 375)  (907 375)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.input_2_3
 (34 7)  (908 375)  (908 375)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.input_2_3
 (35 7)  (909 375)  (909 375)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.input_2_3
 (39 7)  (913 375)  (913 375)  LC_3 Logic Functioning bit
 (40 7)  (914 375)  (914 375)  LC_3 Logic Functioning bit
 (8 8)  (882 376)  (882 376)  routing T_17_23.sp4_v_b_1 <X> T_17_23.sp4_h_r_7
 (9 8)  (883 376)  (883 376)  routing T_17_23.sp4_v_b_1 <X> T_17_23.sp4_h_r_7
 (10 8)  (884 376)  (884 376)  routing T_17_23.sp4_v_b_1 <X> T_17_23.sp4_h_r_7
 (15 8)  (889 376)  (889 376)  routing T_17_23.sp4_v_t_28 <X> T_17_23.lc_trk_g2_1
 (16 8)  (890 376)  (890 376)  routing T_17_23.sp4_v_t_28 <X> T_17_23.lc_trk_g2_1
 (17 8)  (891 376)  (891 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (899 376)  (899 376)  routing T_17_23.wire_logic_cluster/lc_2/out <X> T_17_23.lc_trk_g2_2
 (22 9)  (896 377)  (896 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (14 10)  (888 378)  (888 378)  routing T_17_23.rgt_op_4 <X> T_17_23.lc_trk_g2_4
 (21 10)  (895 378)  (895 378)  routing T_17_23.sp4_h_r_39 <X> T_17_23.lc_trk_g2_7
 (22 10)  (896 378)  (896 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 378)  (897 378)  routing T_17_23.sp4_h_r_39 <X> T_17_23.lc_trk_g2_7
 (24 10)  (898 378)  (898 378)  routing T_17_23.sp4_h_r_39 <X> T_17_23.lc_trk_g2_7
 (15 11)  (889 379)  (889 379)  routing T_17_23.rgt_op_4 <X> T_17_23.lc_trk_g2_4
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (896 379)  (896 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 379)  (899 379)  routing T_17_23.sp4_r_v_b_38 <X> T_17_23.lc_trk_g2_6
 (21 12)  (895 380)  (895 380)  routing T_17_23.sp4_v_t_14 <X> T_17_23.lc_trk_g3_3
 (22 12)  (896 380)  (896 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 380)  (897 380)  routing T_17_23.sp4_v_t_14 <X> T_17_23.lc_trk_g3_3
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 380)  (904 380)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 380)  (905 380)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 380)  (909 380)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.input_2_6
 (36 12)  (910 380)  (910 380)  LC_6 Logic Functioning bit
 (38 12)  (912 380)  (912 380)  LC_6 Logic Functioning bit
 (40 12)  (914 380)  (914 380)  LC_6 Logic Functioning bit
 (41 12)  (915 380)  (915 380)  LC_6 Logic Functioning bit
 (43 12)  (917 380)  (917 380)  LC_6 Logic Functioning bit
 (22 13)  (896 381)  (896 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 381)  (897 381)  routing T_17_23.sp4_h_l_15 <X> T_17_23.lc_trk_g3_2
 (24 13)  (898 381)  (898 381)  routing T_17_23.sp4_h_l_15 <X> T_17_23.lc_trk_g3_2
 (25 13)  (899 381)  (899 381)  routing T_17_23.sp4_h_l_15 <X> T_17_23.lc_trk_g3_2
 (26 13)  (900 381)  (900 381)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 381)  (901 381)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 381)  (902 381)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 381)  (903 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 381)  (904 381)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 381)  (906 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (908 381)  (908 381)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.input_2_6
 (40 13)  (914 381)  (914 381)  LC_6 Logic Functioning bit
 (41 13)  (915 381)  (915 381)  LC_6 Logic Functioning bit
 (43 13)  (917 381)  (917 381)  LC_6 Logic Functioning bit
 (0 14)  (874 382)  (874 382)  routing T_17_23.glb_netwk_4 <X> T_17_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 382)  (875 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 382)  (899 382)  routing T_17_23.sp4_v_b_30 <X> T_17_23.lc_trk_g3_6
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 382)  (905 382)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 382)  (907 382)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 382)  (911 382)  LC_7 Logic Functioning bit
 (42 14)  (916 382)  (916 382)  LC_7 Logic Functioning bit
 (45 14)  (919 382)  (919 382)  LC_7 Logic Functioning bit
 (48 14)  (922 382)  (922 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (924 382)  (924 382)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (925 382)  (925 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (896 383)  (896 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (897 383)  (897 383)  routing T_17_23.sp4_v_b_30 <X> T_17_23.lc_trk_g3_6
 (26 15)  (900 383)  (900 383)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 383)  (901 383)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 383)  (903 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 383)  (911 383)  LC_7 Logic Functioning bit


LogicTile_18_23

 (11 0)  (939 368)  (939 368)  routing T_18_23.sp4_h_r_9 <X> T_18_23.sp4_v_b_2
 (16 0)  (944 368)  (944 368)  routing T_18_23.sp4_v_b_9 <X> T_18_23.lc_trk_g0_1
 (17 0)  (945 368)  (945 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (946 368)  (946 368)  routing T_18_23.sp4_v_b_9 <X> T_18_23.lc_trk_g0_1
 (21 0)  (949 368)  (949 368)  routing T_18_23.bnr_op_3 <X> T_18_23.lc_trk_g0_3
 (22 0)  (950 368)  (950 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (28 0)  (956 368)  (956 368)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 368)  (958 368)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 368)  (959 368)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 368)  (961 368)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 368)  (963 368)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.input_2_0
 (41 0)  (969 368)  (969 368)  LC_0 Logic Functioning bit
 (43 0)  (971 368)  (971 368)  LC_0 Logic Functioning bit
 (45 0)  (973 368)  (973 368)  LC_0 Logic Functioning bit
 (53 0)  (981 368)  (981 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (932 369)  (932 369)  routing T_18_23.sp4_h_l_41 <X> T_18_23.sp4_h_r_0
 (6 1)  (934 369)  (934 369)  routing T_18_23.sp4_h_l_41 <X> T_18_23.sp4_h_r_0
 (16 1)  (944 369)  (944 369)  routing T_18_23.sp12_h_r_8 <X> T_18_23.lc_trk_g0_0
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (946 369)  (946 369)  routing T_18_23.sp4_v_b_9 <X> T_18_23.lc_trk_g0_1
 (21 1)  (949 369)  (949 369)  routing T_18_23.bnr_op_3 <X> T_18_23.lc_trk_g0_3
 (26 1)  (954 369)  (954 369)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 369)  (955 369)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 369)  (956 369)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 369)  (959 369)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 369)  (960 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 369)  (961 369)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.input_2_0
 (34 1)  (962 369)  (962 369)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.input_2_0
 (35 1)  (963 369)  (963 369)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.input_2_0
 (42 1)  (970 369)  (970 369)  LC_0 Logic Functioning bit
 (47 1)  (975 369)  (975 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 370)  (942 370)  routing T_18_23.sp12_h_l_3 <X> T_18_23.lc_trk_g0_4
 (11 3)  (939 371)  (939 371)  routing T_18_23.sp4_h_r_6 <X> T_18_23.sp4_h_l_39
 (13 3)  (941 371)  (941 371)  routing T_18_23.sp4_h_r_6 <X> T_18_23.sp4_h_l_39
 (14 3)  (942 371)  (942 371)  routing T_18_23.sp12_h_l_3 <X> T_18_23.lc_trk_g0_4
 (15 3)  (943 371)  (943 371)  routing T_18_23.sp12_h_l_3 <X> T_18_23.lc_trk_g0_4
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (950 371)  (950 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (951 371)  (951 371)  routing T_18_23.sp4_h_r_6 <X> T_18_23.lc_trk_g0_6
 (24 3)  (952 371)  (952 371)  routing T_18_23.sp4_h_r_6 <X> T_18_23.lc_trk_g0_6
 (25 3)  (953 371)  (953 371)  routing T_18_23.sp4_h_r_6 <X> T_18_23.lc_trk_g0_6
 (6 4)  (934 372)  (934 372)  routing T_18_23.sp4_h_r_10 <X> T_18_23.sp4_v_b_3
 (14 4)  (942 372)  (942 372)  routing T_18_23.sp4_h_r_8 <X> T_18_23.lc_trk_g1_0
 (17 4)  (945 372)  (945 372)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (946 372)  (946 372)  routing T_18_23.bnr_op_1 <X> T_18_23.lc_trk_g1_1
 (27 4)  (955 372)  (955 372)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 372)  (958 372)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 372)  (961 372)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 372)  (962 372)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 372)  (963 372)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.input_2_2
 (39 4)  (967 372)  (967 372)  LC_2 Logic Functioning bit
 (40 4)  (968 372)  (968 372)  LC_2 Logic Functioning bit
 (15 5)  (943 373)  (943 373)  routing T_18_23.sp4_h_r_8 <X> T_18_23.lc_trk_g1_0
 (16 5)  (944 373)  (944 373)  routing T_18_23.sp4_h_r_8 <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (946 373)  (946 373)  routing T_18_23.bnr_op_1 <X> T_18_23.lc_trk_g1_1
 (27 5)  (955 373)  (955 373)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 373)  (956 373)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 373)  (958 373)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 373)  (959 373)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 373)  (960 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (966 373)  (966 373)  LC_2 Logic Functioning bit
 (39 5)  (967 373)  (967 373)  LC_2 Logic Functioning bit
 (41 5)  (969 373)  (969 373)  LC_2 Logic Functioning bit
 (27 6)  (955 374)  (955 374)  routing T_18_23.lc_trk_g1_1 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 374)  (959 374)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (969 374)  (969 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (8 7)  (936 375)  (936 375)  routing T_18_23.sp4_h_r_10 <X> T_18_23.sp4_v_t_41
 (9 7)  (937 375)  (937 375)  routing T_18_23.sp4_h_r_10 <X> T_18_23.sp4_v_t_41
 (10 7)  (938 375)  (938 375)  routing T_18_23.sp4_h_r_10 <X> T_18_23.sp4_v_t_41
 (22 7)  (950 375)  (950 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (951 375)  (951 375)  routing T_18_23.sp4_h_r_6 <X> T_18_23.lc_trk_g1_6
 (24 7)  (952 375)  (952 375)  routing T_18_23.sp4_h_r_6 <X> T_18_23.lc_trk_g1_6
 (25 7)  (953 375)  (953 375)  routing T_18_23.sp4_h_r_6 <X> T_18_23.lc_trk_g1_6
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 375)  (959 375)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 375)  (964 375)  LC_3 Logic Functioning bit
 (38 7)  (966 375)  (966 375)  LC_3 Logic Functioning bit
 (41 7)  (969 375)  (969 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (10 8)  (938 376)  (938 376)  routing T_18_23.sp4_v_t_39 <X> T_18_23.sp4_h_r_7
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 376)  (959 376)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 376)  (962 376)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (41 8)  (969 376)  (969 376)  LC_4 Logic Functioning bit
 (43 8)  (971 376)  (971 376)  LC_4 Logic Functioning bit
 (5 9)  (933 377)  (933 377)  routing T_18_23.sp4_h_r_6 <X> T_18_23.sp4_v_b_6
 (10 9)  (938 377)  (938 377)  routing T_18_23.sp4_h_r_2 <X> T_18_23.sp4_v_b_7
 (13 9)  (941 377)  (941 377)  routing T_18_23.sp4_v_t_38 <X> T_18_23.sp4_h_r_8
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (956 377)  (956 377)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 377)  (958 377)  routing T_18_23.lc_trk_g0_3 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 377)  (959 377)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (38 9)  (966 377)  (966 377)  LC_4 Logic Functioning bit
 (41 9)  (969 377)  (969 377)  LC_4 Logic Functioning bit
 (43 9)  (971 377)  (971 377)  LC_4 Logic Functioning bit
 (4 10)  (932 378)  (932 378)  routing T_18_23.sp4_h_r_6 <X> T_18_23.sp4_v_t_43
 (12 10)  (940 378)  (940 378)  routing T_18_23.sp4_v_t_39 <X> T_18_23.sp4_h_l_45
 (15 10)  (943 378)  (943 378)  routing T_18_23.rgt_op_5 <X> T_18_23.lc_trk_g2_5
 (17 10)  (945 378)  (945 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (946 378)  (946 378)  routing T_18_23.rgt_op_5 <X> T_18_23.lc_trk_g2_5
 (21 10)  (949 378)  (949 378)  routing T_18_23.rgt_op_7 <X> T_18_23.lc_trk_g2_7
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 378)  (952 378)  routing T_18_23.rgt_op_7 <X> T_18_23.lc_trk_g2_7
 (5 11)  (933 379)  (933 379)  routing T_18_23.sp4_h_r_6 <X> T_18_23.sp4_v_t_43
 (8 11)  (936 379)  (936 379)  routing T_18_23.sp4_h_r_1 <X> T_18_23.sp4_v_t_42
 (9 11)  (937 379)  (937 379)  routing T_18_23.sp4_h_r_1 <X> T_18_23.sp4_v_t_42
 (10 11)  (938 379)  (938 379)  routing T_18_23.sp4_h_r_1 <X> T_18_23.sp4_v_t_42
 (11 11)  (939 379)  (939 379)  routing T_18_23.sp4_v_t_39 <X> T_18_23.sp4_h_l_45
 (13 11)  (941 379)  (941 379)  routing T_18_23.sp4_v_t_39 <X> T_18_23.sp4_h_l_45
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (950 380)  (950 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 380)  (951 380)  routing T_18_23.sp4_h_r_27 <X> T_18_23.lc_trk_g3_3
 (24 12)  (952 380)  (952 380)  routing T_18_23.sp4_h_r_27 <X> T_18_23.lc_trk_g3_3
 (8 13)  (936 381)  (936 381)  routing T_18_23.sp4_h_l_41 <X> T_18_23.sp4_v_b_10
 (9 13)  (937 381)  (937 381)  routing T_18_23.sp4_h_l_41 <X> T_18_23.sp4_v_b_10
 (10 13)  (938 381)  (938 381)  routing T_18_23.sp4_h_l_41 <X> T_18_23.sp4_v_b_10
 (21 13)  (949 381)  (949 381)  routing T_18_23.sp4_h_r_27 <X> T_18_23.lc_trk_g3_3
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (928 382)  (928 382)  routing T_18_23.glb_netwk_4 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 382)  (950 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 382)  (951 382)  routing T_18_23.sp12_v_b_23 <X> T_18_23.lc_trk_g3_7
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (39 14)  (967 382)  (967 382)  LC_7 Logic Functioning bit
 (40 14)  (968 382)  (968 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (46 14)  (974 382)  (974 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (21 15)  (949 383)  (949 383)  routing T_18_23.sp12_v_b_23 <X> T_18_23.lc_trk_g3_7
 (26 15)  (954 383)  (954 383)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 383)  (955 383)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 383)  (956 383)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 383)  (959 383)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 383)  (960 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 383)  (962 383)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.input_2_7
 (39 15)  (967 383)  (967 383)  LC_7 Logic Functioning bit
 (40 15)  (968 383)  (968 383)  LC_7 Logic Functioning bit


LogicTile_19_23

 (6 0)  (988 368)  (988 368)  routing T_19_23.sp4_h_r_7 <X> T_19_23.sp4_v_b_0
 (11 0)  (993 368)  (993 368)  routing T_19_23.sp4_h_r_9 <X> T_19_23.sp4_v_b_2
 (14 0)  (996 368)  (996 368)  routing T_19_23.lft_op_0 <X> T_19_23.lc_trk_g0_0
 (17 0)  (999 368)  (999 368)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 368)  (1000 368)  routing T_19_23.bnr_op_1 <X> T_19_23.lc_trk_g0_1
 (22 0)  (1004 368)  (1004 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1005 368)  (1005 368)  routing T_19_23.sp12_h_r_11 <X> T_19_23.lc_trk_g0_3
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 368)  (1018 368)  LC_0 Logic Functioning bit
 (37 0)  (1019 368)  (1019 368)  LC_0 Logic Functioning bit
 (38 0)  (1020 368)  (1020 368)  LC_0 Logic Functioning bit
 (39 0)  (1021 368)  (1021 368)  LC_0 Logic Functioning bit
 (44 0)  (1026 368)  (1026 368)  LC_0 Logic Functioning bit
 (47 0)  (1029 368)  (1029 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (997 369)  (997 369)  routing T_19_23.lft_op_0 <X> T_19_23.lc_trk_g0_0
 (17 1)  (999 369)  (999 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (1000 369)  (1000 369)  routing T_19_23.bnr_op_1 <X> T_19_23.lc_trk_g0_1
 (30 1)  (1012 369)  (1012 369)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (40 1)  (1022 369)  (1022 369)  LC_0 Logic Functioning bit
 (41 1)  (1023 369)  (1023 369)  LC_0 Logic Functioning bit
 (42 1)  (1024 369)  (1024 369)  LC_0 Logic Functioning bit
 (43 1)  (1025 369)  (1025 369)  LC_0 Logic Functioning bit
 (49 1)  (1031 369)  (1031 369)  Carry_In_Mux bit 

 (10 2)  (992 370)  (992 370)  routing T_19_23.sp4_v_b_8 <X> T_19_23.sp4_h_l_36
 (11 2)  (993 370)  (993 370)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_v_t_39
 (27 2)  (1009 370)  (1009 370)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 370)  (1012 370)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 370)  (1018 370)  LC_1 Logic Functioning bit
 (37 2)  (1019 370)  (1019 370)  LC_1 Logic Functioning bit
 (38 2)  (1020 370)  (1020 370)  LC_1 Logic Functioning bit
 (39 2)  (1021 370)  (1021 370)  LC_1 Logic Functioning bit
 (44 2)  (1026 370)  (1026 370)  LC_1 Logic Functioning bit
 (12 3)  (994 371)  (994 371)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_v_t_39
 (13 3)  (995 371)  (995 371)  routing T_19_23.sp4_v_b_9 <X> T_19_23.sp4_h_l_39
 (30 3)  (1012 371)  (1012 371)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (40 3)  (1022 371)  (1022 371)  LC_1 Logic Functioning bit
 (41 3)  (1023 371)  (1023 371)  LC_1 Logic Functioning bit
 (42 3)  (1024 371)  (1024 371)  LC_1 Logic Functioning bit
 (43 3)  (1025 371)  (1025 371)  LC_1 Logic Functioning bit
 (8 4)  (990 372)  (990 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_h_r_4
 (9 4)  (991 372)  (991 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_h_r_4
 (10 4)  (992 372)  (992 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_h_r_4
 (14 4)  (996 372)  (996 372)  routing T_19_23.sp4_v_b_8 <X> T_19_23.lc_trk_g1_0
 (25 4)  (1007 372)  (1007 372)  routing T_19_23.lft_op_2 <X> T_19_23.lc_trk_g1_2
 (28 4)  (1010 372)  (1010 372)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 372)  (1018 372)  LC_2 Logic Functioning bit
 (37 4)  (1019 372)  (1019 372)  LC_2 Logic Functioning bit
 (38 4)  (1020 372)  (1020 372)  LC_2 Logic Functioning bit
 (39 4)  (1021 372)  (1021 372)  LC_2 Logic Functioning bit
 (44 4)  (1026 372)  (1026 372)  LC_2 Logic Functioning bit
 (14 5)  (996 373)  (996 373)  routing T_19_23.sp4_v_b_8 <X> T_19_23.lc_trk_g1_0
 (16 5)  (998 373)  (998 373)  routing T_19_23.sp4_v_b_8 <X> T_19_23.lc_trk_g1_0
 (17 5)  (999 373)  (999 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1004 373)  (1004 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 373)  (1006 373)  routing T_19_23.lft_op_2 <X> T_19_23.lc_trk_g1_2
 (30 5)  (1012 373)  (1012 373)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 373)  (1022 373)  LC_2 Logic Functioning bit
 (41 5)  (1023 373)  (1023 373)  LC_2 Logic Functioning bit
 (42 5)  (1024 373)  (1024 373)  LC_2 Logic Functioning bit
 (43 5)  (1025 373)  (1025 373)  LC_2 Logic Functioning bit
 (51 5)  (1033 373)  (1033 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (991 374)  (991 374)  routing T_19_23.sp4_v_b_4 <X> T_19_23.sp4_h_l_41
 (17 6)  (999 374)  (999 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 374)  (1000 374)  routing T_19_23.wire_logic_cluster/lc_5/out <X> T_19_23.lc_trk_g1_5
 (22 6)  (1004 374)  (1004 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 374)  (1006 374)  routing T_19_23.top_op_7 <X> T_19_23.lc_trk_g1_7
 (27 6)  (1009 374)  (1009 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 374)  (1010 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 374)  (1012 374)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 374)  (1018 374)  LC_3 Logic Functioning bit
 (37 6)  (1019 374)  (1019 374)  LC_3 Logic Functioning bit
 (38 6)  (1020 374)  (1020 374)  LC_3 Logic Functioning bit
 (39 6)  (1021 374)  (1021 374)  LC_3 Logic Functioning bit
 (44 6)  (1026 374)  (1026 374)  LC_3 Logic Functioning bit
 (9 7)  (991 375)  (991 375)  routing T_19_23.sp4_v_b_8 <X> T_19_23.sp4_v_t_41
 (10 7)  (992 375)  (992 375)  routing T_19_23.sp4_v_b_8 <X> T_19_23.sp4_v_t_41
 (21 7)  (1003 375)  (1003 375)  routing T_19_23.top_op_7 <X> T_19_23.lc_trk_g1_7
 (30 7)  (1012 375)  (1012 375)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 375)  (1022 375)  LC_3 Logic Functioning bit
 (41 7)  (1023 375)  (1023 375)  LC_3 Logic Functioning bit
 (42 7)  (1024 375)  (1024 375)  LC_3 Logic Functioning bit
 (43 7)  (1025 375)  (1025 375)  LC_3 Logic Functioning bit
 (51 7)  (1033 375)  (1033 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (999 376)  (999 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 376)  (1000 376)  routing T_19_23.wire_logic_cluster/lc_1/out <X> T_19_23.lc_trk_g2_1
 (22 8)  (1004 376)  (1004 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 376)  (1005 376)  routing T_19_23.sp4_v_t_30 <X> T_19_23.lc_trk_g2_3
 (24 8)  (1006 376)  (1006 376)  routing T_19_23.sp4_v_t_30 <X> T_19_23.lc_trk_g2_3
 (25 8)  (1007 376)  (1007 376)  routing T_19_23.sp4_v_t_23 <X> T_19_23.lc_trk_g2_2
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 376)  (1018 376)  LC_4 Logic Functioning bit
 (37 8)  (1019 376)  (1019 376)  LC_4 Logic Functioning bit
 (38 8)  (1020 376)  (1020 376)  LC_4 Logic Functioning bit
 (39 8)  (1021 376)  (1021 376)  LC_4 Logic Functioning bit
 (44 8)  (1026 376)  (1026 376)  LC_4 Logic Functioning bit
 (9 9)  (991 377)  (991 377)  routing T_19_23.sp4_v_t_46 <X> T_19_23.sp4_v_b_7
 (10 9)  (992 377)  (992 377)  routing T_19_23.sp4_v_t_46 <X> T_19_23.sp4_v_b_7
 (22 9)  (1004 377)  (1004 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1005 377)  (1005 377)  routing T_19_23.sp4_v_t_23 <X> T_19_23.lc_trk_g2_2
 (25 9)  (1007 377)  (1007 377)  routing T_19_23.sp4_v_t_23 <X> T_19_23.lc_trk_g2_2
 (40 9)  (1022 377)  (1022 377)  LC_4 Logic Functioning bit
 (41 9)  (1023 377)  (1023 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (43 9)  (1025 377)  (1025 377)  LC_4 Logic Functioning bit
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 378)  (1019 378)  LC_5 Logic Functioning bit
 (39 10)  (1021 378)  (1021 378)  LC_5 Logic Functioning bit
 (41 10)  (1023 378)  (1023 378)  LC_5 Logic Functioning bit
 (43 10)  (1025 378)  (1025 378)  LC_5 Logic Functioning bit
 (13 11)  (995 379)  (995 379)  routing T_19_23.sp4_v_b_3 <X> T_19_23.sp4_h_l_45
 (37 11)  (1019 379)  (1019 379)  LC_5 Logic Functioning bit
 (39 11)  (1021 379)  (1021 379)  LC_5 Logic Functioning bit
 (41 11)  (1023 379)  (1023 379)  LC_5 Logic Functioning bit
 (43 11)  (1025 379)  (1025 379)  LC_5 Logic Functioning bit
 (8 12)  (990 380)  (990 380)  routing T_19_23.sp4_v_b_4 <X> T_19_23.sp4_h_r_10
 (9 12)  (991 380)  (991 380)  routing T_19_23.sp4_v_b_4 <X> T_19_23.sp4_h_r_10
 (10 12)  (992 380)  (992 380)  routing T_19_23.sp4_v_b_4 <X> T_19_23.sp4_h_r_10
 (12 12)  (994 380)  (994 380)  routing T_19_23.sp4_v_t_46 <X> T_19_23.sp4_h_r_11
 (26 12)  (1008 380)  (1008 380)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 380)  (1009 380)  routing T_19_23.lc_trk_g1_0 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 380)  (1015 380)  routing T_19_23.lc_trk_g2_1 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (42 12)  (1024 380)  (1024 380)  LC_6 Logic Functioning bit
 (43 12)  (1025 380)  (1025 380)  LC_6 Logic Functioning bit
 (27 13)  (1009 381)  (1009 381)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 381)  (1010 381)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 381)  (1011 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 381)  (1014 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1015 381)  (1015 381)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.input_2_6
 (35 13)  (1017 381)  (1017 381)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.input_2_6
 (42 13)  (1024 381)  (1024 381)  LC_6 Logic Functioning bit
 (43 13)  (1025 381)  (1025 381)  LC_6 Logic Functioning bit
 (16 14)  (998 382)  (998 382)  routing T_19_23.sp4_v_t_16 <X> T_19_23.lc_trk_g3_5
 (17 14)  (999 382)  (999 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1000 382)  (1000 382)  routing T_19_23.sp4_v_t_16 <X> T_19_23.lc_trk_g3_5
 (21 14)  (1003 382)  (1003 382)  routing T_19_23.sp4_v_t_26 <X> T_19_23.lc_trk_g3_7
 (22 14)  (1004 382)  (1004 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 382)  (1005 382)  routing T_19_23.sp4_v_t_26 <X> T_19_23.lc_trk_g3_7
 (27 14)  (1009 382)  (1009 382)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 382)  (1010 382)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 382)  (1011 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 382)  (1012 382)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 382)  (1013 382)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 382)  (1016 382)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 382)  (1018 382)  LC_7 Logic Functioning bit
 (42 14)  (1024 382)  (1024 382)  LC_7 Logic Functioning bit
 (43 14)  (1025 382)  (1025 382)  LC_7 Logic Functioning bit
 (9 15)  (991 383)  (991 383)  routing T_19_23.sp4_v_b_10 <X> T_19_23.sp4_v_t_47
 (21 15)  (1003 383)  (1003 383)  routing T_19_23.sp4_v_t_26 <X> T_19_23.lc_trk_g3_7
 (27 15)  (1009 383)  (1009 383)  routing T_19_23.lc_trk_g1_0 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 383)  (1011 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 383)  (1014 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1016 383)  (1016 383)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.input_2_7
 (35 15)  (1017 383)  (1017 383)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.input_2_7
 (42 15)  (1024 383)  (1024 383)  LC_7 Logic Functioning bit
 (43 15)  (1025 383)  (1025 383)  LC_7 Logic Functioning bit


LogicTile_20_23

 (15 0)  (1051 368)  (1051 368)  routing T_20_23.sp4_v_b_17 <X> T_20_23.lc_trk_g0_1
 (16 0)  (1052 368)  (1052 368)  routing T_20_23.sp4_v_b_17 <X> T_20_23.lc_trk_g0_1
 (17 0)  (1053 368)  (1053 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 368)  (1066 368)  routing T_20_23.lc_trk_g0_5 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 368)  (1067 368)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 368)  (1070 368)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (40 0)  (1076 368)  (1076 368)  LC_0 Logic Functioning bit
 (42 0)  (1078 368)  (1078 368)  LC_0 Logic Functioning bit
 (3 1)  (1039 369)  (1039 369)  routing T_20_23.sp12_h_l_23 <X> T_20_23.sp12_v_b_0
 (8 1)  (1044 369)  (1044 369)  routing T_20_23.sp4_h_l_42 <X> T_20_23.sp4_v_b_1
 (9 1)  (1045 369)  (1045 369)  routing T_20_23.sp4_h_l_42 <X> T_20_23.sp4_v_b_1
 (10 1)  (1046 369)  (1046 369)  routing T_20_23.sp4_h_l_42 <X> T_20_23.sp4_v_b_1
 (40 1)  (1076 369)  (1076 369)  LC_0 Logic Functioning bit
 (42 1)  (1078 369)  (1078 369)  LC_0 Logic Functioning bit
 (48 1)  (1084 369)  (1084 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (1049 370)  (1049 370)  routing T_20_23.sp4_v_b_2 <X> T_20_23.sp4_v_t_39
 (14 2)  (1050 370)  (1050 370)  routing T_20_23.sp4_v_t_1 <X> T_20_23.lc_trk_g0_4
 (17 2)  (1053 370)  (1053 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1054 370)  (1054 370)  routing T_20_23.wire_logic_cluster/lc_5/out <X> T_20_23.lc_trk_g0_5
 (21 2)  (1057 370)  (1057 370)  routing T_20_23.sp4_h_l_2 <X> T_20_23.lc_trk_g0_7
 (22 2)  (1058 370)  (1058 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 370)  (1059 370)  routing T_20_23.sp4_h_l_2 <X> T_20_23.lc_trk_g0_7
 (24 2)  (1060 370)  (1060 370)  routing T_20_23.sp4_h_l_2 <X> T_20_23.lc_trk_g0_7
 (26 2)  (1062 370)  (1062 370)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 370)  (1063 370)  routing T_20_23.lc_trk_g1_1 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 370)  (1067 370)  routing T_20_23.lc_trk_g0_4 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (46 2)  (1082 370)  (1082 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1083 370)  (1083 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1086 370)  (1086 370)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (1050 371)  (1050 371)  routing T_20_23.sp4_v_t_1 <X> T_20_23.lc_trk_g0_4
 (16 3)  (1052 371)  (1052 371)  routing T_20_23.sp4_v_t_1 <X> T_20_23.lc_trk_g0_4
 (17 3)  (1053 371)  (1053 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1058 371)  (1058 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 371)  (1059 371)  routing T_20_23.sp4_v_b_22 <X> T_20_23.lc_trk_g0_6
 (24 3)  (1060 371)  (1060 371)  routing T_20_23.sp4_v_b_22 <X> T_20_23.lc_trk_g0_6
 (26 3)  (1062 371)  (1062 371)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 371)  (1065 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (43 3)  (1079 371)  (1079 371)  LC_1 Logic Functioning bit
 (48 3)  (1084 371)  (1084 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (1089 371)  (1089 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 4)  (1047 372)  (1047 372)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_v_b_5
 (13 4)  (1049 372)  (1049 372)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_v_b_5
 (14 4)  (1050 372)  (1050 372)  routing T_20_23.sp4_v_b_0 <X> T_20_23.lc_trk_g1_0
 (15 4)  (1051 372)  (1051 372)  routing T_20_23.sp4_h_l_4 <X> T_20_23.lc_trk_g1_1
 (16 4)  (1052 372)  (1052 372)  routing T_20_23.sp4_h_l_4 <X> T_20_23.lc_trk_g1_1
 (17 4)  (1053 372)  (1053 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1054 372)  (1054 372)  routing T_20_23.sp4_h_l_4 <X> T_20_23.lc_trk_g1_1
 (26 4)  (1062 372)  (1062 372)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 372)  (1063 372)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 372)  (1066 372)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 372)  (1067 372)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 372)  (1069 372)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 372)  (1072 372)  LC_2 Logic Functioning bit
 (38 4)  (1074 372)  (1074 372)  LC_2 Logic Functioning bit
 (39 4)  (1075 372)  (1075 372)  LC_2 Logic Functioning bit
 (40 4)  (1076 372)  (1076 372)  LC_2 Logic Functioning bit
 (41 4)  (1077 372)  (1077 372)  LC_2 Logic Functioning bit
 (50 4)  (1086 372)  (1086 372)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (1046 373)  (1046 373)  routing T_20_23.sp4_h_r_11 <X> T_20_23.sp4_v_b_4
 (12 5)  (1048 373)  (1048 373)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_v_b_5
 (16 5)  (1052 373)  (1052 373)  routing T_20_23.sp4_v_b_0 <X> T_20_23.lc_trk_g1_0
 (17 5)  (1053 373)  (1053 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (1054 373)  (1054 373)  routing T_20_23.sp4_h_l_4 <X> T_20_23.lc_trk_g1_1
 (26 5)  (1062 373)  (1062 373)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 373)  (1063 373)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 373)  (1064 373)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 373)  (1065 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 373)  (1066 373)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 373)  (1067 373)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 373)  (1072 373)  LC_2 Logic Functioning bit
 (38 5)  (1074 373)  (1074 373)  LC_2 Logic Functioning bit
 (41 5)  (1077 373)  (1077 373)  LC_2 Logic Functioning bit
 (5 6)  (1041 374)  (1041 374)  routing T_20_23.sp4_v_b_3 <X> T_20_23.sp4_h_l_38
 (14 6)  (1050 374)  (1050 374)  routing T_20_23.wire_logic_cluster/lc_4/out <X> T_20_23.lc_trk_g1_4
 (21 6)  (1057 374)  (1057 374)  routing T_20_23.sp4_v_b_7 <X> T_20_23.lc_trk_g1_7
 (22 6)  (1058 374)  (1058 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1059 374)  (1059 374)  routing T_20_23.sp4_v_b_7 <X> T_20_23.lc_trk_g1_7
 (25 6)  (1061 374)  (1061 374)  routing T_20_23.sp4_h_l_11 <X> T_20_23.lc_trk_g1_6
 (17 7)  (1053 375)  (1053 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1058 375)  (1058 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1059 375)  (1059 375)  routing T_20_23.sp4_h_l_11 <X> T_20_23.lc_trk_g1_6
 (24 7)  (1060 375)  (1060 375)  routing T_20_23.sp4_h_l_11 <X> T_20_23.lc_trk_g1_6
 (25 7)  (1061 375)  (1061 375)  routing T_20_23.sp4_h_l_11 <X> T_20_23.lc_trk_g1_6
 (14 8)  (1050 376)  (1050 376)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g2_0
 (21 8)  (1057 376)  (1057 376)  routing T_20_23.sp4_v_t_14 <X> T_20_23.lc_trk_g2_3
 (22 8)  (1058 376)  (1058 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1059 376)  (1059 376)  routing T_20_23.sp4_v_t_14 <X> T_20_23.lc_trk_g2_3
 (25 8)  (1061 376)  (1061 376)  routing T_20_23.sp4_h_r_34 <X> T_20_23.lc_trk_g2_2
 (26 8)  (1062 376)  (1062 376)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 376)  (1069 376)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 376)  (1070 376)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (37 8)  (1073 376)  (1073 376)  LC_4 Logic Functioning bit
 (38 8)  (1074 376)  (1074 376)  LC_4 Logic Functioning bit
 (41 8)  (1077 376)  (1077 376)  LC_4 Logic Functioning bit
 (43 8)  (1079 376)  (1079 376)  LC_4 Logic Functioning bit
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (52 8)  (1088 376)  (1088 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (1050 377)  (1050 377)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g2_0
 (15 9)  (1051 377)  (1051 377)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g2_0
 (16 9)  (1052 377)  (1052 377)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g2_0
 (17 9)  (1053 377)  (1053 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1058 377)  (1058 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 377)  (1059 377)  routing T_20_23.sp4_h_r_34 <X> T_20_23.lc_trk_g2_2
 (24 9)  (1060 377)  (1060 377)  routing T_20_23.sp4_h_r_34 <X> T_20_23.lc_trk_g2_2
 (26 9)  (1062 377)  (1062 377)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 377)  (1064 377)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1069 377)  (1069 377)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.input_2_4
 (35 9)  (1071 377)  (1071 377)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.input_2_4
 (36 9)  (1072 377)  (1072 377)  LC_4 Logic Functioning bit
 (38 9)  (1074 377)  (1074 377)  LC_4 Logic Functioning bit
 (41 9)  (1077 377)  (1077 377)  LC_4 Logic Functioning bit
 (43 9)  (1079 377)  (1079 377)  LC_4 Logic Functioning bit
 (48 9)  (1084 377)  (1084 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (1057 378)  (1057 378)  routing T_20_23.wire_logic_cluster/lc_7/out <X> T_20_23.lc_trk_g2_7
 (22 10)  (1058 378)  (1058 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1061 378)  (1061 378)  routing T_20_23.sp4_h_r_38 <X> T_20_23.lc_trk_g2_6
 (27 10)  (1063 378)  (1063 378)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 378)  (1066 378)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 378)  (1067 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 378)  (1069 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 378)  (1070 378)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 378)  (1073 378)  LC_5 Logic Functioning bit
 (39 10)  (1075 378)  (1075 378)  LC_5 Logic Functioning bit
 (45 10)  (1081 378)  (1081 378)  LC_5 Logic Functioning bit
 (46 10)  (1082 378)  (1082 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (1088 378)  (1088 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (1058 379)  (1058 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1059 379)  (1059 379)  routing T_20_23.sp4_h_r_38 <X> T_20_23.lc_trk_g2_6
 (24 11)  (1060 379)  (1060 379)  routing T_20_23.sp4_h_r_38 <X> T_20_23.lc_trk_g2_6
 (26 11)  (1062 379)  (1062 379)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 379)  (1064 379)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 379)  (1065 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 379)  (1066 379)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 379)  (1068 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1070 379)  (1070 379)  routing T_20_23.lc_trk_g1_0 <X> T_20_23.input_2_5
 (36 11)  (1072 379)  (1072 379)  LC_5 Logic Functioning bit
 (38 11)  (1074 379)  (1074 379)  LC_5 Logic Functioning bit
 (43 11)  (1079 379)  (1079 379)  LC_5 Logic Functioning bit
 (51 11)  (1087 379)  (1087 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (1048 380)  (1048 380)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_h_r_11
 (14 12)  (1050 380)  (1050 380)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g3_0
 (26 12)  (1062 380)  (1062 380)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 380)  (1063 380)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 380)  (1066 380)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 380)  (1069 380)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 380)  (1071 380)  routing T_20_23.lc_trk_g0_4 <X> T_20_23.input_2_6
 (36 12)  (1072 380)  (1072 380)  LC_6 Logic Functioning bit
 (38 12)  (1074 380)  (1074 380)  LC_6 Logic Functioning bit
 (39 12)  (1075 380)  (1075 380)  LC_6 Logic Functioning bit
 (40 12)  (1076 380)  (1076 380)  LC_6 Logic Functioning bit
 (41 12)  (1077 380)  (1077 380)  LC_6 Logic Functioning bit
 (13 13)  (1049 381)  (1049 381)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_h_r_11
 (14 13)  (1050 381)  (1050 381)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g3_0
 (15 13)  (1051 381)  (1051 381)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g3_0
 (16 13)  (1052 381)  (1052 381)  routing T_20_23.sp4_h_r_40 <X> T_20_23.lc_trk_g3_0
 (17 13)  (1053 381)  (1053 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (1063 381)  (1063 381)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 381)  (1064 381)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 381)  (1065 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 381)  (1067 381)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 381)  (1068 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (1073 381)  (1073 381)  LC_6 Logic Functioning bit
 (39 13)  (1075 381)  (1075 381)  LC_6 Logic Functioning bit
 (40 13)  (1076 381)  (1076 381)  LC_6 Logic Functioning bit
 (41 13)  (1077 381)  (1077 381)  LC_6 Logic Functioning bit
 (53 13)  (1089 381)  (1089 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (1037 382)  (1037 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 382)  (1054 382)  routing T_20_23.wire_logic_cluster/lc_5/out <X> T_20_23.lc_trk_g3_5
 (22 14)  (1058 382)  (1058 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 382)  (1059 382)  routing T_20_23.sp4_h_r_31 <X> T_20_23.lc_trk_g3_7
 (24 14)  (1060 382)  (1060 382)  routing T_20_23.sp4_h_r_31 <X> T_20_23.lc_trk_g3_7
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 382)  (1066 382)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 382)  (1069 382)  routing T_20_23.lc_trk_g2_0 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 382)  (1071 382)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_7
 (36 14)  (1072 382)  (1072 382)  LC_7 Logic Functioning bit
 (37 14)  (1073 382)  (1073 382)  LC_7 Logic Functioning bit
 (38 14)  (1074 382)  (1074 382)  LC_7 Logic Functioning bit
 (42 14)  (1078 382)  (1078 382)  LC_7 Logic Functioning bit
 (45 14)  (1081 382)  (1081 382)  LC_7 Logic Functioning bit
 (46 14)  (1082 382)  (1082 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (1087 382)  (1087 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (1088 382)  (1088 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1036 383)  (1036 383)  routing T_20_23.glb_netwk_2 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (11 15)  (1047 383)  (1047 383)  routing T_20_23.sp4_h_r_11 <X> T_20_23.sp4_h_l_46
 (21 15)  (1057 383)  (1057 383)  routing T_20_23.sp4_h_r_31 <X> T_20_23.lc_trk_g3_7
 (26 15)  (1062 383)  (1062 383)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 383)  (1064 383)  routing T_20_23.lc_trk_g2_3 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 383)  (1065 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 383)  (1066 383)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 383)  (1068 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1069 383)  (1069 383)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_7
 (35 15)  (1071 383)  (1071 383)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_7
 (36 15)  (1072 383)  (1072 383)  LC_7 Logic Functioning bit
 (38 15)  (1074 383)  (1074 383)  LC_7 Logic Functioning bit
 (43 15)  (1079 383)  (1079 383)  LC_7 Logic Functioning bit
 (51 15)  (1087 383)  (1087 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_23

 (14 0)  (1104 368)  (1104 368)  routing T_21_23.sp4_v_b_8 <X> T_21_23.lc_trk_g0_0
 (27 0)  (1117 368)  (1117 368)  routing T_21_23.lc_trk_g1_0 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 368)  (1122 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 368)  (1126 368)  LC_0 Logic Functioning bit
 (39 0)  (1129 368)  (1129 368)  LC_0 Logic Functioning bit
 (41 0)  (1131 368)  (1131 368)  LC_0 Logic Functioning bit
 (42 0)  (1132 368)  (1132 368)  LC_0 Logic Functioning bit
 (44 0)  (1134 368)  (1134 368)  LC_0 Logic Functioning bit
 (5 1)  (1095 369)  (1095 369)  routing T_21_23.sp4_h_r_0 <X> T_21_23.sp4_v_b_0
 (14 1)  (1104 369)  (1104 369)  routing T_21_23.sp4_v_b_8 <X> T_21_23.lc_trk_g0_0
 (16 1)  (1106 369)  (1106 369)  routing T_21_23.sp4_v_b_8 <X> T_21_23.lc_trk_g0_0
 (17 1)  (1107 369)  (1107 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (1112 369)  (1112 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1113 369)  (1113 369)  routing T_21_23.sp4_v_b_18 <X> T_21_23.lc_trk_g0_2
 (24 1)  (1114 369)  (1114 369)  routing T_21_23.sp4_v_b_18 <X> T_21_23.lc_trk_g0_2
 (32 1)  (1122 369)  (1122 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1125 369)  (1125 369)  routing T_21_23.lc_trk_g0_2 <X> T_21_23.input_2_0
 (36 1)  (1126 369)  (1126 369)  LC_0 Logic Functioning bit
 (39 1)  (1129 369)  (1129 369)  LC_0 Logic Functioning bit
 (41 1)  (1131 369)  (1131 369)  LC_0 Logic Functioning bit
 (42 1)  (1132 369)  (1132 369)  LC_0 Logic Functioning bit
 (49 1)  (1139 369)  (1139 369)  Carry_In_Mux bit 

 (52 1)  (1142 369)  (1142 369)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (25 2)  (1115 370)  (1115 370)  routing T_21_23.sp4_v_t_3 <X> T_21_23.lc_trk_g0_6
 (29 2)  (1119 370)  (1119 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 370)  (1120 370)  routing T_21_23.lc_trk_g0_4 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 370)  (1126 370)  LC_1 Logic Functioning bit
 (39 2)  (1129 370)  (1129 370)  LC_1 Logic Functioning bit
 (41 2)  (1131 370)  (1131 370)  LC_1 Logic Functioning bit
 (42 2)  (1132 370)  (1132 370)  LC_1 Logic Functioning bit
 (44 2)  (1134 370)  (1134 370)  LC_1 Logic Functioning bit
 (12 3)  (1102 371)  (1102 371)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_v_t_39
 (15 3)  (1105 371)  (1105 371)  routing T_21_23.sp4_v_t_9 <X> T_21_23.lc_trk_g0_4
 (16 3)  (1106 371)  (1106 371)  routing T_21_23.sp4_v_t_9 <X> T_21_23.lc_trk_g0_4
 (17 3)  (1107 371)  (1107 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (1112 371)  (1112 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1113 371)  (1113 371)  routing T_21_23.sp4_v_t_3 <X> T_21_23.lc_trk_g0_6
 (25 3)  (1115 371)  (1115 371)  routing T_21_23.sp4_v_t_3 <X> T_21_23.lc_trk_g0_6
 (32 3)  (1122 371)  (1122 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1124 371)  (1124 371)  routing T_21_23.lc_trk_g1_0 <X> T_21_23.input_2_1
 (36 3)  (1126 371)  (1126 371)  LC_1 Logic Functioning bit
 (39 3)  (1129 371)  (1129 371)  LC_1 Logic Functioning bit
 (41 3)  (1131 371)  (1131 371)  LC_1 Logic Functioning bit
 (42 3)  (1132 371)  (1132 371)  LC_1 Logic Functioning bit
 (46 3)  (1136 371)  (1136 371)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (1111 372)  (1111 372)  routing T_21_23.sp4_v_b_11 <X> T_21_23.lc_trk_g1_3
 (22 4)  (1112 372)  (1112 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1113 372)  (1113 372)  routing T_21_23.sp4_v_b_11 <X> T_21_23.lc_trk_g1_3
 (27 4)  (1117 372)  (1117 372)  routing T_21_23.lc_trk_g1_0 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 372)  (1119 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 372)  (1122 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 372)  (1125 372)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.input_2_2
 (36 4)  (1126 372)  (1126 372)  LC_2 Logic Functioning bit
 (37 4)  (1127 372)  (1127 372)  LC_2 Logic Functioning bit
 (38 4)  (1128 372)  (1128 372)  LC_2 Logic Functioning bit
 (39 4)  (1129 372)  (1129 372)  LC_2 Logic Functioning bit
 (44 4)  (1134 372)  (1134 372)  LC_2 Logic Functioning bit
 (51 4)  (1141 372)  (1141 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (1094 373)  (1094 373)  routing T_21_23.sp4_h_l_42 <X> T_21_23.sp4_h_r_3
 (6 5)  (1096 373)  (1096 373)  routing T_21_23.sp4_h_l_42 <X> T_21_23.sp4_h_r_3
 (10 5)  (1100 373)  (1100 373)  routing T_21_23.sp4_h_r_11 <X> T_21_23.sp4_v_b_4
 (14 5)  (1104 373)  (1104 373)  routing T_21_23.sp4_r_v_b_24 <X> T_21_23.lc_trk_g1_0
 (17 5)  (1107 373)  (1107 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (1111 373)  (1111 373)  routing T_21_23.sp4_v_b_11 <X> T_21_23.lc_trk_g1_3
 (32 5)  (1122 373)  (1122 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1123 373)  (1123 373)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.input_2_2
 (34 5)  (1124 373)  (1124 373)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.input_2_2
 (35 5)  (1125 373)  (1125 373)  routing T_21_23.lc_trk_g3_7 <X> T_21_23.input_2_2
 (36 5)  (1126 373)  (1126 373)  LC_2 Logic Functioning bit
 (37 5)  (1127 373)  (1127 373)  LC_2 Logic Functioning bit
 (38 5)  (1128 373)  (1128 373)  LC_2 Logic Functioning bit
 (39 5)  (1129 373)  (1129 373)  LC_2 Logic Functioning bit
 (29 6)  (1119 374)  (1119 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 374)  (1122 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 374)  (1126 374)  LC_3 Logic Functioning bit
 (39 6)  (1129 374)  (1129 374)  LC_3 Logic Functioning bit
 (41 6)  (1131 374)  (1131 374)  LC_3 Logic Functioning bit
 (42 6)  (1132 374)  (1132 374)  LC_3 Logic Functioning bit
 (44 6)  (1134 374)  (1134 374)  LC_3 Logic Functioning bit
 (8 7)  (1098 375)  (1098 375)  routing T_21_23.sp4_v_b_1 <X> T_21_23.sp4_v_t_41
 (10 7)  (1100 375)  (1100 375)  routing T_21_23.sp4_v_b_1 <X> T_21_23.sp4_v_t_41
 (32 7)  (1122 375)  (1122 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1124 375)  (1124 375)  routing T_21_23.lc_trk_g1_0 <X> T_21_23.input_2_3
 (36 7)  (1126 375)  (1126 375)  LC_3 Logic Functioning bit
 (39 7)  (1129 375)  (1129 375)  LC_3 Logic Functioning bit
 (41 7)  (1131 375)  (1131 375)  LC_3 Logic Functioning bit
 (42 7)  (1132 375)  (1132 375)  LC_3 Logic Functioning bit
 (48 7)  (1138 375)  (1138 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (1117 376)  (1117 376)  routing T_21_23.lc_trk_g1_0 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 376)  (1119 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 376)  (1122 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 376)  (1126 376)  LC_4 Logic Functioning bit
 (39 8)  (1129 376)  (1129 376)  LC_4 Logic Functioning bit
 (41 8)  (1131 376)  (1131 376)  LC_4 Logic Functioning bit
 (42 8)  (1132 376)  (1132 376)  LC_4 Logic Functioning bit
 (44 8)  (1134 376)  (1134 376)  LC_4 Logic Functioning bit
 (10 9)  (1100 377)  (1100 377)  routing T_21_23.sp4_h_r_2 <X> T_21_23.sp4_v_b_7
 (14 9)  (1104 377)  (1104 377)  routing T_21_23.sp12_v_b_16 <X> T_21_23.lc_trk_g2_0
 (16 9)  (1106 377)  (1106 377)  routing T_21_23.sp12_v_b_16 <X> T_21_23.lc_trk_g2_0
 (17 9)  (1107 377)  (1107 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (32 9)  (1122 377)  (1122 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1123 377)  (1123 377)  routing T_21_23.lc_trk_g2_0 <X> T_21_23.input_2_4
 (36 9)  (1126 377)  (1126 377)  LC_4 Logic Functioning bit
 (39 9)  (1129 377)  (1129 377)  LC_4 Logic Functioning bit
 (41 9)  (1131 377)  (1131 377)  LC_4 Logic Functioning bit
 (42 9)  (1132 377)  (1132 377)  LC_4 Logic Functioning bit
 (52 9)  (1142 377)  (1142 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (1117 378)  (1117 378)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 378)  (1119 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 378)  (1122 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 378)  (1126 378)  LC_5 Logic Functioning bit
 (37 10)  (1127 378)  (1127 378)  LC_5 Logic Functioning bit
 (38 10)  (1128 378)  (1128 378)  LC_5 Logic Functioning bit
 (39 10)  (1129 378)  (1129 378)  LC_5 Logic Functioning bit
 (44 10)  (1134 378)  (1134 378)  LC_5 Logic Functioning bit
 (30 11)  (1120 379)  (1120 379)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 379)  (1122 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1124 379)  (1124 379)  routing T_21_23.lc_trk_g1_0 <X> T_21_23.input_2_5
 (36 11)  (1126 379)  (1126 379)  LC_5 Logic Functioning bit
 (37 11)  (1127 379)  (1127 379)  LC_5 Logic Functioning bit
 (38 11)  (1128 379)  (1128 379)  LC_5 Logic Functioning bit
 (39 11)  (1129 379)  (1129 379)  LC_5 Logic Functioning bit
 (48 11)  (1138 379)  (1138 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (1098 380)  (1098 380)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_h_r_10
 (10 12)  (1100 380)  (1100 380)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_h_r_10
 (17 12)  (1107 380)  (1107 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (1117 380)  (1117 380)  routing T_21_23.lc_trk_g1_0 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 380)  (1119 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 380)  (1122 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 380)  (1125 380)  routing T_21_23.lc_trk_g0_6 <X> T_21_23.input_2_6
 (36 12)  (1126 380)  (1126 380)  LC_6 Logic Functioning bit
 (39 12)  (1129 380)  (1129 380)  LC_6 Logic Functioning bit
 (41 12)  (1131 380)  (1131 380)  LC_6 Logic Functioning bit
 (42 12)  (1132 380)  (1132 380)  LC_6 Logic Functioning bit
 (44 12)  (1134 380)  (1134 380)  LC_6 Logic Functioning bit
 (52 12)  (1142 380)  (1142 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (32 13)  (1122 381)  (1122 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1125 381)  (1125 381)  routing T_21_23.lc_trk_g0_6 <X> T_21_23.input_2_6
 (36 13)  (1126 381)  (1126 381)  LC_6 Logic Functioning bit
 (39 13)  (1129 381)  (1129 381)  LC_6 Logic Functioning bit
 (41 13)  (1131 381)  (1131 381)  LC_6 Logic Functioning bit
 (42 13)  (1132 381)  (1132 381)  LC_6 Logic Functioning bit
 (21 14)  (1111 382)  (1111 382)  routing T_21_23.sp4_v_t_18 <X> T_21_23.lc_trk_g3_7
 (22 14)  (1112 382)  (1112 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1113 382)  (1113 382)  routing T_21_23.sp4_v_t_18 <X> T_21_23.lc_trk_g3_7
 (27 14)  (1117 382)  (1117 382)  routing T_21_23.lc_trk_g3_1 <X> T_21_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 382)  (1118 382)  routing T_21_23.lc_trk_g3_1 <X> T_21_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 382)  (1119 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 382)  (1122 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 382)  (1126 382)  LC_7 Logic Functioning bit
 (38 14)  (1128 382)  (1128 382)  LC_7 Logic Functioning bit
 (40 14)  (1130 382)  (1130 382)  LC_7 Logic Functioning bit
 (42 14)  (1132 382)  (1132 382)  LC_7 Logic Functioning bit
 (53 14)  (1143 382)  (1143 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (36 15)  (1126 383)  (1126 383)  LC_7 Logic Functioning bit
 (38 15)  (1128 383)  (1128 383)  LC_7 Logic Functioning bit
 (40 15)  (1130 383)  (1130 383)  LC_7 Logic Functioning bit
 (42 15)  (1132 383)  (1132 383)  LC_7 Logic Functioning bit


LogicTile_22_23

 (4 0)  (1148 368)  (1148 368)  routing T_22_23.sp4_h_l_37 <X> T_22_23.sp4_v_b_0
 (5 1)  (1149 369)  (1149 369)  routing T_22_23.sp4_h_l_37 <X> T_22_23.sp4_v_b_0
 (9 2)  (1153 370)  (1153 370)  routing T_22_23.sp4_h_r_10 <X> T_22_23.sp4_h_l_36
 (10 2)  (1154 370)  (1154 370)  routing T_22_23.sp4_h_r_10 <X> T_22_23.sp4_h_l_36
 (5 3)  (1149 371)  (1149 371)  routing T_22_23.sp4_h_l_37 <X> T_22_23.sp4_v_t_37
 (2 8)  (1146 376)  (1146 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 11)  (1156 379)  (1156 379)  routing T_22_23.sp4_h_l_45 <X> T_22_23.sp4_v_t_45
 (11 12)  (1155 380)  (1155 380)  routing T_22_23.sp4_v_t_45 <X> T_22_23.sp4_v_b_11
 (12 13)  (1156 381)  (1156 381)  routing T_22_23.sp4_v_t_45 <X> T_22_23.sp4_v_b_11
 (8 14)  (1152 382)  (1152 382)  routing T_22_23.sp4_h_r_10 <X> T_22_23.sp4_h_l_47
 (4 15)  (1148 383)  (1148 383)  routing T_22_23.sp4_v_b_4 <X> T_22_23.sp4_h_l_44


LogicTile_23_23

 (13 3)  (1211 371)  (1211 371)  routing T_23_23.sp4_v_b_9 <X> T_23_23.sp4_h_l_39
 (8 5)  (1206 373)  (1206 373)  routing T_23_23.sp4_v_t_36 <X> T_23_23.sp4_v_b_4
 (10 5)  (1208 373)  (1208 373)  routing T_23_23.sp4_v_t_36 <X> T_23_23.sp4_v_b_4
 (13 8)  (1211 376)  (1211 376)  routing T_23_23.sp4_v_t_45 <X> T_23_23.sp4_v_b_8
 (5 9)  (1203 377)  (1203 377)  routing T_23_23.sp4_h_r_6 <X> T_23_23.sp4_v_b_6
 (8 12)  (1206 380)  (1206 380)  routing T_23_23.sp4_h_l_47 <X> T_23_23.sp4_h_r_10
 (8 13)  (1206 381)  (1206 381)  routing T_23_23.sp4_h_l_41 <X> T_23_23.sp4_v_b_10
 (9 13)  (1207 381)  (1207 381)  routing T_23_23.sp4_h_l_41 <X> T_23_23.sp4_v_b_10
 (10 13)  (1208 381)  (1208 381)  routing T_23_23.sp4_h_l_41 <X> T_23_23.sp4_v_b_10
 (5 14)  (1203 382)  (1203 382)  routing T_23_23.sp4_h_r_6 <X> T_23_23.sp4_h_l_44
 (4 15)  (1202 383)  (1202 383)  routing T_23_23.sp4_h_r_6 <X> T_23_23.sp4_h_l_44


LogicTile_24_23

 (10 7)  (1262 375)  (1262 375)  routing T_24_23.sp4_h_l_46 <X> T_24_23.sp4_v_t_41
 (5 8)  (1257 376)  (1257 376)  routing T_24_23.sp4_v_b_0 <X> T_24_23.sp4_h_r_6
 (4 9)  (1256 377)  (1256 377)  routing T_24_23.sp4_v_b_0 <X> T_24_23.sp4_h_r_6
 (6 9)  (1258 377)  (1258 377)  routing T_24_23.sp4_v_b_0 <X> T_24_23.sp4_h_r_6
 (13 12)  (1265 380)  (1265 380)  routing T_24_23.sp4_h_l_46 <X> T_24_23.sp4_v_b_11
 (12 13)  (1264 381)  (1264 381)  routing T_24_23.sp4_h_l_46 <X> T_24_23.sp4_v_b_11


RAM_Tile_25_23

 (16 0)  (1322 368)  (1322 368)  routing T_25_23.sp4_v_b_9 <X> T_25_23.lc_trk_g0_1
 (17 0)  (1323 368)  (1323 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 368)  (1324 368)  routing T_25_23.sp4_v_b_9 <X> T_25_23.lc_trk_g0_1
 (21 0)  (1327 368)  (1327 368)  routing T_25_23.sp4_h_r_11 <X> T_25_23.lc_trk_g0_3
 (22 0)  (1328 368)  (1328 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1329 368)  (1329 368)  routing T_25_23.sp4_h_r_11 <X> T_25_23.lc_trk_g0_3
 (24 0)  (1330 368)  (1330 368)  routing T_25_23.sp4_h_r_11 <X> T_25_23.lc_trk_g0_3
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 369)  (1314 369)  routing T_25_23.sp4_h_r_1 <X> T_25_23.sp4_v_b_1
 (18 1)  (1324 369)  (1324 369)  routing T_25_23.sp4_v_b_9 <X> T_25_23.lc_trk_g0_1
 (26 1)  (1332 369)  (1332 369)  routing T_25_23.lc_trk_g2_2 <X> T_25_23.input0_0
 (28 1)  (1334 369)  (1334 369)  routing T_25_23.lc_trk_g2_2 <X> T_25_23.input0_0
 (29 1)  (1335 369)  (1335 369)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 370)  (1311 370)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_h_l_37
 (11 2)  (1317 370)  (1317 370)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_t_39
 (15 2)  (1321 370)  (1321 370)  routing T_25_23.sp4_v_t_8 <X> T_25_23.lc_trk_g0_5
 (16 2)  (1322 370)  (1322 370)  routing T_25_23.sp4_v_t_8 <X> T_25_23.lc_trk_g0_5
 (17 2)  (1323 370)  (1323 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (26 2)  (1332 370)  (1332 370)  routing T_25_23.lc_trk_g0_5 <X> T_25_23.input0_1
 (6 3)  (1312 371)  (1312 371)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_h_l_37
 (14 3)  (1320 371)  (1320 371)  routing T_25_23.sp4_r_v_b_28 <X> T_25_23.lc_trk_g0_4
 (17 3)  (1323 371)  (1323 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1328 371)  (1328 371)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_22 lc_trk_g0_6
 (23 3)  (1329 371)  (1329 371)  routing T_25_23.sp12_h_r_22 <X> T_25_23.lc_trk_g0_6
 (25 3)  (1331 371)  (1331 371)  routing T_25_23.sp12_h_r_22 <X> T_25_23.lc_trk_g0_6
 (29 3)  (1335 371)  (1335 371)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_5 input0_1
 (4 4)  (1310 372)  (1310 372)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_b_3
 (6 4)  (1312 372)  (1312 372)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_b_3
 (21 4)  (1327 372)  (1327 372)  routing T_25_23.sp4_h_l_6 <X> T_25_23.lc_trk_g1_3
 (22 4)  (1328 372)  (1328 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_l_6 lc_trk_g1_3
 (23 4)  (1329 372)  (1329 372)  routing T_25_23.sp4_h_l_6 <X> T_25_23.lc_trk_g1_3
 (24 4)  (1330 372)  (1330 372)  routing T_25_23.sp4_h_l_6 <X> T_25_23.lc_trk_g1_3
 (26 4)  (1332 372)  (1332 372)  routing T_25_23.lc_trk_g0_6 <X> T_25_23.input0_2
 (5 5)  (1311 373)  (1311 373)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_v_b_3
 (8 5)  (1314 373)  (1314 373)  routing T_25_23.sp4_h_l_47 <X> T_25_23.sp4_v_b_4
 (9 5)  (1315 373)  (1315 373)  routing T_25_23.sp4_h_l_47 <X> T_25_23.sp4_v_b_4
 (10 5)  (1316 373)  (1316 373)  routing T_25_23.sp4_h_l_47 <X> T_25_23.sp4_v_b_4
 (21 5)  (1327 373)  (1327 373)  routing T_25_23.sp4_h_l_6 <X> T_25_23.lc_trk_g1_3
 (26 5)  (1332 373)  (1332 373)  routing T_25_23.lc_trk_g0_6 <X> T_25_23.input0_2
 (29 5)  (1335 373)  (1335 373)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (3 6)  (1309 374)  (1309 374)  routing T_25_23.sp12_v_b_0 <X> T_25_23.sp12_v_t_23
 (5 7)  (1311 375)  (1311 375)  routing T_25_23.sp4_h_l_38 <X> T_25_23.sp4_v_t_38
 (22 7)  (1328 375)  (1328 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 375)  (1331 375)  routing T_25_23.sp4_r_v_b_30 <X> T_25_23.lc_trk_g1_6
 (26 7)  (1332 375)  (1332 375)  routing T_25_23.lc_trk_g0_3 <X> T_25_23.input0_3
 (29 7)  (1335 375)  (1335 375)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (25 8)  (1331 376)  (1331 376)  routing T_25_23.sp4_h_r_34 <X> T_25_23.lc_trk_g2_2
 (26 8)  (1332 376)  (1332 376)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.input0_4
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (28 8)  (1334 376)  (1334 376)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (22 9)  (1328 377)  (1328 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 377)  (1329 377)  routing T_25_23.sp4_h_r_34 <X> T_25_23.lc_trk_g2_2
 (24 9)  (1330 377)  (1330 377)  routing T_25_23.sp4_h_r_34 <X> T_25_23.lc_trk_g2_2
 (26 9)  (1332 377)  (1332 377)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.input0_4
 (28 9)  (1334 377)  (1334 377)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.input0_4
 (29 9)  (1335 377)  (1335 377)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (39 9)  (1345 377)  (1345 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (21 10)  (1327 378)  (1327 378)  routing T_25_23.sp4_v_b_31 <X> T_25_23.lc_trk_g2_7
 (22 10)  (1328 378)  (1328 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 378)  (1329 378)  routing T_25_23.sp4_v_b_31 <X> T_25_23.lc_trk_g2_7
 (25 10)  (1331 378)  (1331 378)  routing T_25_23.sp4_v_t_27 <X> T_25_23.lc_trk_g2_6
 (35 10)  (1341 378)  (1341 378)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input2_5
 (8 11)  (1314 379)  (1314 379)  routing T_25_23.sp4_v_b_4 <X> T_25_23.sp4_v_t_42
 (10 11)  (1316 379)  (1316 379)  routing T_25_23.sp4_v_b_4 <X> T_25_23.sp4_v_t_42
 (22 11)  (1328 379)  (1328 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_27 lc_trk_g2_6
 (23 11)  (1329 379)  (1329 379)  routing T_25_23.sp4_v_t_27 <X> T_25_23.lc_trk_g2_6
 (25 11)  (1331 379)  (1331 379)  routing T_25_23.sp4_v_t_27 <X> T_25_23.lc_trk_g2_6
 (29 11)  (1335 379)  (1335 379)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 379)  (1338 379)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (1340 379)  (1340 379)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input2_5
 (35 11)  (1341 379)  (1341 379)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input2_5
 (11 12)  (1317 380)  (1317 380)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_v_b_11
 (14 12)  (1320 380)  (1320 380)  routing T_25_23.sp12_v_b_0 <X> T_25_23.lc_trk_g3_0
 (17 12)  (1323 380)  (1323 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (11 13)  (1317 381)  (1317 381)  routing T_25_23.sp4_h_l_38 <X> T_25_23.sp4_h_r_11
 (12 13)  (1318 381)  (1318 381)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_v_b_11
 (13 13)  (1319 381)  (1319 381)  routing T_25_23.sp4_h_l_38 <X> T_25_23.sp4_h_r_11
 (14 13)  (1320 381)  (1320 381)  routing T_25_23.sp12_v_b_0 <X> T_25_23.lc_trk_g3_0
 (15 13)  (1321 381)  (1321 381)  routing T_25_23.sp12_v_b_0 <X> T_25_23.lc_trk_g3_0
 (17 13)  (1323 381)  (1323 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (27 13)  (1333 381)  (1333 381)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.input0_6
 (28 13)  (1334 381)  (1334 381)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.input0_6
 (29 13)  (1335 381)  (1335 381)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 381)  (1338 381)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 381)  (1340 381)  routing T_25_23.lc_trk_g1_3 <X> T_25_23.input2_6
 (35 13)  (1341 381)  (1341 381)  routing T_25_23.lc_trk_g1_3 <X> T_25_23.input2_6
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (4 14)  (1310 382)  (1310 382)  routing T_25_23.sp4_v_b_9 <X> T_25_23.sp4_v_t_44
 (12 14)  (1318 382)  (1318 382)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_h_l_46
 (14 14)  (1320 382)  (1320 382)  routing T_25_23.sp4_v_t_25 <X> T_25_23.lc_trk_g3_4
 (26 14)  (1332 382)  (1332 382)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.input0_7
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g0_4 <X> T_25_23.wire_bram/ram/RE
 (11 15)  (1317 383)  (1317 383)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_h_l_46
 (13 15)  (1319 383)  (1319 383)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_h_l_46
 (14 15)  (1320 383)  (1320 383)  routing T_25_23.sp4_v_t_25 <X> T_25_23.lc_trk_g3_4
 (16 15)  (1322 383)  (1322 383)  routing T_25_23.sp4_v_t_25 <X> T_25_23.lc_trk_g3_4
 (17 15)  (1323 383)  (1323 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (26 15)  (1332 383)  (1332 383)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.input0_7
 (28 15)  (1334 383)  (1334 383)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.input0_7
 (29 15)  (1335 383)  (1335 383)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 383)  (1338 383)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (1339 383)  (1339 383)  routing T_25_23.lc_trk_g3_0 <X> T_25_23.input2_7
 (34 15)  (1340 383)  (1340 383)  routing T_25_23.lc_trk_g3_0 <X> T_25_23.input2_7


LogicTile_26_23

 (19 1)  (1367 369)  (1367 369)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 7)  (1351 375)  (1351 375)  routing T_26_23.sp12_h_l_23 <X> T_26_23.sp12_v_t_23
 (5 8)  (1353 376)  (1353 376)  routing T_26_23.sp4_v_b_0 <X> T_26_23.sp4_h_r_6
 (4 9)  (1352 377)  (1352 377)  routing T_26_23.sp4_v_b_0 <X> T_26_23.sp4_h_r_6
 (6 9)  (1354 377)  (1354 377)  routing T_26_23.sp4_v_b_0 <X> T_26_23.sp4_h_r_6
 (3 11)  (1351 379)  (1351 379)  routing T_26_23.sp12_v_b_1 <X> T_26_23.sp12_h_l_22
 (8 14)  (1356 382)  (1356 382)  routing T_26_23.sp4_v_t_47 <X> T_26_23.sp4_h_l_47
 (9 14)  (1357 382)  (1357 382)  routing T_26_23.sp4_v_t_47 <X> T_26_23.sp4_h_l_47


LogicTile_27_23

 (5 10)  (1407 378)  (1407 378)  routing T_27_23.sp4_v_t_43 <X> T_27_23.sp4_h_l_43
 (6 11)  (1408 379)  (1408 379)  routing T_27_23.sp4_v_t_43 <X> T_27_23.sp4_h_l_43


LogicTile_28_23

 (3 3)  (1459 371)  (1459 371)  routing T_28_23.sp12_v_b_0 <X> T_28_23.sp12_h_l_23


LogicTile_29_23

 (3 0)  (1513 368)  (1513 368)  routing T_29_23.sp12_v_t_23 <X> T_29_23.sp12_v_b_0
 (8 2)  (1518 370)  (1518 370)  routing T_29_23.sp4_h_r_1 <X> T_29_23.sp4_h_l_36


LogicTile_30_23

 (11 1)  (1575 369)  (1575 369)  routing T_30_23.sp4_h_l_43 <X> T_30_23.sp4_h_r_2
 (13 1)  (1577 369)  (1577 369)  routing T_30_23.sp4_h_l_43 <X> T_30_23.sp4_h_r_2


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (4 5)  (1730 373)  (1730 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_vert_b_4 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (2 9)  (1728 377)  (1728 377)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_2 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (4 11)  (1730 379)  (1730 379)  routing T_33_23.span4_horz_26 <X> T_33_23.lc_trk_g1_2
 (5 11)  (1731 379)  (1731 379)  routing T_33_23.span4_horz_26 <X> T_33_23.lc_trk_g1_2
 (6 11)  (1732 379)  (1732 379)  routing T_33_23.span4_horz_26 <X> T_33_23.lc_trk_g1_2
 (7 11)  (1733 379)  (1733 379)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_26 lc_trk_g1_2
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g1_2 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (5 0)  (12 352)  (12 352)  routing T_0_22.logic_op_bnr_1 <X> T_0_22.lc_trk_g0_1
 (7 0)  (10 352)  (10 352)  Enable bit of Mux _local_links/g0_mux_1 => logic_op_bnr_1 lc_trk_g0_1
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (12 2)  (5 354)  (5 354)  routing T_0_22.span4_horz_31 <X> T_0_22.span4_vert_t_13
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_2_22

 (8 10)  (80 362)  (80 362)  routing T_2_22.sp4_h_r_11 <X> T_2_22.sp4_h_l_42
 (10 10)  (82 362)  (82 362)  routing T_2_22.sp4_h_r_11 <X> T_2_22.sp4_h_l_42


LogicTile_6_22

 (19 14)  (307 366)  (307 366)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (11 15)  (299 367)  (299 367)  routing T_6_22.sp4_h_r_3 <X> T_6_22.sp4_h_l_46
 (13 15)  (301 367)  (301 367)  routing T_6_22.sp4_h_r_3 <X> T_6_22.sp4_h_l_46


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (418 352)  (418 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (421 352)  (421 352)  routing T_8_22.sp12_h_r_2 <X> T_8_22.lc_trk_g0_2
 (4 1)  (400 353)  (400 353)  routing T_8_22.sp4_v_t_42 <X> T_8_22.sp4_h_r_0
 (5 1)  (401 353)  (401 353)  routing T_8_22.sp4_h_r_0 <X> T_8_22.sp4_v_b_0
 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 353)  (417 353)  routing T_8_22.sp4_r_v_b_32 <X> T_8_22.lc_trk_g0_3
 (22 1)  (418 353)  (418 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (420 353)  (420 353)  routing T_8_22.sp12_h_r_2 <X> T_8_22.lc_trk_g0_2
 (25 1)  (421 353)  (421 353)  routing T_8_22.sp12_h_r_2 <X> T_8_22.lc_trk_g0_2
 (28 1)  (424 353)  (424 353)  routing T_8_22.lc_trk_g2_0 <X> T_8_22.input0_0
 (29 1)  (425 353)  (425 353)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (418 354)  (418 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (419 354)  (419 354)  routing T_8_22.sp4_v_t_10 <X> T_8_22.lc_trk_g0_7
 (24 2)  (420 354)  (420 354)  routing T_8_22.sp4_v_t_10 <X> T_8_22.lc_trk_g0_7
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (422 355)  (422 355)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.input0_1
 (28 3)  (424 355)  (424 355)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.input0_1
 (29 3)  (425 355)  (425 355)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_3 input0_1
 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (21 4)  (417 356)  (417 356)  routing T_8_22.sp4_v_b_11 <X> T_8_22.lc_trk_g1_3
 (22 4)  (418 356)  (418 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (419 356)  (419 356)  routing T_8_22.sp4_v_b_11 <X> T_8_22.lc_trk_g1_3
 (26 4)  (422 356)  (422 356)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.input0_2
 (0 5)  (396 357)  (396 357)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_bram/ram/WCLKE
 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g1_3 <X> T_8_22.wire_bram/ram/WCLKE
 (14 5)  (410 357)  (410 357)  routing T_8_22.sp4_h_r_0 <X> T_8_22.lc_trk_g1_0
 (15 5)  (411 357)  (411 357)  routing T_8_22.sp4_h_r_0 <X> T_8_22.lc_trk_g1_0
 (16 5)  (412 357)  (412 357)  routing T_8_22.sp4_h_r_0 <X> T_8_22.lc_trk_g1_0
 (17 5)  (413 357)  (413 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (417 357)  (417 357)  routing T_8_22.sp4_v_b_11 <X> T_8_22.lc_trk_g1_3
 (26 5)  (422 357)  (422 357)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.input0_2
 (28 5)  (424 357)  (424 357)  routing T_8_22.lc_trk_g2_6 <X> T_8_22.input0_2
 (29 5)  (425 357)  (425 357)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (21 6)  (417 358)  (417 358)  routing T_8_22.sp4_v_t_2 <X> T_8_22.lc_trk_g1_7
 (22 6)  (418 358)  (418 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (419 358)  (419 358)  routing T_8_22.sp4_v_t_2 <X> T_8_22.lc_trk_g1_7
 (26 6)  (422 358)  (422 358)  routing T_8_22.lc_trk_g2_5 <X> T_8_22.input0_3
 (21 7)  (417 359)  (417 359)  routing T_8_22.sp4_v_t_2 <X> T_8_22.lc_trk_g1_7
 (22 7)  (418 359)  (418 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_13 lc_trk_g1_6
 (23 7)  (419 359)  (419 359)  routing T_8_22.sp12_h_l_13 <X> T_8_22.lc_trk_g1_6
 (28 7)  (424 359)  (424 359)  routing T_8_22.lc_trk_g2_5 <X> T_8_22.input0_3
 (29 7)  (425 359)  (425 359)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (14 8)  (410 360)  (410 360)  routing T_8_22.sp4_v_t_13 <X> T_8_22.lc_trk_g2_0
 (16 8)  (412 360)  (412 360)  routing T_8_22.sp4_v_b_25 <X> T_8_22.lc_trk_g2_1
 (17 8)  (413 360)  (413 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (414 360)  (414 360)  routing T_8_22.sp4_v_b_25 <X> T_8_22.lc_trk_g2_1
 (21 8)  (417 360)  (417 360)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g2_3
 (22 8)  (418 360)  (418 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (419 360)  (419 360)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g2_3
 (26 8)  (422 360)  (422 360)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input0_4
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (16 9)  (412 361)  (412 361)  routing T_8_22.sp4_v_t_13 <X> T_8_22.lc_trk_g2_0
 (17 9)  (413 361)  (413 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (21 9)  (417 361)  (417 361)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g2_3
 (26 9)  (422 361)  (422 361)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input0_4
 (27 9)  (423 361)  (423 361)  routing T_8_22.lc_trk_g1_7 <X> T_8_22.input0_4
 (29 9)  (425 361)  (425 361)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g0_3 <X> T_8_22.wire_bram/ram/WDATA_3
 (39 9)  (435 361)  (435 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (15 10)  (411 362)  (411 362)  routing T_8_22.sp4_h_r_37 <X> T_8_22.lc_trk_g2_5
 (16 10)  (412 362)  (412 362)  routing T_8_22.sp4_h_r_37 <X> T_8_22.lc_trk_g2_5
 (17 10)  (413 362)  (413 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (414 362)  (414 362)  routing T_8_22.sp4_h_r_37 <X> T_8_22.lc_trk_g2_5
 (25 10)  (421 362)  (421 362)  routing T_8_22.sp4_v_b_38 <X> T_8_22.lc_trk_g2_6
 (26 10)  (422 362)  (422 362)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.input0_5
 (17 11)  (413 363)  (413 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (418 363)  (418 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (419 363)  (419 363)  routing T_8_22.sp4_v_b_38 <X> T_8_22.lc_trk_g2_6
 (25 11)  (421 363)  (421 363)  routing T_8_22.sp4_v_b_38 <X> T_8_22.lc_trk_g2_6
 (26 11)  (422 363)  (422 363)  routing T_8_22.lc_trk_g0_7 <X> T_8_22.input0_5
 (29 11)  (425 363)  (425 363)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (32 11)  (428 363)  (428 363)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (430 363)  (430 363)  routing T_8_22.lc_trk_g1_0 <X> T_8_22.input2_5
 (11 12)  (407 364)  (407 364)  routing T_8_22.sp4_h_r_6 <X> T_8_22.sp4_v_b_11
 (35 12)  (431 364)  (431 364)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input2_6
 (26 13)  (422 365)  (422 365)  routing T_8_22.lc_trk_g0_2 <X> T_8_22.input0_6
 (29 13)  (425 365)  (425 365)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (32 13)  (428 365)  (428 365)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (429 365)  (429 365)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input2_6
 (34 13)  (430 365)  (430 365)  routing T_8_22.lc_trk_g3_5 <X> T_8_22.input2_6
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (15 14)  (411 366)  (411 366)  routing T_8_22.sp12_v_b_5 <X> T_8_22.lc_trk_g3_5
 (17 14)  (413 366)  (413 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_5 lc_trk_g3_5
 (18 14)  (414 366)  (414 366)  routing T_8_22.sp12_v_b_5 <X> T_8_22.lc_trk_g3_5
 (26 14)  (422 366)  (422 366)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.input0_7
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE
 (18 15)  (414 367)  (414 367)  routing T_8_22.sp12_v_b_5 <X> T_8_22.lc_trk_g3_5
 (26 15)  (422 367)  (422 367)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.input0_7
 (27 15)  (423 367)  (423 367)  routing T_8_22.lc_trk_g1_6 <X> T_8_22.input0_7
 (29 15)  (425 367)  (425 367)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (428 367)  (428 367)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (429 367)  (429 367)  routing T_8_22.lc_trk_g2_1 <X> T_8_22.input2_7


LogicTile_9_22

 (5 1)  (443 353)  (443 353)  routing T_9_22.sp4_h_r_0 <X> T_9_22.sp4_v_b_0
 (13 1)  (451 353)  (451 353)  routing T_9_22.sp4_v_t_44 <X> T_9_22.sp4_h_r_2
 (4 3)  (442 355)  (442 355)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_h_l_37
 (6 3)  (444 355)  (444 355)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_h_l_37
 (12 3)  (450 355)  (450 355)  routing T_9_22.sp4_h_l_39 <X> T_9_22.sp4_v_t_39
 (11 4)  (449 356)  (449 356)  routing T_9_22.sp4_v_t_39 <X> T_9_22.sp4_v_b_5
 (12 5)  (450 357)  (450 357)  routing T_9_22.sp4_v_t_39 <X> T_9_22.sp4_v_b_5
 (8 7)  (446 359)  (446 359)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_v_t_41
 (9 7)  (447 359)  (447 359)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_v_t_41
 (4 10)  (442 362)  (442 362)  routing T_9_22.sp4_h_r_0 <X> T_9_22.sp4_v_t_43
 (6 10)  (444 362)  (444 362)  routing T_9_22.sp4_h_r_0 <X> T_9_22.sp4_v_t_43
 (5 11)  (443 363)  (443 363)  routing T_9_22.sp4_h_r_0 <X> T_9_22.sp4_v_t_43
 (6 12)  (444 364)  (444 364)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_v_b_9


LogicTile_10_22

 (5 6)  (497 358)  (497 358)  routing T_10_22.sp4_v_b_3 <X> T_10_22.sp4_h_l_38


LogicTile_12_22

 (4 11)  (604 363)  (604 363)  routing T_12_22.sp4_h_r_10 <X> T_12_22.sp4_h_l_43
 (6 11)  (606 363)  (606 363)  routing T_12_22.sp4_h_r_10 <X> T_12_22.sp4_h_l_43


LogicTile_13_22

 (11 1)  (665 353)  (665 353)  routing T_13_22.sp4_h_l_39 <X> T_13_22.sp4_h_r_2
 (6 3)  (660 355)  (660 355)  routing T_13_22.sp4_h_r_0 <X> T_13_22.sp4_h_l_37
 (9 6)  (663 358)  (663 358)  routing T_13_22.sp4_h_r_1 <X> T_13_22.sp4_h_l_41
 (10 6)  (664 358)  (664 358)  routing T_13_22.sp4_h_r_1 <X> T_13_22.sp4_h_l_41
 (3 10)  (657 362)  (657 362)  routing T_13_22.sp12_h_r_1 <X> T_13_22.sp12_h_l_22
 (3 11)  (657 363)  (657 363)  routing T_13_22.sp12_h_r_1 <X> T_13_22.sp12_h_l_22


LogicTile_14_22

 (26 0)  (734 352)  (734 352)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 352)  (738 352)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 352)  (741 352)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (40 0)  (748 352)  (748 352)  LC_0 Logic Functioning bit
 (42 0)  (750 352)  (750 352)  LC_0 Logic Functioning bit
 (26 1)  (734 353)  (734 353)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 353)  (736 353)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 353)  (740 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 353)  (741 353)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.input_2_0
 (35 1)  (743 353)  (743 353)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.input_2_0
 (38 1)  (746 353)  (746 353)  LC_0 Logic Functioning bit
 (41 1)  (749 353)  (749 353)  LC_0 Logic Functioning bit
 (43 1)  (751 353)  (751 353)  LC_0 Logic Functioning bit
 (15 2)  (723 354)  (723 354)  routing T_14_22.sp4_v_b_21 <X> T_14_22.lc_trk_g0_5
 (16 2)  (724 354)  (724 354)  routing T_14_22.sp4_v_b_21 <X> T_14_22.lc_trk_g0_5
 (17 2)  (725 354)  (725 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (19 6)  (727 358)  (727 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (726 361)  (726 361)  routing T_14_22.sp4_r_v_b_33 <X> T_14_22.lc_trk_g2_1
 (22 9)  (730 361)  (730 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (19 12)  (727 364)  (727 364)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_15_22

 (3 8)  (765 360)  (765 360)  routing T_15_22.sp12_h_r_1 <X> T_15_22.sp12_v_b_1
 (3 9)  (765 361)  (765 361)  routing T_15_22.sp12_h_r_1 <X> T_15_22.sp12_v_b_1
 (3 10)  (765 362)  (765 362)  routing T_15_22.sp12_h_r_1 <X> T_15_22.sp12_h_l_22
 (3 11)  (765 363)  (765 363)  routing T_15_22.sp12_h_r_1 <X> T_15_22.sp12_h_l_22


LogicTile_16_22

 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (839 353)  (839 353)  routing T_16_22.sp12_h_r_10 <X> T_16_22.lc_trk_g0_2
 (13 6)  (829 358)  (829 358)  routing T_16_22.sp4_h_r_5 <X> T_16_22.sp4_v_t_40
 (12 7)  (828 359)  (828 359)  routing T_16_22.sp4_h_r_5 <X> T_16_22.sp4_v_t_40
 (14 7)  (830 359)  (830 359)  routing T_16_22.sp4_h_r_4 <X> T_16_22.lc_trk_g1_4
 (15 7)  (831 359)  (831 359)  routing T_16_22.sp4_h_r_4 <X> T_16_22.lc_trk_g1_4
 (16 7)  (832 359)  (832 359)  routing T_16_22.sp4_h_r_4 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.top_op_6 <X> T_16_22.lc_trk_g1_6
 (25 7)  (841 359)  (841 359)  routing T_16_22.top_op_6 <X> T_16_22.lc_trk_g1_6
 (3 8)  (819 360)  (819 360)  routing T_16_22.sp12_v_t_22 <X> T_16_22.sp12_v_b_1
 (13 9)  (829 361)  (829 361)  routing T_16_22.sp4_v_t_38 <X> T_16_22.sp4_h_r_8
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 362)  (846 362)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 362)  (851 362)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_5
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (42 10)  (858 362)  (858 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (15 11)  (831 363)  (831 363)  routing T_16_22.sp4_v_t_33 <X> T_16_22.lc_trk_g2_4
 (16 11)  (832 363)  (832 363)  routing T_16_22.sp4_v_t_33 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (843 363)  (843 363)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 363)  (848 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 363)  (850 363)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_5
 (35 11)  (851 363)  (851 363)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_5
 (42 11)  (858 363)  (858 363)  LC_5 Logic Functioning bit
 (43 11)  (859 363)  (859 363)  LC_5 Logic Functioning bit
 (51 11)  (867 363)  (867 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (821 364)  (821 364)  routing T_16_22.sp4_v_b_3 <X> T_16_22.sp4_h_r_9
 (4 13)  (820 365)  (820 365)  routing T_16_22.sp4_v_b_3 <X> T_16_22.sp4_h_r_9
 (6 13)  (822 365)  (822 365)  routing T_16_22.sp4_v_b_3 <X> T_16_22.sp4_h_r_9
 (10 13)  (826 365)  (826 365)  routing T_16_22.sp4_h_r_5 <X> T_16_22.sp4_v_b_10
 (10 14)  (826 366)  (826 366)  routing T_16_22.sp4_v_b_5 <X> T_16_22.sp4_h_l_47


LogicTile_17_22

 (8 0)  (882 352)  (882 352)  routing T_17_22.sp4_v_b_7 <X> T_17_22.sp4_h_r_1
 (9 0)  (883 352)  (883 352)  routing T_17_22.sp4_v_b_7 <X> T_17_22.sp4_h_r_1
 (10 0)  (884 352)  (884 352)  routing T_17_22.sp4_v_b_7 <X> T_17_22.sp4_h_r_1
 (13 0)  (887 352)  (887 352)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_b_2
 (25 0)  (899 352)  (899 352)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g0_2
 (26 0)  (900 352)  (900 352)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 352)  (904 352)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 352)  (905 352)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (912 352)  (912 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (40 0)  (914 352)  (914 352)  LC_0 Logic Functioning bit
 (12 1)  (886 353)  (886 353)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_b_2
 (19 1)  (893 353)  (893 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (897 353)  (897 353)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g0_2
 (24 1)  (898 353)  (898 353)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g0_2
 (26 1)  (900 353)  (900 353)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 353)  (901 353)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 353)  (905 353)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (907 353)  (907 353)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.input_2_0
 (35 1)  (909 353)  (909 353)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.input_2_0
 (38 1)  (912 353)  (912 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 354)  (882 354)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_h_l_36
 (22 2)  (896 354)  (896 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (897 354)  (897 354)  routing T_17_22.sp4_h_r_7 <X> T_17_22.lc_trk_g0_7
 (24 2)  (898 354)  (898 354)  routing T_17_22.sp4_h_r_7 <X> T_17_22.lc_trk_g0_7
 (26 2)  (900 354)  (900 354)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 354)  (902 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 354)  (904 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (909 354)  (909 354)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.input_2_1
 (40 2)  (914 354)  (914 354)  LC_1 Logic Functioning bit
 (41 2)  (915 354)  (915 354)  LC_1 Logic Functioning bit
 (43 2)  (917 354)  (917 354)  LC_1 Logic Functioning bit
 (14 3)  (888 355)  (888 355)  routing T_17_22.sp4_h_r_4 <X> T_17_22.lc_trk_g0_4
 (15 3)  (889 355)  (889 355)  routing T_17_22.sp4_h_r_4 <X> T_17_22.lc_trk_g0_4
 (16 3)  (890 355)  (890 355)  routing T_17_22.sp4_h_r_4 <X> T_17_22.lc_trk_g0_4
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (895 355)  (895 355)  routing T_17_22.sp4_h_r_7 <X> T_17_22.lc_trk_g0_7
 (22 3)  (896 355)  (896 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 355)  (898 355)  routing T_17_22.bot_op_6 <X> T_17_22.lc_trk_g0_6
 (26 3)  (900 355)  (900 355)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 355)  (905 355)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 355)  (906 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (907 355)  (907 355)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.input_2_1
 (35 3)  (909 355)  (909 355)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.input_2_1
 (40 3)  (914 355)  (914 355)  LC_1 Logic Functioning bit
 (42 3)  (916 355)  (916 355)  LC_1 Logic Functioning bit
 (11 4)  (885 356)  (885 356)  routing T_17_22.sp4_v_t_39 <X> T_17_22.sp4_v_b_5
 (26 4)  (900 356)  (900 356)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 356)  (904 356)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 356)  (905 356)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 356)  (907 356)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 356)  (908 356)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (39 4)  (913 356)  (913 356)  LC_2 Logic Functioning bit
 (40 4)  (914 356)  (914 356)  LC_2 Logic Functioning bit
 (41 4)  (915 356)  (915 356)  LC_2 Logic Functioning bit
 (12 5)  (886 357)  (886 357)  routing T_17_22.sp4_v_t_39 <X> T_17_22.sp4_v_b_5
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 357)  (897 357)  routing T_17_22.sp4_v_b_18 <X> T_17_22.lc_trk_g1_2
 (24 5)  (898 357)  (898 357)  routing T_17_22.sp4_v_b_18 <X> T_17_22.lc_trk_g1_2
 (26 5)  (900 357)  (900 357)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 357)  (901 357)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 357)  (905 357)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 357)  (906 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (907 357)  (907 357)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_2
 (34 5)  (908 357)  (908 357)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_2
 (35 5)  (909 357)  (909 357)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.input_2_2
 (38 5)  (912 357)  (912 357)  LC_2 Logic Functioning bit
 (41 5)  (915 357)  (915 357)  LC_2 Logic Functioning bit
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 358)  (898 358)  routing T_17_22.top_op_7 <X> T_17_22.lc_trk_g1_7
 (26 6)  (900 358)  (900 358)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 358)  (904 358)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 358)  (905 358)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (40 6)  (914 358)  (914 358)  LC_3 Logic Functioning bit
 (8 7)  (882 359)  (882 359)  routing T_17_22.sp4_h_r_4 <X> T_17_22.sp4_v_t_41
 (9 7)  (883 359)  (883 359)  routing T_17_22.sp4_h_r_4 <X> T_17_22.sp4_v_t_41
 (14 7)  (888 359)  (888 359)  routing T_17_22.sp4_h_r_4 <X> T_17_22.lc_trk_g1_4
 (15 7)  (889 359)  (889 359)  routing T_17_22.sp4_h_r_4 <X> T_17_22.lc_trk_g1_4
 (16 7)  (890 359)  (890 359)  routing T_17_22.sp4_h_r_4 <X> T_17_22.lc_trk_g1_4
 (17 7)  (891 359)  (891 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (895 359)  (895 359)  routing T_17_22.top_op_7 <X> T_17_22.lc_trk_g1_7
 (26 7)  (900 359)  (900 359)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 359)  (901 359)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 359)  (902 359)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 359)  (904 359)  routing T_17_22.lc_trk_g0_6 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 359)  (906 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 359)  (908 359)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.input_2_3
 (35 7)  (909 359)  (909 359)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.input_2_3
 (38 7)  (912 359)  (912 359)  LC_3 Logic Functioning bit
 (39 7)  (913 359)  (913 359)  LC_3 Logic Functioning bit
 (40 7)  (914 359)  (914 359)  LC_3 Logic Functioning bit
 (14 8)  (888 360)  (888 360)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g2_0
 (21 8)  (895 360)  (895 360)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g2_3
 (22 8)  (896 360)  (896 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 360)  (897 360)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g2_3
 (25 8)  (899 360)  (899 360)  routing T_17_22.sp4_h_r_42 <X> T_17_22.lc_trk_g2_2
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 360)  (904 360)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 360)  (905 360)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (14 9)  (888 361)  (888 361)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g2_0
 (16 9)  (890 361)  (890 361)  routing T_17_22.sp4_v_t_21 <X> T_17_22.lc_trk_g2_0
 (17 9)  (891 361)  (891 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (895 361)  (895 361)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g2_3
 (22 9)  (896 361)  (896 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 361)  (897 361)  routing T_17_22.sp4_h_r_42 <X> T_17_22.lc_trk_g2_2
 (24 9)  (898 361)  (898 361)  routing T_17_22.sp4_h_r_42 <X> T_17_22.lc_trk_g2_2
 (25 9)  (899 361)  (899 361)  routing T_17_22.sp4_h_r_42 <X> T_17_22.lc_trk_g2_2
 (41 9)  (915 361)  (915 361)  LC_4 Logic Functioning bit
 (43 9)  (917 361)  (917 361)  LC_4 Logic Functioning bit
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 362)  (892 362)  routing T_17_22.wire_logic_cluster/lc_5/out <X> T_17_22.lc_trk_g2_5
 (22 10)  (896 362)  (896 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 362)  (897 362)  routing T_17_22.sp4_v_b_47 <X> T_17_22.lc_trk_g2_7
 (24 10)  (898 362)  (898 362)  routing T_17_22.sp4_v_b_47 <X> T_17_22.lc_trk_g2_7
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 362)  (904 362)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 362)  (907 362)  routing T_17_22.lc_trk_g2_0 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (37 10)  (911 362)  (911 362)  LC_5 Logic Functioning bit
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (42 10)  (916 362)  (916 362)  LC_5 Logic Functioning bit
 (43 10)  (917 362)  (917 362)  LC_5 Logic Functioning bit
 (45 10)  (919 362)  (919 362)  LC_5 Logic Functioning bit
 (47 10)  (921 362)  (921 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (924 362)  (924 362)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (882 363)  (882 363)  routing T_17_22.sp4_h_r_7 <X> T_17_22.sp4_v_t_42
 (9 11)  (883 363)  (883 363)  routing T_17_22.sp4_h_r_7 <X> T_17_22.sp4_v_t_42
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (900 363)  (900 363)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 363)  (902 363)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 363)  (903 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 363)  (904 363)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 363)  (910 363)  LC_5 Logic Functioning bit
 (37 11)  (911 363)  (911 363)  LC_5 Logic Functioning bit
 (42 11)  (916 363)  (916 363)  LC_5 Logic Functioning bit
 (43 11)  (917 363)  (917 363)  LC_5 Logic Functioning bit
 (53 11)  (927 363)  (927 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (886 364)  (886 364)  routing T_17_22.sp4_v_t_46 <X> T_17_22.sp4_h_r_11
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp12_v_b_11 <X> T_17_22.lc_trk_g3_3
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 366)  (895 366)  routing T_17_22.rgt_op_7 <X> T_17_22.lc_trk_g3_7
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 366)  (898 366)  routing T_17_22.rgt_op_7 <X> T_17_22.lc_trk_g3_7
 (25 14)  (899 366)  (899 366)  routing T_17_22.sp4_v_b_38 <X> T_17_22.lc_trk_g3_6
 (0 15)  (874 367)  (874 367)  routing T_17_22.glb_netwk_2 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 367)  (897 367)  routing T_17_22.sp4_v_b_38 <X> T_17_22.lc_trk_g3_6
 (25 15)  (899 367)  (899 367)  routing T_17_22.sp4_v_b_38 <X> T_17_22.lc_trk_g3_6


LogicTile_18_22

 (5 0)  (933 352)  (933 352)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_h_r_0
 (15 0)  (943 352)  (943 352)  routing T_18_22.sp4_h_l_4 <X> T_18_22.lc_trk_g0_1
 (16 0)  (944 352)  (944 352)  routing T_18_22.sp4_h_l_4 <X> T_18_22.lc_trk_g0_1
 (17 0)  (945 352)  (945 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 352)  (946 352)  routing T_18_22.sp4_h_l_4 <X> T_18_22.lc_trk_g0_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 352)  (958 352)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 352)  (962 352)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 352)  (965 352)  LC_0 Logic Functioning bit
 (39 0)  (967 352)  (967 352)  LC_0 Logic Functioning bit
 (40 0)  (968 352)  (968 352)  LC_0 Logic Functioning bit
 (6 1)  (934 353)  (934 353)  routing T_18_22.sp4_v_b_0 <X> T_18_22.sp4_h_r_0
 (14 1)  (942 353)  (942 353)  routing T_18_22.sp4_r_v_b_35 <X> T_18_22.lc_trk_g0_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (946 353)  (946 353)  routing T_18_22.sp4_h_l_4 <X> T_18_22.lc_trk_g0_1
 (27 1)  (955 353)  (955 353)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 353)  (956 353)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 353)  (959 353)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (965 353)  (965 353)  LC_0 Logic Functioning bit
 (39 1)  (967 353)  (967 353)  LC_0 Logic Functioning bit
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 354)  (943 354)  routing T_18_22.sp4_h_r_5 <X> T_18_22.lc_trk_g0_5
 (16 2)  (944 354)  (944 354)  routing T_18_22.sp4_h_r_5 <X> T_18_22.lc_trk_g0_5
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (955 354)  (955 354)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 354)  (958 354)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 354)  (959 354)  routing T_18_22.lc_trk_g0_4 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (966 354)  (966 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (45 2)  (973 354)  (973 354)  LC_1 Logic Functioning bit
 (47 2)  (975 354)  (975 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (978 354)  (978 354)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (943 355)  (943 355)  routing T_18_22.bot_op_4 <X> T_18_22.lc_trk_g0_4
 (17 3)  (945 355)  (945 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (946 355)  (946 355)  routing T_18_22.sp4_h_r_5 <X> T_18_22.lc_trk_g0_5
 (28 3)  (956 355)  (956 355)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (46 3)  (974 355)  (974 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (943 356)  (943 356)  routing T_18_22.lft_op_1 <X> T_18_22.lc_trk_g1_1
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 356)  (946 356)  routing T_18_22.lft_op_1 <X> T_18_22.lc_trk_g1_1
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 356)  (952 356)  routing T_18_22.top_op_3 <X> T_18_22.lc_trk_g1_3
 (25 4)  (953 356)  (953 356)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g1_2
 (5 5)  (933 357)  (933 357)  routing T_18_22.sp4_h_r_3 <X> T_18_22.sp4_v_b_3
 (21 5)  (949 357)  (949 357)  routing T_18_22.top_op_3 <X> T_18_22.lc_trk_g1_3
 (22 5)  (950 357)  (950 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 357)  (951 357)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g1_2
 (24 5)  (952 357)  (952 357)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g1_2
 (25 5)  (953 357)  (953 357)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g1_2
 (3 6)  (931 358)  (931 358)  routing T_18_22.sp12_h_r_0 <X> T_18_22.sp12_v_t_23
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 358)  (946 358)  routing T_18_22.wire_logic_cluster/lc_5/out <X> T_18_22.lc_trk_g1_5
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 358)  (951 358)  routing T_18_22.sp4_v_b_23 <X> T_18_22.lc_trk_g1_7
 (24 6)  (952 358)  (952 358)  routing T_18_22.sp4_v_b_23 <X> T_18_22.lc_trk_g1_7
 (3 7)  (931 359)  (931 359)  routing T_18_22.sp12_h_r_0 <X> T_18_22.sp12_v_t_23
 (3 8)  (931 360)  (931 360)  routing T_18_22.sp12_v_t_22 <X> T_18_22.sp12_v_b_1
 (17 8)  (945 360)  (945 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 360)  (946 360)  routing T_18_22.wire_logic_cluster/lc_1/out <X> T_18_22.lc_trk_g2_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 360)  (961 360)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 360)  (962 360)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 360)  (963 360)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.input_2_4
 (39 8)  (967 360)  (967 360)  LC_4 Logic Functioning bit
 (40 8)  (968 360)  (968 360)  LC_4 Logic Functioning bit
 (41 8)  (969 360)  (969 360)  LC_4 Logic Functioning bit
 (16 9)  (944 361)  (944 361)  routing T_18_22.sp12_v_b_8 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 9)  (955 361)  (955 361)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 361)  (956 361)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 361)  (960 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (962 361)  (962 361)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.input_2_4
 (35 9)  (963 361)  (963 361)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.input_2_4
 (38 9)  (966 361)  (966 361)  LC_4 Logic Functioning bit
 (41 9)  (969 361)  (969 361)  LC_4 Logic Functioning bit
 (8 10)  (936 362)  (936 362)  routing T_18_22.sp4_h_r_11 <X> T_18_22.sp4_h_l_42
 (10 10)  (938 362)  (938 362)  routing T_18_22.sp4_h_r_11 <X> T_18_22.sp4_h_l_42
 (17 10)  (945 362)  (945 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (28 10)  (956 362)  (956 362)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 362)  (961 362)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (38 10)  (966 362)  (966 362)  LC_5 Logic Functioning bit
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 363)  (959 363)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (966 363)  (966 363)  LC_5 Logic Functioning bit
 (53 11)  (981 363)  (981 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.wire_logic_cluster/lc_1/out <X> T_18_22.lc_trk_g3_1
 (21 12)  (949 364)  (949 364)  routing T_18_22.sp4_h_r_35 <X> T_18_22.lc_trk_g3_3
 (22 12)  (950 364)  (950 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 364)  (951 364)  routing T_18_22.sp4_h_r_35 <X> T_18_22.lc_trk_g3_3
 (24 12)  (952 364)  (952 364)  routing T_18_22.sp4_h_r_35 <X> T_18_22.lc_trk_g3_3
 (26 12)  (954 364)  (954 364)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 364)  (956 364)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 364)  (958 364)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 364)  (961 364)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 364)  (962 364)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (38 12)  (966 364)  (966 364)  LC_6 Logic Functioning bit
 (39 12)  (967 364)  (967 364)  LC_6 Logic Functioning bit
 (40 12)  (968 364)  (968 364)  LC_6 Logic Functioning bit
 (50 12)  (978 364)  (978 364)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (942 365)  (942 365)  routing T_18_22.sp4_r_v_b_40 <X> T_18_22.lc_trk_g3_0
 (17 13)  (945 365)  (945 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (954 365)  (954 365)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 365)  (955 365)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 365)  (956 365)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (965 365)  (965 365)  LC_6 Logic Functioning bit
 (39 13)  (967 365)  (967 365)  LC_6 Logic Functioning bit
 (40 13)  (968 365)  (968 365)  LC_6 Logic Functioning bit
 (42 13)  (970 365)  (970 365)  LC_6 Logic Functioning bit
 (0 14)  (928 366)  (928 366)  routing T_18_22.glb_netwk_4 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 366)  (929 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (949 366)  (949 366)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g3_7
 (22 14)  (950 366)  (950 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (953 366)  (953 366)  routing T_18_22.sp4_v_b_38 <X> T_18_22.lc_trk_g3_6
 (26 14)  (954 366)  (954 366)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 366)  (955 366)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (42 14)  (970 366)  (970 366)  LC_7 Logic Functioning bit
 (45 14)  (973 366)  (973 366)  LC_7 Logic Functioning bit
 (47 14)  (975 366)  (975 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (976 366)  (976 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (978 366)  (978 366)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (979 366)  (979 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 367)  (951 367)  routing T_18_22.sp4_v_b_38 <X> T_18_22.lc_trk_g3_6
 (25 15)  (953 367)  (953 367)  routing T_18_22.sp4_v_b_38 <X> T_18_22.lc_trk_g3_6
 (26 15)  (954 367)  (954 367)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 367)  (955 367)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 367)  (959 367)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 367)  (965 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (11 0)  (993 352)  (993 352)  routing T_19_22.sp4_v_t_46 <X> T_19_22.sp4_v_b_2
 (15 0)  (997 352)  (997 352)  routing T_19_22.lft_op_1 <X> T_19_22.lc_trk_g0_1
 (17 0)  (999 352)  (999 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 352)  (1000 352)  routing T_19_22.lft_op_1 <X> T_19_22.lc_trk_g0_1
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 352)  (1016 352)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 352)  (1018 352)  LC_0 Logic Functioning bit
 (37 0)  (1019 352)  (1019 352)  LC_0 Logic Functioning bit
 (38 0)  (1020 352)  (1020 352)  LC_0 Logic Functioning bit
 (39 0)  (1021 352)  (1021 352)  LC_0 Logic Functioning bit
 (44 0)  (1026 352)  (1026 352)  LC_0 Logic Functioning bit
 (46 0)  (1028 352)  (1028 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (994 353)  (994 353)  routing T_19_22.sp4_v_t_46 <X> T_19_22.sp4_v_b_2
 (22 1)  (1004 353)  (1004 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 353)  (1006 353)  routing T_19_22.bot_op_2 <X> T_19_22.lc_trk_g0_2
 (31 1)  (1013 353)  (1013 353)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 353)  (1014 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1017 353)  (1017 353)  routing T_19_22.lc_trk_g0_2 <X> T_19_22.input_2_0
 (40 1)  (1022 353)  (1022 353)  LC_0 Logic Functioning bit
 (41 1)  (1023 353)  (1023 353)  LC_0 Logic Functioning bit
 (42 1)  (1024 353)  (1024 353)  LC_0 Logic Functioning bit
 (43 1)  (1025 353)  (1025 353)  LC_0 Logic Functioning bit
 (27 2)  (1009 354)  (1009 354)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 354)  (1012 354)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 354)  (1018 354)  LC_1 Logic Functioning bit
 (37 2)  (1019 354)  (1019 354)  LC_1 Logic Functioning bit
 (38 2)  (1020 354)  (1020 354)  LC_1 Logic Functioning bit
 (39 2)  (1021 354)  (1021 354)  LC_1 Logic Functioning bit
 (44 2)  (1026 354)  (1026 354)  LC_1 Logic Functioning bit
 (30 3)  (1012 355)  (1012 355)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (1022 355)  (1022 355)  LC_1 Logic Functioning bit
 (41 3)  (1023 355)  (1023 355)  LC_1 Logic Functioning bit
 (42 3)  (1024 355)  (1024 355)  LC_1 Logic Functioning bit
 (43 3)  (1025 355)  (1025 355)  LC_1 Logic Functioning bit
 (47 3)  (1029 355)  (1029 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (19 4)  (1001 356)  (1001 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 356)  (1017 356)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.input_2_2
 (36 4)  (1018 356)  (1018 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (41 4)  (1023 356)  (1023 356)  LC_2 Logic Functioning bit
 (42 4)  (1024 356)  (1024 356)  LC_2 Logic Functioning bit
 (44 4)  (1026 356)  (1026 356)  LC_2 Logic Functioning bit
 (22 5)  (1004 357)  (1004 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 357)  (1006 357)  routing T_19_22.bot_op_2 <X> T_19_22.lc_trk_g1_2
 (32 5)  (1014 357)  (1014 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1015 357)  (1015 357)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.input_2_2
 (37 5)  (1019 357)  (1019 357)  LC_2 Logic Functioning bit
 (38 5)  (1020 357)  (1020 357)  LC_2 Logic Functioning bit
 (40 5)  (1022 357)  (1022 357)  LC_2 Logic Functioning bit
 (43 5)  (1025 357)  (1025 357)  LC_2 Logic Functioning bit
 (48 5)  (1030 357)  (1030 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (997 358)  (997 358)  routing T_19_22.sp4_h_r_13 <X> T_19_22.lc_trk_g1_5
 (16 6)  (998 358)  (998 358)  routing T_19_22.sp4_h_r_13 <X> T_19_22.lc_trk_g1_5
 (17 6)  (999 358)  (999 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1000 358)  (1000 358)  routing T_19_22.sp4_h_r_13 <X> T_19_22.lc_trk_g1_5
 (21 6)  (1003 358)  (1003 358)  routing T_19_22.lft_op_7 <X> T_19_22.lc_trk_g1_7
 (22 6)  (1004 358)  (1004 358)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 358)  (1006 358)  routing T_19_22.lft_op_7 <X> T_19_22.lc_trk_g1_7
 (27 6)  (1009 358)  (1009 358)  routing T_19_22.lc_trk_g3_3 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 358)  (1010 358)  routing T_19_22.lc_trk_g3_3 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (37 6)  (1019 358)  (1019 358)  LC_3 Logic Functioning bit
 (38 6)  (1020 358)  (1020 358)  LC_3 Logic Functioning bit
 (39 6)  (1021 358)  (1021 358)  LC_3 Logic Functioning bit
 (44 6)  (1026 358)  (1026 358)  LC_3 Logic Functioning bit
 (46 6)  (1028 358)  (1028 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (1012 359)  (1012 359)  routing T_19_22.lc_trk_g3_3 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 359)  (1022 359)  LC_3 Logic Functioning bit
 (41 7)  (1023 359)  (1023 359)  LC_3 Logic Functioning bit
 (42 7)  (1024 359)  (1024 359)  LC_3 Logic Functioning bit
 (43 7)  (1025 359)  (1025 359)  LC_3 Logic Functioning bit
 (15 8)  (997 360)  (997 360)  routing T_19_22.sp4_h_r_25 <X> T_19_22.lc_trk_g2_1
 (16 8)  (998 360)  (998 360)  routing T_19_22.sp4_h_r_25 <X> T_19_22.lc_trk_g2_1
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (1010 360)  (1010 360)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 360)  (1018 360)  LC_4 Logic Functioning bit
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (38 8)  (1020 360)  (1020 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (44 8)  (1026 360)  (1026 360)  LC_4 Logic Functioning bit
 (18 9)  (1000 361)  (1000 361)  routing T_19_22.sp4_h_r_25 <X> T_19_22.lc_trk_g2_1
 (40 9)  (1022 361)  (1022 361)  LC_4 Logic Functioning bit
 (41 9)  (1023 361)  (1023 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (43 9)  (1025 361)  (1025 361)  LC_4 Logic Functioning bit
 (53 9)  (1035 361)  (1035 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (1009 362)  (1009 362)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 362)  (1012 362)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 362)  (1018 362)  LC_5 Logic Functioning bit
 (37 10)  (1019 362)  (1019 362)  LC_5 Logic Functioning bit
 (38 10)  (1020 362)  (1020 362)  LC_5 Logic Functioning bit
 (39 10)  (1021 362)  (1021 362)  LC_5 Logic Functioning bit
 (44 10)  (1026 362)  (1026 362)  LC_5 Logic Functioning bit
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (40 11)  (1022 363)  (1022 363)  LC_5 Logic Functioning bit
 (41 11)  (1023 363)  (1023 363)  LC_5 Logic Functioning bit
 (42 11)  (1024 363)  (1024 363)  LC_5 Logic Functioning bit
 (43 11)  (1025 363)  (1025 363)  LC_5 Logic Functioning bit
 (21 12)  (1003 364)  (1003 364)  routing T_19_22.sp4_h_r_35 <X> T_19_22.lc_trk_g3_3
 (22 12)  (1004 364)  (1004 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 364)  (1005 364)  routing T_19_22.sp4_h_r_35 <X> T_19_22.lc_trk_g3_3
 (24 12)  (1006 364)  (1006 364)  routing T_19_22.sp4_h_r_35 <X> T_19_22.lc_trk_g3_3
 (27 12)  (1009 364)  (1009 364)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 364)  (1010 364)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 364)  (1018 364)  LC_6 Logic Functioning bit
 (37 12)  (1019 364)  (1019 364)  LC_6 Logic Functioning bit
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (44 12)  (1026 364)  (1026 364)  LC_6 Logic Functioning bit
 (51 12)  (1033 364)  (1033 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (1004 365)  (1004 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 365)  (1005 365)  routing T_19_22.sp4_v_b_42 <X> T_19_22.lc_trk_g3_2
 (24 13)  (1006 365)  (1006 365)  routing T_19_22.sp4_v_b_42 <X> T_19_22.lc_trk_g3_2
 (30 13)  (1012 365)  (1012 365)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 365)  (1022 365)  LC_6 Logic Functioning bit
 (41 13)  (1023 365)  (1023 365)  LC_6 Logic Functioning bit
 (42 13)  (1024 365)  (1024 365)  LC_6 Logic Functioning bit
 (43 13)  (1025 365)  (1025 365)  LC_6 Logic Functioning bit
 (3 14)  (985 366)  (985 366)  routing T_19_22.sp12_h_r_1 <X> T_19_22.sp12_v_t_22
 (15 14)  (997 366)  (997 366)  routing T_19_22.sp4_h_r_45 <X> T_19_22.lc_trk_g3_5
 (16 14)  (998 366)  (998 366)  routing T_19_22.sp4_h_r_45 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 366)  (1000 366)  routing T_19_22.sp4_h_r_45 <X> T_19_22.lc_trk_g3_5
 (27 14)  (1009 366)  (1009 366)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 366)  (1010 366)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 366)  (1011 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 366)  (1012 366)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 366)  (1018 366)  LC_7 Logic Functioning bit
 (37 14)  (1019 366)  (1019 366)  LC_7 Logic Functioning bit
 (38 14)  (1020 366)  (1020 366)  LC_7 Logic Functioning bit
 (39 14)  (1021 366)  (1021 366)  LC_7 Logic Functioning bit
 (44 14)  (1026 366)  (1026 366)  LC_7 Logic Functioning bit
 (3 15)  (985 367)  (985 367)  routing T_19_22.sp12_h_r_1 <X> T_19_22.sp12_v_t_22
 (18 15)  (1000 367)  (1000 367)  routing T_19_22.sp4_h_r_45 <X> T_19_22.lc_trk_g3_5
 (40 15)  (1022 367)  (1022 367)  LC_7 Logic Functioning bit
 (41 15)  (1023 367)  (1023 367)  LC_7 Logic Functioning bit
 (42 15)  (1024 367)  (1024 367)  LC_7 Logic Functioning bit
 (43 15)  (1025 367)  (1025 367)  LC_7 Logic Functioning bit
 (48 15)  (1030 367)  (1030 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_22

 (15 0)  (1051 352)  (1051 352)  routing T_20_22.top_op_1 <X> T_20_22.lc_trk_g0_1
 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (1061 352)  (1061 352)  routing T_20_22.sp12_h_r_2 <X> T_20_22.lc_trk_g0_2
 (27 0)  (1063 352)  (1063 352)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 352)  (1066 352)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 352)  (1067 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 352)  (1069 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 352)  (1070 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (42 0)  (1078 352)  (1078 352)  LC_0 Logic Functioning bit
 (43 0)  (1079 352)  (1079 352)  LC_0 Logic Functioning bit
 (18 1)  (1054 353)  (1054 353)  routing T_20_22.top_op_1 <X> T_20_22.lc_trk_g0_1
 (22 1)  (1058 353)  (1058 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (1060 353)  (1060 353)  routing T_20_22.sp12_h_r_2 <X> T_20_22.lc_trk_g0_2
 (25 1)  (1061 353)  (1061 353)  routing T_20_22.sp12_h_r_2 <X> T_20_22.lc_trk_g0_2
 (26 1)  (1062 353)  (1062 353)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 353)  (1063 353)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 353)  (1066 353)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 353)  (1068 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1069 353)  (1069 353)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.input_2_0
 (34 1)  (1070 353)  (1070 353)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.input_2_0
 (35 1)  (1071 353)  (1071 353)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.input_2_0
 (42 1)  (1078 353)  (1078 353)  LC_0 Logic Functioning bit
 (43 1)  (1079 353)  (1079 353)  LC_0 Logic Functioning bit
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 354)  (1050 354)  routing T_20_22.wire_logic_cluster/lc_4/out <X> T_20_22.lc_trk_g0_4
 (26 2)  (1062 354)  (1062 354)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 354)  (1064 354)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 354)  (1067 354)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (45 2)  (1081 354)  (1081 354)  LC_1 Logic Functioning bit
 (50 2)  (1086 354)  (1086 354)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (1053 355)  (1053 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (1063 355)  (1063 355)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 355)  (1064 355)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 355)  (1066 355)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (38 3)  (1074 355)  (1074 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (46 3)  (1082 355)  (1082 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (11 4)  (1047 356)  (1047 356)  routing T_20_22.sp4_v_t_39 <X> T_20_22.sp4_v_b_5
 (15 4)  (1051 356)  (1051 356)  routing T_20_22.sp4_v_b_17 <X> T_20_22.lc_trk_g1_1
 (16 4)  (1052 356)  (1052 356)  routing T_20_22.sp4_v_b_17 <X> T_20_22.lc_trk_g1_1
 (17 4)  (1053 356)  (1053 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1060 356)  (1060 356)  routing T_20_22.bot_op_3 <X> T_20_22.lc_trk_g1_3
 (27 4)  (1063 356)  (1063 356)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 356)  (1064 356)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 356)  (1066 356)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (11 5)  (1047 357)  (1047 357)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_h_r_5
 (12 5)  (1048 357)  (1048 357)  routing T_20_22.sp4_v_t_39 <X> T_20_22.sp4_v_b_5
 (13 5)  (1049 357)  (1049 357)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_h_r_5
 (15 5)  (1051 357)  (1051 357)  routing T_20_22.sp4_v_t_5 <X> T_20_22.lc_trk_g1_0
 (16 5)  (1052 357)  (1052 357)  routing T_20_22.sp4_v_t_5 <X> T_20_22.lc_trk_g1_0
 (17 5)  (1053 357)  (1053 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (1062 357)  (1062 357)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 357)  (1063 357)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 357)  (1066 357)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 357)  (1068 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1071 357)  (1071 357)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.input_2_2
 (38 5)  (1074 357)  (1074 357)  LC_2 Logic Functioning bit
 (39 5)  (1075 357)  (1075 357)  LC_2 Logic Functioning bit
 (10 6)  (1046 358)  (1046 358)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_h_l_41
 (12 6)  (1048 358)  (1048 358)  routing T_20_22.sp4_h_r_2 <X> T_20_22.sp4_h_l_40
 (22 6)  (1058 358)  (1058 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1060 358)  (1060 358)  routing T_20_22.top_op_7 <X> T_20_22.lc_trk_g1_7
 (28 6)  (1064 358)  (1064 358)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 358)  (1066 358)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 358)  (1067 358)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 358)  (1070 358)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 358)  (1071 358)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_3
 (37 6)  (1073 358)  (1073 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (40 6)  (1076 358)  (1076 358)  LC_3 Logic Functioning bit
 (42 6)  (1078 358)  (1078 358)  LC_3 Logic Functioning bit
 (13 7)  (1049 359)  (1049 359)  routing T_20_22.sp4_h_r_2 <X> T_20_22.sp4_h_l_40
 (21 7)  (1057 359)  (1057 359)  routing T_20_22.top_op_7 <X> T_20_22.lc_trk_g1_7
 (22 7)  (1058 359)  (1058 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1061 359)  (1061 359)  routing T_20_22.sp4_r_v_b_30 <X> T_20_22.lc_trk_g1_6
 (28 7)  (1064 359)  (1064 359)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 359)  (1067 359)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 359)  (1068 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1069 359)  (1069 359)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_3
 (34 7)  (1070 359)  (1070 359)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_3
 (35 7)  (1071 359)  (1071 359)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.input_2_3
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (17 8)  (1053 360)  (1053 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 360)  (1054 360)  routing T_20_22.wire_logic_cluster/lc_1/out <X> T_20_22.lc_trk_g2_1
 (25 8)  (1061 360)  (1061 360)  routing T_20_22.wire_logic_cluster/lc_2/out <X> T_20_22.lc_trk_g2_2
 (26 8)  (1062 360)  (1062 360)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 360)  (1064 360)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 360)  (1066 360)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 360)  (1069 360)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 360)  (1071 360)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_4
 (36 8)  (1072 360)  (1072 360)  LC_4 Logic Functioning bit
 (38 8)  (1074 360)  (1074 360)  LC_4 Logic Functioning bit
 (39 8)  (1075 360)  (1075 360)  LC_4 Logic Functioning bit
 (40 8)  (1076 360)  (1076 360)  LC_4 Logic Functioning bit
 (11 9)  (1047 361)  (1047 361)  routing T_20_22.sp4_h_l_45 <X> T_20_22.sp4_h_r_8
 (22 9)  (1058 361)  (1058 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1062 361)  (1062 361)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 361)  (1063 361)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 361)  (1065 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 361)  (1068 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1069 361)  (1069 361)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_4
 (34 9)  (1070 361)  (1070 361)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_4
 (35 9)  (1071 361)  (1071 361)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_4
 (37 9)  (1073 361)  (1073 361)  LC_4 Logic Functioning bit
 (38 9)  (1074 361)  (1074 361)  LC_4 Logic Functioning bit
 (39 9)  (1075 361)  (1075 361)  LC_4 Logic Functioning bit
 (40 9)  (1076 361)  (1076 361)  LC_4 Logic Functioning bit
 (15 10)  (1051 362)  (1051 362)  routing T_20_22.sp4_v_t_32 <X> T_20_22.lc_trk_g2_5
 (16 10)  (1052 362)  (1052 362)  routing T_20_22.sp4_v_t_32 <X> T_20_22.lc_trk_g2_5
 (17 10)  (1053 362)  (1053 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (1063 362)  (1063 362)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 362)  (1066 362)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 362)  (1070 362)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (40 10)  (1076 362)  (1076 362)  LC_5 Logic Functioning bit
 (42 10)  (1078 362)  (1078 362)  LC_5 Logic Functioning bit
 (47 10)  (1083 362)  (1083 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (1084 362)  (1084 362)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1087 362)  (1087 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (1053 363)  (1053 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (30 11)  (1066 363)  (1066 363)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 363)  (1067 363)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (1076 363)  (1076 363)  LC_5 Logic Functioning bit
 (42 11)  (1078 363)  (1078 363)  LC_5 Logic Functioning bit
 (47 11)  (1083 363)  (1083 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (1084 363)  (1084 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1087 363)  (1087 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (6 12)  (1042 364)  (1042 364)  routing T_20_22.sp4_h_r_4 <X> T_20_22.sp4_v_b_9
 (21 12)  (1057 364)  (1057 364)  routing T_20_22.wire_logic_cluster/lc_3/out <X> T_20_22.lc_trk_g3_3
 (22 12)  (1058 364)  (1058 364)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (1063 364)  (1063 364)  routing T_20_22.lc_trk_g1_0 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 364)  (1067 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 364)  (1069 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 364)  (1070 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (1074 364)  (1074 364)  LC_6 Logic Functioning bit
 (41 12)  (1077 364)  (1077 364)  LC_6 Logic Functioning bit
 (47 12)  (1083 364)  (1083 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1086 364)  (1086 364)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (1062 365)  (1062 365)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 365)  (1063 365)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 365)  (1065 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 365)  (1067 365)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (38 13)  (1074 365)  (1074 365)  LC_6 Logic Functioning bit
 (39 13)  (1075 365)  (1075 365)  LC_6 Logic Functioning bit
 (41 13)  (1077 365)  (1077 365)  LC_6 Logic Functioning bit
 (0 14)  (1036 366)  (1036 366)  routing T_20_22.glb_netwk_4 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 366)  (1037 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (1042 366)  (1042 366)  routing T_20_22.sp4_v_b_6 <X> T_20_22.sp4_v_t_44
 (12 14)  (1048 366)  (1048 366)  routing T_20_22.sp4_v_t_46 <X> T_20_22.sp4_h_l_46
 (21 14)  (1057 366)  (1057 366)  routing T_20_22.sp4_v_t_18 <X> T_20_22.lc_trk_g3_7
 (22 14)  (1058 366)  (1058 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1059 366)  (1059 366)  routing T_20_22.sp4_v_t_18 <X> T_20_22.lc_trk_g3_7
 (25 14)  (1061 366)  (1061 366)  routing T_20_22.sp4_v_b_38 <X> T_20_22.lc_trk_g3_6
 (27 14)  (1063 366)  (1063 366)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 366)  (1066 366)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 366)  (1070 366)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 366)  (1071 366)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.input_2_7
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (37 14)  (1073 366)  (1073 366)  LC_7 Logic Functioning bit
 (38 14)  (1074 366)  (1074 366)  LC_7 Logic Functioning bit
 (39 14)  (1075 366)  (1075 366)  LC_7 Logic Functioning bit
 (40 14)  (1076 366)  (1076 366)  LC_7 Logic Functioning bit
 (5 15)  (1041 367)  (1041 367)  routing T_20_22.sp4_v_b_6 <X> T_20_22.sp4_v_t_44
 (11 15)  (1047 367)  (1047 367)  routing T_20_22.sp4_v_t_46 <X> T_20_22.sp4_h_l_46
 (14 15)  (1050 367)  (1050 367)  routing T_20_22.tnl_op_4 <X> T_20_22.lc_trk_g3_4
 (15 15)  (1051 367)  (1051 367)  routing T_20_22.tnl_op_4 <X> T_20_22.lc_trk_g3_4
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1059 367)  (1059 367)  routing T_20_22.sp4_v_b_38 <X> T_20_22.lc_trk_g3_6
 (25 15)  (1061 367)  (1061 367)  routing T_20_22.sp4_v_b_38 <X> T_20_22.lc_trk_g3_6
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 367)  (1066 367)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 367)  (1068 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1069 367)  (1069 367)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.input_2_7
 (36 15)  (1072 367)  (1072 367)  LC_7 Logic Functioning bit
 (38 15)  (1074 367)  (1074 367)  LC_7 Logic Functioning bit
 (41 15)  (1077 367)  (1077 367)  LC_7 Logic Functioning bit
 (48 15)  (1084 367)  (1084 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_22

 (9 0)  (1099 352)  (1099 352)  routing T_21_22.sp4_v_t_36 <X> T_21_22.sp4_h_r_1
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 352)  (1120 352)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 352)  (1134 352)  LC_0 Logic Functioning bit
 (30 1)  (1120 353)  (1120 353)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (50 1)  (1140 353)  (1140 353)  Carry_In_Mux bit 

 (22 2)  (1112 354)  (1112 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 354)  (1114 354)  routing T_21_22.bot_op_7 <X> T_21_22.lc_trk_g0_7
 (28 2)  (1118 354)  (1118 354)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 354)  (1119 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 354)  (1120 354)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 354)  (1122 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 354)  (1126 354)  LC_1 Logic Functioning bit
 (37 2)  (1127 354)  (1127 354)  LC_1 Logic Functioning bit
 (38 2)  (1128 354)  (1128 354)  LC_1 Logic Functioning bit
 (39 2)  (1129 354)  (1129 354)  LC_1 Logic Functioning bit
 (44 2)  (1134 354)  (1134 354)  LC_1 Logic Functioning bit
 (1 3)  (1091 355)  (1091 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (30 3)  (1120 355)  (1120 355)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 355)  (1122 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1123 355)  (1123 355)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.input_2_1
 (34 3)  (1124 355)  (1124 355)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.input_2_1
 (36 3)  (1126 355)  (1126 355)  LC_1 Logic Functioning bit
 (37 3)  (1127 355)  (1127 355)  LC_1 Logic Functioning bit
 (38 3)  (1128 355)  (1128 355)  LC_1 Logic Functioning bit
 (39 3)  (1129 355)  (1129 355)  LC_1 Logic Functioning bit
 (5 4)  (1095 356)  (1095 356)  routing T_21_22.sp4_v_t_38 <X> T_21_22.sp4_h_r_3
 (9 4)  (1099 356)  (1099 356)  routing T_21_22.sp4_h_l_36 <X> T_21_22.sp4_h_r_4
 (10 4)  (1100 356)  (1100 356)  routing T_21_22.sp4_h_l_36 <X> T_21_22.sp4_h_r_4
 (12 4)  (1102 356)  (1102 356)  routing T_21_22.sp4_v_b_11 <X> T_21_22.sp4_h_r_5
 (14 4)  (1104 356)  (1104 356)  routing T_21_22.sp4_v_b_8 <X> T_21_22.lc_trk_g1_0
 (27 4)  (1117 356)  (1117 356)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 356)  (1125 356)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_2
 (36 4)  (1126 356)  (1126 356)  LC_2 Logic Functioning bit
 (39 4)  (1129 356)  (1129 356)  LC_2 Logic Functioning bit
 (41 4)  (1131 356)  (1131 356)  LC_2 Logic Functioning bit
 (42 4)  (1132 356)  (1132 356)  LC_2 Logic Functioning bit
 (44 4)  (1134 356)  (1134 356)  LC_2 Logic Functioning bit
 (11 5)  (1101 357)  (1101 357)  routing T_21_22.sp4_v_b_11 <X> T_21_22.sp4_h_r_5
 (13 5)  (1103 357)  (1103 357)  routing T_21_22.sp4_v_b_11 <X> T_21_22.sp4_h_r_5
 (14 5)  (1104 357)  (1104 357)  routing T_21_22.sp4_v_b_8 <X> T_21_22.lc_trk_g1_0
 (16 5)  (1106 357)  (1106 357)  routing T_21_22.sp4_v_b_8 <X> T_21_22.lc_trk_g1_0
 (17 5)  (1107 357)  (1107 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (32 5)  (1122 357)  (1122 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1123 357)  (1123 357)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_2
 (35 5)  (1125 357)  (1125 357)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_2
 (36 5)  (1126 357)  (1126 357)  LC_2 Logic Functioning bit
 (39 5)  (1129 357)  (1129 357)  LC_2 Logic Functioning bit
 (41 5)  (1131 357)  (1131 357)  LC_2 Logic Functioning bit
 (42 5)  (1132 357)  (1132 357)  LC_2 Logic Functioning bit
 (48 5)  (1138 357)  (1138 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (10 6)  (1100 358)  (1100 358)  routing T_21_22.sp4_v_b_11 <X> T_21_22.sp4_h_l_41
 (28 6)  (1118 358)  (1118 358)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 358)  (1119 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 358)  (1120 358)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 358)  (1126 358)  LC_3 Logic Functioning bit
 (37 6)  (1127 358)  (1127 358)  LC_3 Logic Functioning bit
 (38 6)  (1128 358)  (1128 358)  LC_3 Logic Functioning bit
 (39 6)  (1129 358)  (1129 358)  LC_3 Logic Functioning bit
 (44 6)  (1134 358)  (1134 358)  LC_3 Logic Functioning bit
 (30 7)  (1120 359)  (1120 359)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 359)  (1122 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1123 359)  (1123 359)  routing T_21_22.lc_trk_g2_1 <X> T_21_22.input_2_3
 (36 7)  (1126 359)  (1126 359)  LC_3 Logic Functioning bit
 (37 7)  (1127 359)  (1127 359)  LC_3 Logic Functioning bit
 (38 7)  (1128 359)  (1128 359)  LC_3 Logic Functioning bit
 (39 7)  (1129 359)  (1129 359)  LC_3 Logic Functioning bit
 (8 8)  (1098 360)  (1098 360)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_h_r_7
 (10 8)  (1100 360)  (1100 360)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_h_r_7
 (15 8)  (1105 360)  (1105 360)  routing T_21_22.rgt_op_1 <X> T_21_22.lc_trk_g2_1
 (17 8)  (1107 360)  (1107 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1108 360)  (1108 360)  routing T_21_22.rgt_op_1 <X> T_21_22.lc_trk_g2_1
 (21 8)  (1111 360)  (1111 360)  routing T_21_22.rgt_op_3 <X> T_21_22.lc_trk_g2_3
 (22 8)  (1112 360)  (1112 360)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1114 360)  (1114 360)  routing T_21_22.rgt_op_3 <X> T_21_22.lc_trk_g2_3
 (27 8)  (1117 360)  (1117 360)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 360)  (1118 360)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 360)  (1125 360)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_4
 (36 8)  (1126 360)  (1126 360)  LC_4 Logic Functioning bit
 (37 8)  (1127 360)  (1127 360)  LC_4 Logic Functioning bit
 (38 8)  (1128 360)  (1128 360)  LC_4 Logic Functioning bit
 (39 8)  (1129 360)  (1129 360)  LC_4 Logic Functioning bit
 (44 8)  (1134 360)  (1134 360)  LC_4 Logic Functioning bit
 (30 9)  (1120 361)  (1120 361)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 361)  (1122 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1123 361)  (1123 361)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_4
 (35 9)  (1125 361)  (1125 361)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_4
 (36 9)  (1126 361)  (1126 361)  LC_4 Logic Functioning bit
 (37 9)  (1127 361)  (1127 361)  LC_4 Logic Functioning bit
 (38 9)  (1128 361)  (1128 361)  LC_4 Logic Functioning bit
 (39 9)  (1129 361)  (1129 361)  LC_4 Logic Functioning bit
 (21 10)  (1111 362)  (1111 362)  routing T_21_22.sp4_v_t_26 <X> T_21_22.lc_trk_g2_7
 (22 10)  (1112 362)  (1112 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1113 362)  (1113 362)  routing T_21_22.sp4_v_t_26 <X> T_21_22.lc_trk_g2_7
 (28 10)  (1118 362)  (1118 362)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 362)  (1119 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 362)  (1120 362)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 362)  (1122 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 362)  (1126 362)  LC_5 Logic Functioning bit
 (37 10)  (1127 362)  (1127 362)  LC_5 Logic Functioning bit
 (38 10)  (1128 362)  (1128 362)  LC_5 Logic Functioning bit
 (39 10)  (1129 362)  (1129 362)  LC_5 Logic Functioning bit
 (44 10)  (1134 362)  (1134 362)  LC_5 Logic Functioning bit
 (21 11)  (1111 363)  (1111 363)  routing T_21_22.sp4_v_t_26 <X> T_21_22.lc_trk_g2_7
 (22 11)  (1112 363)  (1112 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1115 363)  (1115 363)  routing T_21_22.sp4_r_v_b_38 <X> T_21_22.lc_trk_g2_6
 (30 11)  (1120 363)  (1120 363)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 363)  (1122 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1123 363)  (1123 363)  routing T_21_22.lc_trk_g2_3 <X> T_21_22.input_2_5
 (35 11)  (1125 363)  (1125 363)  routing T_21_22.lc_trk_g2_3 <X> T_21_22.input_2_5
 (36 11)  (1126 363)  (1126 363)  LC_5 Logic Functioning bit
 (37 11)  (1127 363)  (1127 363)  LC_5 Logic Functioning bit
 (38 11)  (1128 363)  (1128 363)  LC_5 Logic Functioning bit
 (39 11)  (1129 363)  (1129 363)  LC_5 Logic Functioning bit
 (14 12)  (1104 364)  (1104 364)  routing T_21_22.rgt_op_0 <X> T_21_22.lc_trk_g3_0
 (25 12)  (1115 364)  (1115 364)  routing T_21_22.rgt_op_2 <X> T_21_22.lc_trk_g3_2
 (27 12)  (1117 364)  (1117 364)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 364)  (1118 364)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 364)  (1119 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 364)  (1120 364)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 364)  (1122 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 364)  (1125 364)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_6
 (36 12)  (1126 364)  (1126 364)  LC_6 Logic Functioning bit
 (37 12)  (1127 364)  (1127 364)  LC_6 Logic Functioning bit
 (38 12)  (1128 364)  (1128 364)  LC_6 Logic Functioning bit
 (39 12)  (1129 364)  (1129 364)  LC_6 Logic Functioning bit
 (44 12)  (1134 364)  (1134 364)  LC_6 Logic Functioning bit
 (15 13)  (1105 365)  (1105 365)  routing T_21_22.rgt_op_0 <X> T_21_22.lc_trk_g3_0
 (17 13)  (1107 365)  (1107 365)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (1112 365)  (1112 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1114 365)  (1114 365)  routing T_21_22.rgt_op_2 <X> T_21_22.lc_trk_g3_2
 (32 13)  (1122 365)  (1122 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1123 365)  (1123 365)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_6
 (35 13)  (1125 365)  (1125 365)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.input_2_6
 (36 13)  (1126 365)  (1126 365)  LC_6 Logic Functioning bit
 (37 13)  (1127 365)  (1127 365)  LC_6 Logic Functioning bit
 (38 13)  (1128 365)  (1128 365)  LC_6 Logic Functioning bit
 (39 13)  (1129 365)  (1129 365)  LC_6 Logic Functioning bit
 (14 14)  (1104 366)  (1104 366)  routing T_21_22.rgt_op_4 <X> T_21_22.lc_trk_g3_4
 (28 14)  (1118 366)  (1118 366)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 366)  (1119 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 366)  (1120 366)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 366)  (1122 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 366)  (1125 366)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.input_2_7
 (36 14)  (1126 366)  (1126 366)  LC_7 Logic Functioning bit
 (37 14)  (1127 366)  (1127 366)  LC_7 Logic Functioning bit
 (38 14)  (1128 366)  (1128 366)  LC_7 Logic Functioning bit
 (39 14)  (1129 366)  (1129 366)  LC_7 Logic Functioning bit
 (44 14)  (1134 366)  (1134 366)  LC_7 Logic Functioning bit
 (15 15)  (1105 367)  (1105 367)  routing T_21_22.rgt_op_4 <X> T_21_22.lc_trk_g3_4
 (17 15)  (1107 367)  (1107 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (1120 367)  (1120 367)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 367)  (1122 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1123 367)  (1123 367)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.input_2_7
 (35 15)  (1125 367)  (1125 367)  routing T_21_22.lc_trk_g2_7 <X> T_21_22.input_2_7
 (36 15)  (1126 367)  (1126 367)  LC_7 Logic Functioning bit
 (37 15)  (1127 367)  (1127 367)  LC_7 Logic Functioning bit
 (38 15)  (1128 367)  (1128 367)  LC_7 Logic Functioning bit
 (39 15)  (1129 367)  (1129 367)  LC_7 Logic Functioning bit
 (53 15)  (1143 367)  (1143 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_22

 (21 0)  (1165 352)  (1165 352)  routing T_22_22.lft_op_3 <X> T_22_22.lc_trk_g0_3
 (22 0)  (1166 352)  (1166 352)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1168 352)  (1168 352)  routing T_22_22.lft_op_3 <X> T_22_22.lc_trk_g0_3
 (25 0)  (1169 352)  (1169 352)  routing T_22_22.sp4_v_b_2 <X> T_22_22.lc_trk_g0_2
 (27 0)  (1171 352)  (1171 352)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 352)  (1178 352)  routing T_22_22.lc_trk_g1_0 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 352)  (1184 352)  LC_0 Logic Functioning bit
 (42 0)  (1186 352)  (1186 352)  LC_0 Logic Functioning bit
 (45 0)  (1189 352)  (1189 352)  LC_0 Logic Functioning bit
 (22 1)  (1166 353)  (1166 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1167 353)  (1167 353)  routing T_22_22.sp4_v_b_2 <X> T_22_22.lc_trk_g0_2
 (27 1)  (1171 353)  (1171 353)  routing T_22_22.lc_trk_g1_1 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 353)  (1174 353)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (37 1)  (1181 353)  (1181 353)  LC_0 Logic Functioning bit
 (39 1)  (1183 353)  (1183 353)  LC_0 Logic Functioning bit
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 354)  (1158 354)  routing T_22_22.lft_op_4 <X> T_22_22.lc_trk_g0_4
 (25 2)  (1169 354)  (1169 354)  routing T_22_22.lft_op_6 <X> T_22_22.lc_trk_g0_6
 (32 2)  (1176 354)  (1176 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 354)  (1177 354)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 354)  (1178 354)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 354)  (1181 354)  LC_1 Logic Functioning bit
 (40 2)  (1184 354)  (1184 354)  LC_1 Logic Functioning bit
 (45 2)  (1189 354)  (1189 354)  LC_1 Logic Functioning bit
 (15 3)  (1159 355)  (1159 355)  routing T_22_22.lft_op_4 <X> T_22_22.lc_trk_g0_4
 (17 3)  (1161 355)  (1161 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1166 355)  (1166 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 355)  (1168 355)  routing T_22_22.lft_op_6 <X> T_22_22.lc_trk_g0_6
 (26 3)  (1170 355)  (1170 355)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 355)  (1171 355)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 355)  (1173 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1176 355)  (1176 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1179 355)  (1179 355)  routing T_22_22.lc_trk_g0_3 <X> T_22_22.input_2_1
 (36 3)  (1180 355)  (1180 355)  LC_1 Logic Functioning bit
 (41 3)  (1185 355)  (1185 355)  LC_1 Logic Functioning bit
 (1 4)  (1145 356)  (1145 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1158 356)  (1158 356)  routing T_22_22.wire_logic_cluster/lc_0/out <X> T_22_22.lc_trk_g1_0
 (15 4)  (1159 356)  (1159 356)  routing T_22_22.lft_op_1 <X> T_22_22.lc_trk_g1_1
 (17 4)  (1161 356)  (1161 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1162 356)  (1162 356)  routing T_22_22.lft_op_1 <X> T_22_22.lc_trk_g1_1
 (19 4)  (1163 356)  (1163 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (1165 356)  (1165 356)  routing T_22_22.wire_logic_cluster/lc_3/out <X> T_22_22.lc_trk_g1_3
 (22 4)  (1166 356)  (1166 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1170 356)  (1170 356)  routing T_22_22.lc_trk_g0_4 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 356)  (1171 356)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 356)  (1173 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 356)  (1176 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 356)  (1177 356)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 356)  (1178 356)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 356)  (1184 356)  LC_2 Logic Functioning bit
 (42 4)  (1186 356)  (1186 356)  LC_2 Logic Functioning bit
 (45 4)  (1189 356)  (1189 356)  LC_2 Logic Functioning bit
 (1 5)  (1145 357)  (1145 357)  routing T_22_22.lc_trk_g0_2 <X> T_22_22.wire_logic_cluster/lc_7/cen
 (17 5)  (1161 357)  (1161 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1166 357)  (1166 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1168 357)  (1168 357)  routing T_22_22.bot_op_2 <X> T_22_22.lc_trk_g1_2
 (29 5)  (1173 357)  (1173 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 357)  (1174 357)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 357)  (1175 357)  routing T_22_22.lc_trk_g3_2 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 357)  (1181 357)  LC_2 Logic Functioning bit
 (39 5)  (1183 357)  (1183 357)  LC_2 Logic Functioning bit
 (2 6)  (1146 358)  (1146 358)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (14 6)  (1158 358)  (1158 358)  routing T_22_22.wire_logic_cluster/lc_4/out <X> T_22_22.lc_trk_g1_4
 (15 6)  (1159 358)  (1159 358)  routing T_22_22.lft_op_5 <X> T_22_22.lc_trk_g1_5
 (17 6)  (1161 358)  (1161 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1162 358)  (1162 358)  routing T_22_22.lft_op_5 <X> T_22_22.lc_trk_g1_5
 (27 6)  (1171 358)  (1171 358)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 358)  (1173 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 358)  (1174 358)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 358)  (1176 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 358)  (1178 358)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (1184 358)  (1184 358)  LC_3 Logic Functioning bit
 (42 6)  (1186 358)  (1186 358)  LC_3 Logic Functioning bit
 (45 6)  (1189 358)  (1189 358)  LC_3 Logic Functioning bit
 (6 7)  (1150 359)  (1150 359)  routing T_22_22.sp4_h_r_3 <X> T_22_22.sp4_h_l_38
 (17 7)  (1161 359)  (1161 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1170 359)  (1170 359)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 359)  (1171 359)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 359)  (1173 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 359)  (1175 359)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 359)  (1180 359)  LC_3 Logic Functioning bit
 (38 7)  (1182 359)  (1182 359)  LC_3 Logic Functioning bit
 (26 8)  (1170 360)  (1170 360)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 360)  (1171 360)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 360)  (1173 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 360)  (1175 360)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 360)  (1176 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 360)  (1178 360)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (1184 360)  (1184 360)  LC_4 Logic Functioning bit
 (42 8)  (1186 360)  (1186 360)  LC_4 Logic Functioning bit
 (45 8)  (1189 360)  (1189 360)  LC_4 Logic Functioning bit
 (11 9)  (1155 361)  (1155 361)  routing T_22_22.sp4_h_l_37 <X> T_22_22.sp4_h_r_8
 (13 9)  (1157 361)  (1157 361)  routing T_22_22.sp4_h_l_37 <X> T_22_22.sp4_h_r_8
 (26 9)  (1170 361)  (1170 361)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 361)  (1173 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 361)  (1174 361)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (37 9)  (1181 361)  (1181 361)  LC_4 Logic Functioning bit
 (39 9)  (1183 361)  (1183 361)  LC_4 Logic Functioning bit
 (51 9)  (1195 361)  (1195 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 12)  (1152 364)  (1152 364)  routing T_22_22.sp4_h_l_39 <X> T_22_22.sp4_h_r_10
 (10 12)  (1154 364)  (1154 364)  routing T_22_22.sp4_h_l_39 <X> T_22_22.sp4_h_r_10
 (17 12)  (1161 364)  (1161 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 364)  (1162 364)  routing T_22_22.wire_logic_cluster/lc_1/out <X> T_22_22.lc_trk_g3_1
 (25 12)  (1169 364)  (1169 364)  routing T_22_22.wire_logic_cluster/lc_2/out <X> T_22_22.lc_trk_g3_2
 (22 13)  (1166 365)  (1166 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_23_22

 (22 0)  (1220 352)  (1220 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1221 352)  (1221 352)  routing T_23_22.sp4_h_r_3 <X> T_23_22.lc_trk_g0_3
 (24 0)  (1222 352)  (1222 352)  routing T_23_22.sp4_h_r_3 <X> T_23_22.lc_trk_g0_3
 (25 0)  (1223 352)  (1223 352)  routing T_23_22.sp4_v_b_2 <X> T_23_22.lc_trk_g0_2
 (14 1)  (1212 353)  (1212 353)  routing T_23_22.sp4_h_r_0 <X> T_23_22.lc_trk_g0_0
 (15 1)  (1213 353)  (1213 353)  routing T_23_22.sp4_h_r_0 <X> T_23_22.lc_trk_g0_0
 (16 1)  (1214 353)  (1214 353)  routing T_23_22.sp4_h_r_0 <X> T_23_22.lc_trk_g0_0
 (17 1)  (1215 353)  (1215 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (1219 353)  (1219 353)  routing T_23_22.sp4_h_r_3 <X> T_23_22.lc_trk_g0_3
 (22 1)  (1220 353)  (1220 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1221 353)  (1221 353)  routing T_23_22.sp4_v_b_2 <X> T_23_22.lc_trk_g0_2
 (0 2)  (1198 354)  (1198 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 354)  (1199 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 354)  (1200 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1219 354)  (1219 354)  routing T_23_22.wire_logic_cluster/lc_7/out <X> T_23_22.lc_trk_g0_7
 (22 2)  (1220 354)  (1220 354)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (1223 354)  (1223 354)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g0_6
 (17 3)  (1215 355)  (1215 355)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (1220 355)  (1220 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1221 355)  (1221 355)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g0_6
 (25 3)  (1223 355)  (1223 355)  routing T_23_22.sp4_v_t_3 <X> T_23_22.lc_trk_g0_6
 (1 4)  (1199 356)  (1199 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (1213 356)  (1213 356)  routing T_23_22.sp4_v_b_17 <X> T_23_22.lc_trk_g1_1
 (16 4)  (1214 356)  (1214 356)  routing T_23_22.sp4_v_b_17 <X> T_23_22.lc_trk_g1_1
 (17 4)  (1215 356)  (1215 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1219 356)  (1219 356)  routing T_23_22.sp12_h_r_3 <X> T_23_22.lc_trk_g1_3
 (22 4)  (1220 356)  (1220 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1222 356)  (1222 356)  routing T_23_22.sp12_h_r_3 <X> T_23_22.lc_trk_g1_3
 (1 5)  (1199 357)  (1199 357)  routing T_23_22.lc_trk_g0_2 <X> T_23_22.wire_logic_cluster/lc_7/cen
 (21 5)  (1219 357)  (1219 357)  routing T_23_22.sp12_h_r_3 <X> T_23_22.lc_trk_g1_3
 (0 6)  (1198 358)  (1198 358)  routing T_23_22.glb_netwk_2 <X> T_23_22.glb2local_0
 (1 6)  (1199 358)  (1199 358)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (15 6)  (1213 358)  (1213 358)  routing T_23_22.sp4_h_r_5 <X> T_23_22.lc_trk_g1_5
 (16 6)  (1214 358)  (1214 358)  routing T_23_22.sp4_h_r_5 <X> T_23_22.lc_trk_g1_5
 (17 6)  (1215 358)  (1215 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1216 359)  (1216 359)  routing T_23_22.sp4_h_r_5 <X> T_23_22.lc_trk_g1_5
 (22 7)  (1220 359)  (1220 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1221 359)  (1221 359)  routing T_23_22.sp12_h_r_14 <X> T_23_22.lc_trk_g1_6
 (8 8)  (1206 360)  (1206 360)  routing T_23_22.sp4_h_l_42 <X> T_23_22.sp4_h_r_7
 (27 8)  (1225 360)  (1225 360)  routing T_23_22.lc_trk_g3_0 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 360)  (1226 360)  routing T_23_22.lc_trk_g3_0 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 360)  (1227 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 360)  (1229 360)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 360)  (1230 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 360)  (1231 360)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 360)  (1234 360)  LC_4 Logic Functioning bit
 (45 8)  (1243 360)  (1243 360)  LC_4 Logic Functioning bit
 (51 8)  (1249 360)  (1249 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1224 361)  (1224 361)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 361)  (1225 361)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 361)  (1227 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1230 361)  (1230 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1232 361)  (1232 361)  routing T_23_22.lc_trk_g1_1 <X> T_23_22.input_2_4
 (36 9)  (1234 361)  (1234 361)  LC_4 Logic Functioning bit
 (37 9)  (1235 361)  (1235 361)  LC_4 Logic Functioning bit
 (39 9)  (1237 361)  (1237 361)  LC_4 Logic Functioning bit
 (40 9)  (1238 361)  (1238 361)  LC_4 Logic Functioning bit
 (42 9)  (1240 361)  (1240 361)  LC_4 Logic Functioning bit
 (46 9)  (1244 361)  (1244 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (10 10)  (1208 362)  (1208 362)  routing T_23_22.sp4_v_b_2 <X> T_23_22.sp4_h_l_42
 (17 10)  (1215 362)  (1215 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1216 362)  (1216 362)  routing T_23_22.wire_logic_cluster/lc_5/out <X> T_23_22.lc_trk_g2_5
 (26 10)  (1224 362)  (1224 362)  routing T_23_22.lc_trk_g1_6 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (1227 362)  (1227 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 362)  (1228 362)  routing T_23_22.lc_trk_g0_4 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 362)  (1229 362)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 362)  (1230 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 362)  (1231 362)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 362)  (1232 362)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (26 11)  (1224 363)  (1224 363)  routing T_23_22.lc_trk_g1_6 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 363)  (1225 363)  routing T_23_22.lc_trk_g1_6 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 363)  (1227 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (1235 363)  (1235 363)  LC_5 Logic Functioning bit
 (39 11)  (1237 363)  (1237 363)  LC_5 Logic Functioning bit
 (48 11)  (1246 363)  (1246 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (1250 363)  (1250 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1212 364)  (1212 364)  routing T_23_22.sp4_h_r_40 <X> T_23_22.lc_trk_g3_0
 (27 12)  (1225 364)  (1225 364)  routing T_23_22.lc_trk_g3_0 <X> T_23_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 364)  (1226 364)  routing T_23_22.lc_trk_g3_0 <X> T_23_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 364)  (1227 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 364)  (1230 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 364)  (1234 364)  LC_6 Logic Functioning bit
 (37 12)  (1235 364)  (1235 364)  LC_6 Logic Functioning bit
 (39 12)  (1237 364)  (1237 364)  LC_6 Logic Functioning bit
 (43 12)  (1241 364)  (1241 364)  LC_6 Logic Functioning bit
 (45 12)  (1243 364)  (1243 364)  LC_6 Logic Functioning bit
 (47 12)  (1245 364)  (1245 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1248 364)  (1248 364)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1212 365)  (1212 365)  routing T_23_22.sp4_h_r_40 <X> T_23_22.lc_trk_g3_0
 (15 13)  (1213 365)  (1213 365)  routing T_23_22.sp4_h_r_40 <X> T_23_22.lc_trk_g3_0
 (16 13)  (1214 365)  (1214 365)  routing T_23_22.sp4_h_r_40 <X> T_23_22.lc_trk_g3_0
 (17 13)  (1215 365)  (1215 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (29 13)  (1227 365)  (1227 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 365)  (1229 365)  routing T_23_22.lc_trk_g0_3 <X> T_23_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (1235 365)  (1235 365)  LC_6 Logic Functioning bit
 (39 13)  (1237 365)  (1237 365)  LC_6 Logic Functioning bit
 (15 14)  (1213 366)  (1213 366)  routing T_23_22.sp4_h_l_16 <X> T_23_22.lc_trk_g3_5
 (16 14)  (1214 366)  (1214 366)  routing T_23_22.sp4_h_l_16 <X> T_23_22.lc_trk_g3_5
 (17 14)  (1215 366)  (1215 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (1225 366)  (1225 366)  routing T_23_22.lc_trk_g1_5 <X> T_23_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 366)  (1227 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 366)  (1228 366)  routing T_23_22.lc_trk_g1_5 <X> T_23_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 366)  (1229 366)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 366)  (1230 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 366)  (1233 366)  routing T_23_22.lc_trk_g0_7 <X> T_23_22.input_2_7
 (37 14)  (1235 366)  (1235 366)  LC_7 Logic Functioning bit
 (41 14)  (1239 366)  (1239 366)  LC_7 Logic Functioning bit
 (42 14)  (1240 366)  (1240 366)  LC_7 Logic Functioning bit
 (43 14)  (1241 366)  (1241 366)  LC_7 Logic Functioning bit
 (45 14)  (1243 366)  (1243 366)  LC_7 Logic Functioning bit
 (47 14)  (1245 366)  (1245 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (1216 367)  (1216 367)  routing T_23_22.sp4_h_l_16 <X> T_23_22.lc_trk_g3_5
 (27 15)  (1225 367)  (1225 367)  routing T_23_22.lc_trk_g3_0 <X> T_23_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 367)  (1226 367)  routing T_23_22.lc_trk_g3_0 <X> T_23_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 367)  (1227 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 367)  (1229 367)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 367)  (1230 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1233 367)  (1233 367)  routing T_23_22.lc_trk_g0_7 <X> T_23_22.input_2_7
 (38 15)  (1236 367)  (1236 367)  LC_7 Logic Functioning bit
 (40 15)  (1238 367)  (1238 367)  LC_7 Logic Functioning bit
 (41 15)  (1239 367)  (1239 367)  LC_7 Logic Functioning bit
 (42 15)  (1240 367)  (1240 367)  LC_7 Logic Functioning bit
 (51 15)  (1249 367)  (1249 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_24_22

 (11 0)  (1263 352)  (1263 352)  routing T_24_22.sp4_h_l_45 <X> T_24_22.sp4_v_b_2
 (13 0)  (1265 352)  (1265 352)  routing T_24_22.sp4_h_l_45 <X> T_24_22.sp4_v_b_2
 (22 0)  (1274 352)  (1274 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (1277 352)  (1277 352)  routing T_24_22.sp4_h_l_7 <X> T_24_22.lc_trk_g0_2
 (12 1)  (1264 353)  (1264 353)  routing T_24_22.sp4_h_l_45 <X> T_24_22.sp4_v_b_2
 (22 1)  (1274 353)  (1274 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1275 353)  (1275 353)  routing T_24_22.sp4_h_l_7 <X> T_24_22.lc_trk_g0_2
 (24 1)  (1276 353)  (1276 353)  routing T_24_22.sp4_h_l_7 <X> T_24_22.lc_trk_g0_2
 (25 1)  (1277 353)  (1277 353)  routing T_24_22.sp4_h_l_7 <X> T_24_22.lc_trk_g0_2
 (0 2)  (1252 354)  (1252 354)  routing T_24_22.glb_netwk_6 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 354)  (1253 354)  routing T_24_22.glb_netwk_6 <X> T_24_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 354)  (1254 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 354)  (1266 354)  routing T_24_22.sp4_h_l_1 <X> T_24_22.lc_trk_g0_4
 (15 3)  (1267 355)  (1267 355)  routing T_24_22.sp4_h_l_1 <X> T_24_22.lc_trk_g0_4
 (16 3)  (1268 355)  (1268 355)  routing T_24_22.sp4_h_l_1 <X> T_24_22.lc_trk_g0_4
 (17 3)  (1269 355)  (1269 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (1 4)  (1253 356)  (1253 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1257 356)  (1257 356)  routing T_24_22.sp4_v_b_3 <X> T_24_22.sp4_h_r_3
 (1 5)  (1253 357)  (1253 357)  routing T_24_22.lc_trk_g0_2 <X> T_24_22.wire_logic_cluster/lc_7/cen
 (6 5)  (1258 357)  (1258 357)  routing T_24_22.sp4_v_b_3 <X> T_24_22.sp4_h_r_3
 (8 5)  (1260 357)  (1260 357)  routing T_24_22.sp4_h_l_41 <X> T_24_22.sp4_v_b_4
 (9 5)  (1261 357)  (1261 357)  routing T_24_22.sp4_h_l_41 <X> T_24_22.sp4_v_b_4
 (15 6)  (1267 358)  (1267 358)  routing T_24_22.lft_op_5 <X> T_24_22.lc_trk_g1_5
 (17 6)  (1269 358)  (1269 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1270 358)  (1270 358)  routing T_24_22.lft_op_5 <X> T_24_22.lc_trk_g1_5
 (29 6)  (1281 358)  (1281 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 358)  (1282 358)  routing T_24_22.lc_trk_g0_4 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 358)  (1283 358)  routing T_24_22.lc_trk_g1_5 <X> T_24_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 358)  (1284 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 358)  (1286 358)  routing T_24_22.lc_trk_g1_5 <X> T_24_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 358)  (1288 358)  LC_3 Logic Functioning bit
 (45 6)  (1297 358)  (1297 358)  LC_3 Logic Functioning bit
 (46 6)  (1298 358)  (1298 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (1278 359)  (1278 359)  routing T_24_22.lc_trk_g0_3 <X> T_24_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 359)  (1281 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1284 359)  (1284 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1285 359)  (1285 359)  routing T_24_22.lc_trk_g3_0 <X> T_24_22.input_2_3
 (34 7)  (1286 359)  (1286 359)  routing T_24_22.lc_trk_g3_0 <X> T_24_22.input_2_3
 (36 7)  (1288 359)  (1288 359)  LC_3 Logic Functioning bit
 (37 7)  (1289 359)  (1289 359)  LC_3 Logic Functioning bit
 (38 7)  (1290 359)  (1290 359)  LC_3 Logic Functioning bit
 (41 7)  (1293 359)  (1293 359)  LC_3 Logic Functioning bit
 (43 7)  (1295 359)  (1295 359)  LC_3 Logic Functioning bit
 (51 7)  (1303 359)  (1303 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (1263 360)  (1263 360)  routing T_24_22.sp4_h_l_39 <X> T_24_22.sp4_v_b_8
 (13 8)  (1265 360)  (1265 360)  routing T_24_22.sp4_h_l_39 <X> T_24_22.sp4_v_b_8
 (12 9)  (1264 361)  (1264 361)  routing T_24_22.sp4_h_l_39 <X> T_24_22.sp4_v_b_8
 (10 11)  (1262 363)  (1262 363)  routing T_24_22.sp4_h_l_39 <X> T_24_22.sp4_v_t_42
 (5 12)  (1257 364)  (1257 364)  routing T_24_22.sp4_v_b_9 <X> T_24_22.sp4_h_r_9
 (12 12)  (1264 364)  (1264 364)  routing T_24_22.sp4_h_l_45 <X> T_24_22.sp4_h_r_11
 (6 13)  (1258 365)  (1258 365)  routing T_24_22.sp4_v_b_9 <X> T_24_22.sp4_h_r_9
 (13 13)  (1265 365)  (1265 365)  routing T_24_22.sp4_h_l_45 <X> T_24_22.sp4_h_r_11
 (14 13)  (1266 365)  (1266 365)  routing T_24_22.sp4_r_v_b_40 <X> T_24_22.lc_trk_g3_0
 (17 13)  (1269 365)  (1269 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


RAM_Tile_25_22

 (4 0)  (1310 352)  (1310 352)  routing T_25_22.sp4_h_l_43 <X> T_25_22.sp4_v_b_0
 (6 0)  (1312 352)  (1312 352)  routing T_25_22.sp4_h_l_43 <X> T_25_22.sp4_v_b_0
 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (1321 352)  (1321 352)  routing T_25_22.sp4_v_b_17 <X> T_25_22.lc_trk_g0_1
 (16 0)  (1322 352)  (1322 352)  routing T_25_22.sp4_v_b_17 <X> T_25_22.lc_trk_g0_1
 (17 0)  (1323 352)  (1323 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (1327 352)  (1327 352)  routing T_25_22.sp4_h_r_11 <X> T_25_22.lc_trk_g0_3
 (22 0)  (1328 352)  (1328 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1329 352)  (1329 352)  routing T_25_22.sp4_h_r_11 <X> T_25_22.lc_trk_g0_3
 (24 0)  (1330 352)  (1330 352)  routing T_25_22.sp4_h_r_11 <X> T_25_22.lc_trk_g0_3
 (25 0)  (1331 352)  (1331 352)  routing T_25_22.sp4_h_r_10 <X> T_25_22.lc_trk_g0_2
 (26 0)  (1332 352)  (1332 352)  routing T_25_22.lc_trk_g0_6 <X> T_25_22.input0_0
 (5 1)  (1311 353)  (1311 353)  routing T_25_22.sp4_h_l_43 <X> T_25_22.sp4_v_b_0
 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (1314 353)  (1314 353)  routing T_25_22.sp4_h_l_36 <X> T_25_22.sp4_v_b_1
 (9 1)  (1315 353)  (1315 353)  routing T_25_22.sp4_h_l_36 <X> T_25_22.sp4_v_b_1
 (17 1)  (1323 353)  (1323 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1328 353)  (1328 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1329 353)  (1329 353)  routing T_25_22.sp4_h_r_10 <X> T_25_22.lc_trk_g0_2
 (24 1)  (1330 353)  (1330 353)  routing T_25_22.sp4_h_r_10 <X> T_25_22.lc_trk_g0_2
 (26 1)  (1332 353)  (1332 353)  routing T_25_22.lc_trk_g0_6 <X> T_25_22.input0_0
 (29 1)  (1335 353)  (1335 353)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (25 2)  (1331 354)  (1331 354)  routing T_25_22.sp4_h_r_22 <X> T_25_22.lc_trk_g0_6
 (26 2)  (1332 354)  (1332 354)  routing T_25_22.lc_trk_g2_5 <X> T_25_22.input0_1
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (1314 355)  (1314 355)  routing T_25_22.sp4_h_l_36 <X> T_25_22.sp4_v_t_36
 (22 3)  (1328 355)  (1328 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (1329 355)  (1329 355)  routing T_25_22.sp4_h_r_22 <X> T_25_22.lc_trk_g0_6
 (24 3)  (1330 355)  (1330 355)  routing T_25_22.sp4_h_r_22 <X> T_25_22.lc_trk_g0_6
 (25 3)  (1331 355)  (1331 355)  routing T_25_22.sp4_h_r_22 <X> T_25_22.lc_trk_g0_6
 (28 3)  (1334 355)  (1334 355)  routing T_25_22.lc_trk_g2_5 <X> T_25_22.input0_1
 (29 3)  (1335 355)  (1335 355)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (4 4)  (1310 356)  (1310 356)  routing T_25_22.sp4_h_l_38 <X> T_25_22.sp4_v_b_3
 (22 4)  (1328 356)  (1328 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 356)  (1329 356)  routing T_25_22.sp4_v_b_19 <X> T_25_22.lc_trk_g1_3
 (24 4)  (1330 356)  (1330 356)  routing T_25_22.sp4_v_b_19 <X> T_25_22.lc_trk_g1_3
 (26 4)  (1332 356)  (1332 356)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.input0_2
 (0 5)  (1306 357)  (1306 357)  routing T_25_22.lc_trk_g1_3 <X> T_25_22.wire_bram/ram/WCLKE
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g1_3 <X> T_25_22.wire_bram/ram/WCLKE
 (5 5)  (1311 357)  (1311 357)  routing T_25_22.sp4_h_l_38 <X> T_25_22.sp4_v_b_3
 (27 5)  (1333 357)  (1333 357)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.input0_2
 (28 5)  (1334 357)  (1334 357)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.input0_2
 (29 5)  (1335 357)  (1335 357)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (16 6)  (1322 358)  (1322 358)  routing T_25_22.sp12_h_l_18 <X> T_25_22.lc_trk_g1_5
 (17 6)  (1323 358)  (1323 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (25 6)  (1331 358)  (1331 358)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (18 7)  (1324 359)  (1324 359)  routing T_25_22.sp12_h_l_18 <X> T_25_22.lc_trk_g1_5
 (22 7)  (1328 359)  (1328 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_14 lc_trk_g1_6
 (23 7)  (1329 359)  (1329 359)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (25 7)  (1331 359)  (1331 359)  routing T_25_22.sp4_v_b_14 <X> T_25_22.lc_trk_g1_6
 (26 7)  (1332 359)  (1332 359)  routing T_25_22.lc_trk_g2_3 <X> T_25_22.input0_3
 (28 7)  (1334 359)  (1334 359)  routing T_25_22.lc_trk_g2_3 <X> T_25_22.input0_3
 (29 7)  (1335 359)  (1335 359)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (22 8)  (1328 360)  (1328 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (3 9)  (1309 361)  (1309 361)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_v_b_1
 (8 9)  (1314 361)  (1314 361)  routing T_25_22.sp4_h_l_42 <X> T_25_22.sp4_v_b_7
 (9 9)  (1315 361)  (1315 361)  routing T_25_22.sp4_h_l_42 <X> T_25_22.sp4_v_b_7
 (26 9)  (1332 361)  (1332 361)  routing T_25_22.lc_trk_g0_2 <X> T_25_22.input0_4
 (29 9)  (1335 361)  (1335 361)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (30 9)  (1336 361)  (1336 361)  routing T_25_22.lc_trk_g0_3 <X> T_25_22.wire_bram/ram/WDATA_3
 (39 9)  (1345 361)  (1345 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (11 10)  (1317 362)  (1317 362)  routing T_25_22.sp4_h_l_38 <X> T_25_22.sp4_v_t_45
 (17 10)  (1323 362)  (1323 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (19 10)  (1325 362)  (1325 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (21 10)  (1327 362)  (1327 362)  routing T_25_22.sp4_h_r_47 <X> T_25_22.lc_trk_g2_7
 (22 10)  (1328 362)  (1328 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 362)  (1329 362)  routing T_25_22.sp4_h_r_47 <X> T_25_22.lc_trk_g2_7
 (24 10)  (1330 362)  (1330 362)  routing T_25_22.sp4_h_r_47 <X> T_25_22.lc_trk_g2_7
 (35 10)  (1341 362)  (1341 362)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.input2_5
 (8 11)  (1314 363)  (1314 363)  routing T_25_22.sp4_h_l_42 <X> T_25_22.sp4_v_t_42
 (14 11)  (1320 363)  (1320 363)  routing T_25_22.sp4_r_v_b_36 <X> T_25_22.lc_trk_g2_4
 (17 11)  (1323 363)  (1323 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1324 363)  (1324 363)  routing T_25_22.sp4_r_v_b_37 <X> T_25_22.lc_trk_g2_5
 (21 11)  (1327 363)  (1327 363)  routing T_25_22.sp4_h_r_47 <X> T_25_22.lc_trk_g2_7
 (29 11)  (1335 363)  (1335 363)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 363)  (1338 363)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 363)  (1339 363)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.input2_5
 (34 11)  (1340 363)  (1340 363)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.input2_5
 (35 11)  (1341 363)  (1341 363)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.input2_5
 (9 12)  (1315 364)  (1315 364)  routing T_25_22.sp4_h_l_42 <X> T_25_22.sp4_h_r_10
 (10 12)  (1316 364)  (1316 364)  routing T_25_22.sp4_h_l_42 <X> T_25_22.sp4_h_r_10
 (26 12)  (1332 364)  (1332 364)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.input0_6
 (11 13)  (1317 365)  (1317 365)  routing T_25_22.sp4_h_l_38 <X> T_25_22.sp4_h_r_11
 (13 13)  (1319 365)  (1319 365)  routing T_25_22.sp4_h_l_38 <X> T_25_22.sp4_h_r_11
 (27 13)  (1333 365)  (1333 365)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.input0_6
 (29 13)  (1335 365)  (1335 365)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 365)  (1338 365)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (6 14)  (1312 366)  (1312 366)  routing T_25_22.sp4_h_l_41 <X> T_25_22.sp4_v_t_44
 (11 14)  (1317 366)  (1317 366)  routing T_25_22.sp4_h_l_43 <X> T_25_22.sp4_v_t_46
 (15 14)  (1321 366)  (1321 366)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (16 14)  (1322 366)  (1322 366)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (17 14)  (1323 366)  (1323 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 366)  (1324 366)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (25 14)  (1331 366)  (1331 366)  routing T_25_22.sp12_v_b_6 <X> T_25_22.lc_trk_g3_6
 (26 14)  (1332 366)  (1332 366)  routing T_25_22.lc_trk_g2_7 <X> T_25_22.input0_7
 (35 14)  (1341 366)  (1341 366)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.input2_7
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE
 (3 15)  (1309 367)  (1309 367)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_v_t_22
 (18 15)  (1324 367)  (1324 367)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (22 15)  (1328 367)  (1328 367)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1330 367)  (1330 367)  routing T_25_22.sp12_v_b_6 <X> T_25_22.lc_trk_g3_6
 (25 15)  (1331 367)  (1331 367)  routing T_25_22.sp12_v_b_6 <X> T_25_22.lc_trk_g3_6
 (26 15)  (1332 367)  (1332 367)  routing T_25_22.lc_trk_g2_7 <X> T_25_22.input0_7
 (28 15)  (1334 367)  (1334 367)  routing T_25_22.lc_trk_g2_7 <X> T_25_22.input0_7
 (29 15)  (1335 367)  (1335 367)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 367)  (1338 367)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1340 367)  (1340 367)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.input2_7
 (35 15)  (1341 367)  (1341 367)  routing T_25_22.lc_trk_g1_6 <X> T_25_22.input2_7


LogicTile_26_22

 (11 0)  (1359 352)  (1359 352)  routing T_26_22.sp4_h_l_45 <X> T_26_22.sp4_v_b_2
 (13 0)  (1361 352)  (1361 352)  routing T_26_22.sp4_h_l_45 <X> T_26_22.sp4_v_b_2
 (28 0)  (1376 352)  (1376 352)  routing T_26_22.lc_trk_g2_5 <X> T_26_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 352)  (1377 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 352)  (1378 352)  routing T_26_22.lc_trk_g2_5 <X> T_26_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 352)  (1380 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 352)  (1384 352)  LC_0 Logic Functioning bit
 (37 0)  (1385 352)  (1385 352)  LC_0 Logic Functioning bit
 (38 0)  (1386 352)  (1386 352)  LC_0 Logic Functioning bit
 (39 0)  (1387 352)  (1387 352)  LC_0 Logic Functioning bit
 (44 0)  (1392 352)  (1392 352)  LC_0 Logic Functioning bit
 (47 0)  (1395 352)  (1395 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (1360 353)  (1360 353)  routing T_26_22.sp4_h_l_45 <X> T_26_22.sp4_v_b_2
 (40 1)  (1388 353)  (1388 353)  LC_0 Logic Functioning bit
 (41 1)  (1389 353)  (1389 353)  LC_0 Logic Functioning bit
 (42 1)  (1390 353)  (1390 353)  LC_0 Logic Functioning bit
 (43 1)  (1391 353)  (1391 353)  LC_0 Logic Functioning bit
 (49 1)  (1397 353)  (1397 353)  Carry_In_Mux bit 

 (16 2)  (1364 354)  (1364 354)  routing T_26_22.sp12_h_r_13 <X> T_26_22.lc_trk_g0_5
 (17 2)  (1365 354)  (1365 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (1375 354)  (1375 354)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1376 354)  (1376 354)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 354)  (1377 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 354)  (1380 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 354)  (1384 354)  LC_1 Logic Functioning bit
 (37 2)  (1385 354)  (1385 354)  LC_1 Logic Functioning bit
 (38 2)  (1386 354)  (1386 354)  LC_1 Logic Functioning bit
 (39 2)  (1387 354)  (1387 354)  LC_1 Logic Functioning bit
 (44 2)  (1392 354)  (1392 354)  LC_1 Logic Functioning bit
 (10 3)  (1358 355)  (1358 355)  routing T_26_22.sp4_h_l_45 <X> T_26_22.sp4_v_t_36
 (30 3)  (1378 355)  (1378 355)  routing T_26_22.lc_trk_g3_3 <X> T_26_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (1388 355)  (1388 355)  LC_1 Logic Functioning bit
 (41 3)  (1389 355)  (1389 355)  LC_1 Logic Functioning bit
 (42 3)  (1390 355)  (1390 355)  LC_1 Logic Functioning bit
 (43 3)  (1391 355)  (1391 355)  LC_1 Logic Functioning bit
 (48 3)  (1396 355)  (1396 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (1370 356)  (1370 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1371 356)  (1371 356)  routing T_26_22.sp12_h_r_11 <X> T_26_22.lc_trk_g1_3
 (27 4)  (1375 356)  (1375 356)  routing T_26_22.lc_trk_g3_6 <X> T_26_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1376 356)  (1376 356)  routing T_26_22.lc_trk_g3_6 <X> T_26_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 356)  (1377 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 356)  (1378 356)  routing T_26_22.lc_trk_g3_6 <X> T_26_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 356)  (1380 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 356)  (1384 356)  LC_2 Logic Functioning bit
 (37 4)  (1385 356)  (1385 356)  LC_2 Logic Functioning bit
 (38 4)  (1386 356)  (1386 356)  LC_2 Logic Functioning bit
 (39 4)  (1387 356)  (1387 356)  LC_2 Logic Functioning bit
 (44 4)  (1392 356)  (1392 356)  LC_2 Logic Functioning bit
 (8 5)  (1356 357)  (1356 357)  routing T_26_22.sp4_h_l_47 <X> T_26_22.sp4_v_b_4
 (9 5)  (1357 357)  (1357 357)  routing T_26_22.sp4_h_l_47 <X> T_26_22.sp4_v_b_4
 (10 5)  (1358 357)  (1358 357)  routing T_26_22.sp4_h_l_47 <X> T_26_22.sp4_v_b_4
 (30 5)  (1378 357)  (1378 357)  routing T_26_22.lc_trk_g3_6 <X> T_26_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (1388 357)  (1388 357)  LC_2 Logic Functioning bit
 (41 5)  (1389 357)  (1389 357)  LC_2 Logic Functioning bit
 (42 5)  (1390 357)  (1390 357)  LC_2 Logic Functioning bit
 (43 5)  (1391 357)  (1391 357)  LC_2 Logic Functioning bit
 (47 5)  (1395 357)  (1395 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (1353 358)  (1353 358)  routing T_26_22.sp4_v_t_44 <X> T_26_22.sp4_h_l_38
 (6 6)  (1354 358)  (1354 358)  routing T_26_22.sp4_h_l_47 <X> T_26_22.sp4_v_t_38
 (25 6)  (1373 358)  (1373 358)  routing T_26_22.sp4_v_b_6 <X> T_26_22.lc_trk_g1_6
 (27 6)  (1375 358)  (1375 358)  routing T_26_22.lc_trk_g1_3 <X> T_26_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 358)  (1377 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 358)  (1380 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 358)  (1384 358)  LC_3 Logic Functioning bit
 (37 6)  (1385 358)  (1385 358)  LC_3 Logic Functioning bit
 (38 6)  (1386 358)  (1386 358)  LC_3 Logic Functioning bit
 (39 6)  (1387 358)  (1387 358)  LC_3 Logic Functioning bit
 (44 6)  (1392 358)  (1392 358)  LC_3 Logic Functioning bit
 (4 7)  (1352 359)  (1352 359)  routing T_26_22.sp4_v_t_44 <X> T_26_22.sp4_h_l_38
 (6 7)  (1354 359)  (1354 359)  routing T_26_22.sp4_v_t_44 <X> T_26_22.sp4_h_l_38
 (22 7)  (1370 359)  (1370 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1371 359)  (1371 359)  routing T_26_22.sp4_v_b_6 <X> T_26_22.lc_trk_g1_6
 (30 7)  (1378 359)  (1378 359)  routing T_26_22.lc_trk_g1_3 <X> T_26_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (1388 359)  (1388 359)  LC_3 Logic Functioning bit
 (41 7)  (1389 359)  (1389 359)  LC_3 Logic Functioning bit
 (42 7)  (1390 359)  (1390 359)  LC_3 Logic Functioning bit
 (43 7)  (1391 359)  (1391 359)  LC_3 Logic Functioning bit
 (47 7)  (1395 359)  (1395 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (29 8)  (1377 360)  (1377 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 360)  (1378 360)  routing T_26_22.lc_trk_g0_5 <X> T_26_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 360)  (1380 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 360)  (1384 360)  LC_4 Logic Functioning bit
 (37 8)  (1385 360)  (1385 360)  LC_4 Logic Functioning bit
 (38 8)  (1386 360)  (1386 360)  LC_4 Logic Functioning bit
 (39 8)  (1387 360)  (1387 360)  LC_4 Logic Functioning bit
 (44 8)  (1392 360)  (1392 360)  LC_4 Logic Functioning bit
 (36 9)  (1384 361)  (1384 361)  LC_4 Logic Functioning bit
 (37 9)  (1385 361)  (1385 361)  LC_4 Logic Functioning bit
 (38 9)  (1386 361)  (1386 361)  LC_4 Logic Functioning bit
 (39 9)  (1387 361)  (1387 361)  LC_4 Logic Functioning bit
 (47 9)  (1395 361)  (1395 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 10)  (1354 362)  (1354 362)  routing T_26_22.sp4_v_b_3 <X> T_26_22.sp4_v_t_43
 (15 10)  (1363 362)  (1363 362)  routing T_26_22.sp4_h_r_45 <X> T_26_22.lc_trk_g2_5
 (16 10)  (1364 362)  (1364 362)  routing T_26_22.sp4_h_r_45 <X> T_26_22.lc_trk_g2_5
 (17 10)  (1365 362)  (1365 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1366 362)  (1366 362)  routing T_26_22.sp4_h_r_45 <X> T_26_22.lc_trk_g2_5
 (25 10)  (1373 362)  (1373 362)  routing T_26_22.sp12_v_b_6 <X> T_26_22.lc_trk_g2_6
 (28 10)  (1376 362)  (1376 362)  routing T_26_22.lc_trk_g2_6 <X> T_26_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 362)  (1377 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 362)  (1378 362)  routing T_26_22.lc_trk_g2_6 <X> T_26_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 362)  (1380 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 362)  (1384 362)  LC_5 Logic Functioning bit
 (37 10)  (1385 362)  (1385 362)  LC_5 Logic Functioning bit
 (38 10)  (1386 362)  (1386 362)  LC_5 Logic Functioning bit
 (39 10)  (1387 362)  (1387 362)  LC_5 Logic Functioning bit
 (44 10)  (1392 362)  (1392 362)  LC_5 Logic Functioning bit
 (5 11)  (1353 363)  (1353 363)  routing T_26_22.sp4_v_b_3 <X> T_26_22.sp4_v_t_43
 (18 11)  (1366 363)  (1366 363)  routing T_26_22.sp4_h_r_45 <X> T_26_22.lc_trk_g2_5
 (22 11)  (1370 363)  (1370 363)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1372 363)  (1372 363)  routing T_26_22.sp12_v_b_6 <X> T_26_22.lc_trk_g2_6
 (25 11)  (1373 363)  (1373 363)  routing T_26_22.sp12_v_b_6 <X> T_26_22.lc_trk_g2_6
 (30 11)  (1378 363)  (1378 363)  routing T_26_22.lc_trk_g2_6 <X> T_26_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (1384 363)  (1384 363)  LC_5 Logic Functioning bit
 (37 11)  (1385 363)  (1385 363)  LC_5 Logic Functioning bit
 (38 11)  (1386 363)  (1386 363)  LC_5 Logic Functioning bit
 (39 11)  (1387 363)  (1387 363)  LC_5 Logic Functioning bit
 (48 11)  (1396 363)  (1396 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (1363 364)  (1363 364)  routing T_26_22.sp4_h_r_33 <X> T_26_22.lc_trk_g3_1
 (16 12)  (1364 364)  (1364 364)  routing T_26_22.sp4_h_r_33 <X> T_26_22.lc_trk_g3_1
 (17 12)  (1365 364)  (1365 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1366 364)  (1366 364)  routing T_26_22.sp4_h_r_33 <X> T_26_22.lc_trk_g3_1
 (22 12)  (1370 364)  (1370 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1371 364)  (1371 364)  routing T_26_22.sp4_h_r_27 <X> T_26_22.lc_trk_g3_3
 (24 12)  (1372 364)  (1372 364)  routing T_26_22.sp4_h_r_27 <X> T_26_22.lc_trk_g3_3
 (27 12)  (1375 364)  (1375 364)  routing T_26_22.lc_trk_g1_6 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 364)  (1377 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 364)  (1378 364)  routing T_26_22.lc_trk_g1_6 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 364)  (1380 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 364)  (1384 364)  LC_6 Logic Functioning bit
 (37 12)  (1385 364)  (1385 364)  LC_6 Logic Functioning bit
 (38 12)  (1386 364)  (1386 364)  LC_6 Logic Functioning bit
 (39 12)  (1387 364)  (1387 364)  LC_6 Logic Functioning bit
 (44 12)  (1392 364)  (1392 364)  LC_6 Logic Functioning bit
 (21 13)  (1369 365)  (1369 365)  routing T_26_22.sp4_h_r_27 <X> T_26_22.lc_trk_g3_3
 (30 13)  (1378 365)  (1378 365)  routing T_26_22.lc_trk_g1_6 <X> T_26_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (1384 365)  (1384 365)  LC_6 Logic Functioning bit
 (37 13)  (1385 365)  (1385 365)  LC_6 Logic Functioning bit
 (38 13)  (1386 365)  (1386 365)  LC_6 Logic Functioning bit
 (39 13)  (1387 365)  (1387 365)  LC_6 Logic Functioning bit
 (48 13)  (1396 365)  (1396 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (1373 366)  (1373 366)  routing T_26_22.sp4_h_r_46 <X> T_26_22.lc_trk_g3_6
 (27 14)  (1375 366)  (1375 366)  routing T_26_22.lc_trk_g3_1 <X> T_26_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 366)  (1376 366)  routing T_26_22.lc_trk_g3_1 <X> T_26_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 366)  (1377 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 366)  (1380 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1385 366)  (1385 366)  LC_7 Logic Functioning bit
 (39 14)  (1387 366)  (1387 366)  LC_7 Logic Functioning bit
 (41 14)  (1389 366)  (1389 366)  LC_7 Logic Functioning bit
 (43 14)  (1391 366)  (1391 366)  LC_7 Logic Functioning bit
 (22 15)  (1370 367)  (1370 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1371 367)  (1371 367)  routing T_26_22.sp4_h_r_46 <X> T_26_22.lc_trk_g3_6
 (24 15)  (1372 367)  (1372 367)  routing T_26_22.sp4_h_r_46 <X> T_26_22.lc_trk_g3_6
 (25 15)  (1373 367)  (1373 367)  routing T_26_22.sp4_h_r_46 <X> T_26_22.lc_trk_g3_6
 (37 15)  (1385 367)  (1385 367)  LC_7 Logic Functioning bit
 (39 15)  (1387 367)  (1387 367)  LC_7 Logic Functioning bit
 (41 15)  (1389 367)  (1389 367)  LC_7 Logic Functioning bit
 (43 15)  (1391 367)  (1391 367)  LC_7 Logic Functioning bit
 (52 15)  (1400 367)  (1400 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_27_22

 (5 2)  (1407 354)  (1407 354)  routing T_27_22.sp4_v_t_37 <X> T_27_22.sp4_h_l_37
 (6 3)  (1408 355)  (1408 355)  routing T_27_22.sp4_v_t_37 <X> T_27_22.sp4_h_l_37
 (2 4)  (1404 356)  (1404 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (6 4)  (1408 356)  (1408 356)  routing T_27_22.sp4_v_t_37 <X> T_27_22.sp4_v_b_3
 (5 5)  (1407 357)  (1407 357)  routing T_27_22.sp4_v_t_37 <X> T_27_22.sp4_v_b_3


LogicTile_30_22

 (6 2)  (1570 354)  (1570 354)  routing T_30_22.sp4_h_l_42 <X> T_30_22.sp4_v_t_37


IO_Tile_0_21

 (5 0)  (12 336)  (12 336)  routing T_0_21.span4_vert_b_9 <X> T_0_21.lc_trk_g0_1
 (7 0)  (10 336)  (10 336)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 336)  (9 336)  routing T_0_21.span4_vert_b_9 <X> T_0_21.lc_trk_g0_1
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 344)  (12 344)  routing T_0_21.span4_horz_33 <X> T_0_21.lc_trk_g1_1
 (6 8)  (11 344)  (11 344)  routing T_0_21.span4_horz_33 <X> T_0_21.lc_trk_g1_1
 (7 8)  (10 344)  (10 344)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (9 344)  (9 344)  routing T_0_21.span4_horz_33 <X> T_0_21.lc_trk_g1_1
 (17 9)  (0 345)  (0 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 346)  (6 346)  routing T_0_21.lc_trk_g1_1 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_1_21

 (25 0)  (43 336)  (43 336)  routing T_1_21.sp4_h_r_10 <X> T_1_21.lc_trk_g0_2
 (22 1)  (40 337)  (40 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (41 337)  (41 337)  routing T_1_21.sp4_h_r_10 <X> T_1_21.lc_trk_g0_2
 (24 1)  (42 337)  (42 337)  routing T_1_21.sp4_h_r_10 <X> T_1_21.lc_trk_g0_2
 (32 2)  (50 338)  (50 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (55 338)  (55 338)  LC_1 Logic Functioning bit
 (39 2)  (57 338)  (57 338)  LC_1 Logic Functioning bit
 (40 2)  (58 338)  (58 338)  LC_1 Logic Functioning bit
 (41 2)  (59 338)  (59 338)  LC_1 Logic Functioning bit
 (42 2)  (60 338)  (60 338)  LC_1 Logic Functioning bit
 (43 2)  (61 338)  (61 338)  LC_1 Logic Functioning bit
 (26 3)  (44 339)  (44 339)  routing T_1_21.lc_trk_g1_2 <X> T_1_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 339)  (45 339)  routing T_1_21.lc_trk_g1_2 <X> T_1_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 339)  (47 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 339)  (49 339)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 339)  (54 339)  LC_1 Logic Functioning bit
 (38 3)  (56 339)  (56 339)  LC_1 Logic Functioning bit
 (40 3)  (58 339)  (58 339)  LC_1 Logic Functioning bit
 (41 3)  (59 339)  (59 339)  LC_1 Logic Functioning bit
 (42 3)  (60 339)  (60 339)  LC_1 Logic Functioning bit
 (43 3)  (61 339)  (61 339)  LC_1 Logic Functioning bit
 (25 4)  (43 340)  (43 340)  routing T_1_21.lft_op_2 <X> T_1_21.lc_trk_g1_2
 (22 5)  (40 341)  (40 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (42 341)  (42 341)  routing T_1_21.lft_op_2 <X> T_1_21.lc_trk_g1_2


LogicTile_2_21

 (3 6)  (75 342)  (75 342)  routing T_2_21.sp12_h_r_0 <X> T_2_21.sp12_v_t_23
 (3 7)  (75 343)  (75 343)  routing T_2_21.sp12_h_r_0 <X> T_2_21.sp12_v_t_23
 (6 15)  (78 351)  (78 351)  routing T_2_21.sp4_h_r_9 <X> T_2_21.sp4_h_l_44


LogicTile_5_21

 (10 14)  (244 350)  (244 350)  routing T_5_21.sp4_v_b_5 <X> T_5_21.sp4_h_l_47


LogicTile_6_21

 (3 5)  (291 341)  (291 341)  routing T_6_21.sp12_h_l_23 <X> T_6_21.sp12_h_r_0
 (5 14)  (293 350)  (293 350)  routing T_6_21.sp4_v_b_9 <X> T_6_21.sp4_h_l_44


RAM_Tile_8_21

 (15 0)  (411 336)  (411 336)  routing T_8_21.sp12_h_r_1 <X> T_8_21.lc_trk_g0_1
 (17 0)  (413 336)  (413 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (414 336)  (414 336)  routing T_8_21.sp12_h_r_1 <X> T_8_21.lc_trk_g0_1
 (25 0)  (421 336)  (421 336)  routing T_8_21.sp4_h_r_18 <X> T_8_21.lc_trk_g0_2
 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (414 337)  (414 337)  routing T_8_21.sp12_h_r_1 <X> T_8_21.lc_trk_g0_1
 (22 1)  (418 337)  (418 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_18 lc_trk_g0_2
 (23 1)  (419 337)  (419 337)  routing T_8_21.sp4_h_r_18 <X> T_8_21.lc_trk_g0_2
 (24 1)  (420 337)  (420 337)  routing T_8_21.sp4_h_r_18 <X> T_8_21.lc_trk_g0_2
 (25 1)  (421 337)  (421 337)  routing T_8_21.sp4_h_r_18 <X> T_8_21.lc_trk_g0_2
 (26 1)  (422 337)  (422 337)  routing T_8_21.lc_trk_g0_2 <X> T_8_21.input0_0
 (29 1)  (425 337)  (425 337)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (396 338)  (396 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (417 338)  (417 338)  routing T_8_21.sp4_h_r_15 <X> T_8_21.lc_trk_g0_7
 (22 2)  (418 338)  (418 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_15 lc_trk_g0_7
 (23 2)  (419 338)  (419 338)  routing T_8_21.sp4_h_r_15 <X> T_8_21.lc_trk_g0_7
 (24 2)  (420 338)  (420 338)  routing T_8_21.sp4_h_r_15 <X> T_8_21.lc_trk_g0_7
 (25 2)  (421 338)  (421 338)  routing T_8_21.sp4_h_l_3 <X> T_8_21.lc_trk_g0_6
 (22 3)  (418 339)  (418 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (419 339)  (419 339)  routing T_8_21.sp4_h_l_3 <X> T_8_21.lc_trk_g0_6
 (24 3)  (420 339)  (420 339)  routing T_8_21.sp4_h_l_3 <X> T_8_21.lc_trk_g0_6
 (28 3)  (424 339)  (424 339)  routing T_8_21.lc_trk_g2_1 <X> T_8_21.input0_1
 (29 3)  (425 339)  (425 339)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (26 4)  (422 340)  (422 340)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.input0_2
 (5 5)  (401 341)  (401 341)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_b_3
 (26 5)  (422 341)  (422 341)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.input0_2
 (27 5)  (423 341)  (423 341)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.input0_2
 (28 5)  (424 341)  (424 341)  routing T_8_21.lc_trk_g3_7 <X> T_8_21.input0_2
 (29 5)  (425 341)  (425 341)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (4 6)  (400 342)  (400 342)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_t_38
 (17 6)  (413 342)  (413 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (422 342)  (422 342)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.input0_3
 (5 7)  (401 343)  (401 343)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_t_38
 (14 7)  (410 343)  (410 343)  routing T_8_21.sp4_r_v_b_28 <X> T_8_21.lc_trk_g1_4
 (17 7)  (413 343)  (413 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (414 343)  (414 343)  routing T_8_21.sp4_r_v_b_29 <X> T_8_21.lc_trk_g1_5
 (27 7)  (423 343)  (423 343)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.input0_3
 (29 7)  (425 343)  (425 343)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (17 8)  (413 344)  (413 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (417 344)  (417 344)  routing T_8_21.sp4_v_b_35 <X> T_8_21.lc_trk_g2_3
 (22 8)  (418 344)  (418 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (419 344)  (419 344)  routing T_8_21.sp4_v_b_35 <X> T_8_21.lc_trk_g2_3
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (37 8)  (433 344)  (433 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (18 9)  (414 345)  (414 345)  routing T_8_21.sp4_r_v_b_33 <X> T_8_21.lc_trk_g2_1
 (21 9)  (417 345)  (417 345)  routing T_8_21.sp4_v_b_35 <X> T_8_21.lc_trk_g2_3
 (22 9)  (418 345)  (418 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_10 lc_trk_g2_2
 (23 9)  (419 345)  (419 345)  routing T_8_21.sp12_v_b_10 <X> T_8_21.lc_trk_g2_2
 (26 9)  (422 345)  (422 345)  routing T_8_21.lc_trk_g2_2 <X> T_8_21.input0_4
 (28 9)  (424 345)  (424 345)  routing T_8_21.lc_trk_g2_2 <X> T_8_21.input0_4
 (29 9)  (425 345)  (425 345)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (35 10)  (431 346)  (431 346)  routing T_8_21.lc_trk_g0_7 <X> T_8_21.input2_5
 (27 11)  (423 347)  (423 347)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.input0_5
 (28 11)  (424 347)  (424 347)  routing T_8_21.lc_trk_g3_0 <X> T_8_21.input0_5
 (29 11)  (425 347)  (425 347)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (428 347)  (428 347)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (431 347)  (431 347)  routing T_8_21.lc_trk_g0_7 <X> T_8_21.input2_5
 (22 12)  (418 348)  (418 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (35 12)  (431 348)  (431 348)  routing T_8_21.lc_trk_g0_6 <X> T_8_21.input2_6
 (16 13)  (412 349)  (412 349)  routing T_8_21.sp12_v_t_7 <X> T_8_21.lc_trk_g3_0
 (17 13)  (413 349)  (413 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (21 13)  (417 349)  (417 349)  routing T_8_21.sp4_r_v_b_43 <X> T_8_21.lc_trk_g3_3
 (26 13)  (422 349)  (422 349)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.input0_6
 (27 13)  (423 349)  (423 349)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.input0_6
 (28 13)  (424 349)  (424 349)  routing T_8_21.lc_trk_g3_3 <X> T_8_21.input0_6
 (29 13)  (425 349)  (425 349)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (428 349)  (428 349)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (431 349)  (431 349)  routing T_8_21.lc_trk_g0_6 <X> T_8_21.input2_6
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (14 14)  (410 350)  (410 350)  routing T_8_21.sp4_h_r_36 <X> T_8_21.lc_trk_g3_4
 (21 14)  (417 350)  (417 350)  routing T_8_21.sp4_v_b_31 <X> T_8_21.lc_trk_g3_7
 (22 14)  (418 350)  (418 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_31 lc_trk_g3_7
 (23 14)  (419 350)  (419 350)  routing T_8_21.sp4_v_b_31 <X> T_8_21.lc_trk_g3_7
 (26 14)  (422 350)  (422 350)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.input0_7
 (0 15)  (396 351)  (396 351)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g1_5 <X> T_8_21.wire_bram/ram/RE
 (15 15)  (411 351)  (411 351)  routing T_8_21.sp4_h_r_36 <X> T_8_21.lc_trk_g3_4
 (16 15)  (412 351)  (412 351)  routing T_8_21.sp4_h_r_36 <X> T_8_21.lc_trk_g3_4
 (17 15)  (413 351)  (413 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (423 351)  (423 351)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.input0_7
 (28 15)  (424 351)  (424 351)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.input0_7
 (29 15)  (425 351)  (425 351)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (428 351)  (428 351)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (429 351)  (429 351)  routing T_8_21.lc_trk_g2_3 <X> T_8_21.input2_7
 (35 15)  (431 351)  (431 351)  routing T_8_21.lc_trk_g2_3 <X> T_8_21.input2_7


LogicTile_9_21

 (9 2)  (447 338)  (447 338)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_h_l_36
 (4 14)  (442 350)  (442 350)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_v_t_44
 (6 14)  (444 350)  (444 350)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_v_t_44
 (19 15)  (457 351)  (457 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_21

 (22 0)  (568 336)  (568 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (569 336)  (569 336)  routing T_11_21.sp4_h_r_3 <X> T_11_21.lc_trk_g0_3
 (24 0)  (570 336)  (570 336)  routing T_11_21.sp4_h_r_3 <X> T_11_21.lc_trk_g0_3
 (21 1)  (567 337)  (567 337)  routing T_11_21.sp4_h_r_3 <X> T_11_21.lc_trk_g0_3
 (11 3)  (557 339)  (557 339)  routing T_11_21.sp4_h_r_2 <X> T_11_21.sp4_h_l_39
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 339)  (569 339)  routing T_11_21.sp4_h_r_6 <X> T_11_21.lc_trk_g0_6
 (24 3)  (570 339)  (570 339)  routing T_11_21.sp4_h_r_6 <X> T_11_21.lc_trk_g0_6
 (25 3)  (571 339)  (571 339)  routing T_11_21.sp4_h_r_6 <X> T_11_21.lc_trk_g0_6
 (14 4)  (560 340)  (560 340)  routing T_11_21.sp12_h_r_0 <X> T_11_21.lc_trk_g1_0
 (26 4)  (572 340)  (572 340)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 340)  (573 340)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (40 4)  (586 340)  (586 340)  LC_2 Logic Functioning bit
 (41 4)  (587 340)  (587 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (52 4)  (598 340)  (598 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (560 341)  (560 341)  routing T_11_21.sp12_h_r_0 <X> T_11_21.lc_trk_g1_0
 (15 5)  (561 341)  (561 341)  routing T_11_21.sp12_h_r_0 <X> T_11_21.lc_trk_g1_0
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g0_3 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (41 5)  (587 341)  (587 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (5 6)  (551 342)  (551 342)  routing T_11_21.sp4_h_r_0 <X> T_11_21.sp4_h_l_38
 (4 7)  (550 343)  (550 343)  routing T_11_21.sp4_h_r_0 <X> T_11_21.sp4_h_l_38
 (8 10)  (554 346)  (554 346)  routing T_11_21.sp4_h_r_11 <X> T_11_21.sp4_h_l_42
 (10 10)  (556 346)  (556 346)  routing T_11_21.sp4_h_r_11 <X> T_11_21.sp4_h_l_42


LogicTile_12_21

 (19 9)  (619 345)  (619 345)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_13_21

 (17 0)  (671 336)  (671 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (16 8)  (670 344)  (670 344)  routing T_13_21.sp12_v_t_14 <X> T_13_21.lc_trk_g2_1
 (17 8)  (671 344)  (671 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (18 9)  (672 345)  (672 345)  routing T_13_21.sp12_v_t_14 <X> T_13_21.lc_trk_g2_1
 (27 10)  (681 346)  (681 346)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 346)  (682 346)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 346)  (684 346)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 346)  (688 346)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (38 10)  (692 346)  (692 346)  LC_5 Logic Functioning bit
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (43 10)  (697 346)  (697 346)  LC_5 Logic Functioning bit
 (46 10)  (700 346)  (700 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (701 346)  (701 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (702 346)  (702 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (706 346)  (706 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (682 347)  (682 347)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 347)  (686 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (690 347)  (690 347)  LC_5 Logic Functioning bit
 (38 11)  (692 347)  (692 347)  LC_5 Logic Functioning bit
 (40 11)  (694 347)  (694 347)  LC_5 Logic Functioning bit
 (43 11)  (697 347)  (697 347)  LC_5 Logic Functioning bit
 (51 11)  (705 347)  (705 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 14)  (669 350)  (669 350)  routing T_13_21.sp4_v_t_32 <X> T_13_21.lc_trk_g3_5
 (16 14)  (670 350)  (670 350)  routing T_13_21.sp4_v_t_32 <X> T_13_21.lc_trk_g3_5
 (17 14)  (671 350)  (671 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_14_21

 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 336)  (726 336)  routing T_14_21.bnr_op_1 <X> T_14_21.lc_trk_g0_1
 (21 0)  (729 336)  (729 336)  routing T_14_21.bnr_op_3 <X> T_14_21.lc_trk_g0_3
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (733 336)  (733 336)  routing T_14_21.bnr_op_2 <X> T_14_21.lc_trk_g0_2
 (28 0)  (736 336)  (736 336)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 336)  (739 336)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 336)  (741 336)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 336)  (743 336)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.input_2_0
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (37 0)  (745 336)  (745 336)  LC_0 Logic Functioning bit
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (40 0)  (748 336)  (748 336)  LC_0 Logic Functioning bit
 (41 0)  (749 336)  (749 336)  LC_0 Logic Functioning bit
 (42 0)  (750 336)  (750 336)  LC_0 Logic Functioning bit
 (43 0)  (751 336)  (751 336)  LC_0 Logic Functioning bit
 (51 0)  (759 336)  (759 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (15 1)  (723 337)  (723 337)  routing T_14_21.bot_op_0 <X> T_14_21.lc_trk_g0_0
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (726 337)  (726 337)  routing T_14_21.bnr_op_1 <X> T_14_21.lc_trk_g0_1
 (21 1)  (729 337)  (729 337)  routing T_14_21.bnr_op_3 <X> T_14_21.lc_trk_g0_3
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 337)  (733 337)  routing T_14_21.bnr_op_2 <X> T_14_21.lc_trk_g0_2
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 337)  (738 337)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 337)  (739 337)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 337)  (742 337)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.input_2_0
 (35 1)  (743 337)  (743 337)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.input_2_0
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (38 1)  (746 337)  (746 337)  LC_0 Logic Functioning bit
 (40 1)  (748 337)  (748 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (14 2)  (722 338)  (722 338)  routing T_14_21.bnr_op_4 <X> T_14_21.lc_trk_g0_4
 (17 2)  (725 338)  (725 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 338)  (726 338)  routing T_14_21.bnr_op_5 <X> T_14_21.lc_trk_g0_5
 (25 2)  (733 338)  (733 338)  routing T_14_21.bnr_op_6 <X> T_14_21.lc_trk_g0_6
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_v_b_0 <X> T_14_21.sp12_h_l_23
 (14 3)  (722 339)  (722 339)  routing T_14_21.bnr_op_4 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (726 339)  (726 339)  routing T_14_21.bnr_op_5 <X> T_14_21.lc_trk_g0_5
 (22 3)  (730 339)  (730 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 339)  (733 339)  routing T_14_21.bnr_op_6 <X> T_14_21.lc_trk_g0_6
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (729 340)  (729 340)  routing T_14_21.bnr_op_3 <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (14 5)  (722 341)  (722 341)  routing T_14_21.top_op_0 <X> T_14_21.lc_trk_g1_0
 (15 5)  (723 341)  (723 341)  routing T_14_21.top_op_0 <X> T_14_21.lc_trk_g1_0
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (726 341)  (726 341)  routing T_14_21.sp4_r_v_b_25 <X> T_14_21.lc_trk_g1_1
 (21 5)  (729 341)  (729 341)  routing T_14_21.bnr_op_3 <X> T_14_21.lc_trk_g1_3
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 341)  (740 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 341)  (742 341)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.input_2_2
 (14 6)  (722 342)  (722 342)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g1_4
 (21 6)  (729 342)  (729 342)  routing T_14_21.bnr_op_7 <X> T_14_21.lc_trk_g1_7
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (733 342)  (733 342)  routing T_14_21.bnr_op_6 <X> T_14_21.lc_trk_g1_6
 (26 6)  (734 342)  (734 342)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (748 342)  (748 342)  LC_3 Logic Functioning bit
 (50 6)  (758 342)  (758 342)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (729 343)  (729 343)  routing T_14_21.bnr_op_7 <X> T_14_21.lc_trk_g1_7
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 343)  (733 343)  routing T_14_21.bnr_op_6 <X> T_14_21.lc_trk_g1_6
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (14 8)  (722 344)  (722 344)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g2_0
 (21 8)  (729 344)  (729 344)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g2_3
 (22 8)  (730 344)  (730 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (734 344)  (734 344)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (15 9)  (723 345)  (723 345)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (19 9)  (727 345)  (727 345)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (26 9)  (734 345)  (734 345)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 345)  (735 345)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 345)  (738 345)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 345)  (740 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 345)  (741 345)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.input_2_4
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (38 9)  (746 345)  (746 345)  LC_4 Logic Functioning bit
 (40 9)  (748 345)  (748 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (21 10)  (729 346)  (729 346)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (40 10)  (748 346)  (748 346)  LC_5 Logic Functioning bit
 (50 10)  (758 346)  (758 346)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (38 11)  (746 347)  (746 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (43 11)  (751 347)  (751 347)  LC_5 Logic Functioning bit
 (14 12)  (722 348)  (722 348)  routing T_14_21.sp4_v_t_21 <X> T_14_21.lc_trk_g3_0
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (42 12)  (750 348)  (750 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (50 12)  (758 348)  (758 348)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 349)  (722 349)  routing T_14_21.sp4_v_t_21 <X> T_14_21.lc_trk_g3_0
 (16 13)  (724 349)  (724 349)  routing T_14_21.sp4_v_t_21 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 349)  (738 349)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (37 13)  (745 349)  (745 349)  LC_6 Logic Functioning bit
 (38 13)  (746 349)  (746 349)  LC_6 Logic Functioning bit
 (43 13)  (751 349)  (751 349)  LC_6 Logic Functioning bit
 (48 13)  (756 349)  (756 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (759 349)  (759 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 350)  (738 350)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (742 351)  (742 351)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.input_2_7
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (38 15)  (746 351)  (746 351)  LC_7 Logic Functioning bit
 (41 15)  (749 351)  (749 351)  LC_7 Logic Functioning bit
 (43 15)  (751 351)  (751 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (27 0)  (789 336)  (789 336)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (47 0)  (809 336)  (809 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (810 336)  (810 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (49 1)  (811 337)  (811 337)  Carry_In_Mux bit 

 (51 1)  (813 337)  (813 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (767 338)  (767 338)  routing T_15_21.sp4_v_t_43 <X> T_15_21.sp4_h_l_37
 (4 3)  (766 339)  (766 339)  routing T_15_21.sp4_v_t_43 <X> T_15_21.sp4_h_l_37
 (6 3)  (768 339)  (768 339)  routing T_15_21.sp4_v_t_43 <X> T_15_21.sp4_h_l_37
 (0 4)  (762 340)  (762 340)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 4)  (763 340)  (763 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 340)  (776 340)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g1_0
 (0 5)  (762 341)  (762 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 5)  (763 341)  (763 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (5 6)  (767 342)  (767 342)  routing T_15_21.sp4_v_b_3 <X> T_15_21.sp4_h_l_38
 (4 11)  (766 347)  (766 347)  routing T_15_21.sp4_v_b_1 <X> T_15_21.sp4_h_l_43
 (21 12)  (783 348)  (783 348)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (783 349)  (783 349)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g3_3
 (0 14)  (762 350)  (762 350)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 350)  (774 350)  routing T_15_21.sp4_h_r_8 <X> T_15_21.sp4_h_l_46
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (762 351)  (762 351)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 351)  (763 351)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (13 15)  (775 351)  (775 351)  routing T_15_21.sp4_h_r_8 <X> T_15_21.sp4_h_l_46


LogicTile_16_21

 (26 0)  (842 336)  (842 336)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 336)  (846 336)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 336)  (850 336)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (26 1)  (842 337)  (842 337)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 337)  (843 337)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 337)  (846 337)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 337)  (849 337)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.input_2_0
 (34 1)  (850 337)  (850 337)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.input_2_0
 (40 1)  (856 337)  (856 337)  LC_0 Logic Functioning bit
 (48 1)  (864 337)  (864 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (26 2)  (842 338)  (842 338)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 338)  (843 338)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 338)  (844 338)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 338)  (849 338)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 338)  (851 338)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.input_2_1
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (39 2)  (855 338)  (855 338)  LC_1 Logic Functioning bit
 (40 2)  (856 338)  (856 338)  LC_1 Logic Functioning bit
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (42 2)  (858 338)  (858 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (27 3)  (843 339)  (843 339)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 339)  (846 339)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 339)  (847 339)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 339)  (848 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (849 339)  (849 339)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.input_2_1
 (34 3)  (850 339)  (850 339)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.input_2_1
 (35 3)  (851 339)  (851 339)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.input_2_1
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (41 3)  (857 339)  (857 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (43 3)  (859 339)  (859 339)  LC_1 Logic Functioning bit
 (14 4)  (830 340)  (830 340)  routing T_16_21.sp4_h_l_5 <X> T_16_21.lc_trk_g1_0
 (14 5)  (830 341)  (830 341)  routing T_16_21.sp4_h_l_5 <X> T_16_21.lc_trk_g1_0
 (15 5)  (831 341)  (831 341)  routing T_16_21.sp4_h_l_5 <X> T_16_21.lc_trk_g1_0
 (16 5)  (832 341)  (832 341)  routing T_16_21.sp4_h_l_5 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (0 6)  (816 342)  (816 342)  routing T_16_21.glb_netwk_2 <X> T_16_21.glb2local_0
 (1 6)  (817 342)  (817 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (14 6)  (830 342)  (830 342)  routing T_16_21.sp12_h_l_3 <X> T_16_21.lc_trk_g1_4
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 342)  (839 342)  routing T_16_21.sp4_v_b_23 <X> T_16_21.lc_trk_g1_7
 (24 6)  (840 342)  (840 342)  routing T_16_21.sp4_v_b_23 <X> T_16_21.lc_trk_g1_7
 (14 7)  (830 343)  (830 343)  routing T_16_21.sp12_h_l_3 <X> T_16_21.lc_trk_g1_4
 (15 7)  (831 343)  (831 343)  routing T_16_21.sp12_h_l_3 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (2 8)  (818 344)  (818 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 9)  (819 345)  (819 345)  routing T_16_21.sp12_h_l_22 <X> T_16_21.sp12_v_b_1
 (21 10)  (837 346)  (837 346)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 346)  (839 346)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g2_7
 (24 10)  (840 346)  (840 346)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g2_7
 (25 10)  (841 346)  (841 346)  routing T_16_21.sp4_v_b_30 <X> T_16_21.lc_trk_g2_6
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (837 347)  (837 347)  routing T_16_21.sp4_h_l_34 <X> T_16_21.lc_trk_g2_7
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 347)  (839 347)  routing T_16_21.sp4_v_b_30 <X> T_16_21.lc_trk_g2_6
 (2 12)  (818 348)  (818 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (16 12)  (832 348)  (832 348)  routing T_16_21.sp4_v_t_12 <X> T_16_21.lc_trk_g3_1
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.sp4_v_t_12 <X> T_16_21.lc_trk_g3_1
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 348)  (839 348)  routing T_16_21.sp4_h_r_27 <X> T_16_21.lc_trk_g3_3
 (24 12)  (840 348)  (840 348)  routing T_16_21.sp4_h_r_27 <X> T_16_21.lc_trk_g3_3
 (21 13)  (837 349)  (837 349)  routing T_16_21.sp4_h_r_27 <X> T_16_21.lc_trk_g3_3
 (4 14)  (820 350)  (820 350)  routing T_16_21.sp4_h_r_3 <X> T_16_21.sp4_v_t_44
 (6 14)  (822 350)  (822 350)  routing T_16_21.sp4_h_r_3 <X> T_16_21.sp4_v_t_44
 (28 14)  (844 350)  (844 350)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (39 14)  (855 350)  (855 350)  LC_7 Logic Functioning bit
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (47 14)  (863 350)  (863 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (821 351)  (821 351)  routing T_16_21.sp4_h_r_3 <X> T_16_21.sp4_v_t_44
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 351)  (841 351)  routing T_16_21.sp4_r_v_b_46 <X> T_16_21.lc_trk_g3_6
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (38 15)  (854 351)  (854 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (41 15)  (857 351)  (857 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit
 (48 15)  (864 351)  (864 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (869 351)  (869 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_21

 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (897 336)  (897 336)  routing T_17_21.sp4_h_r_3 <X> T_17_21.lc_trk_g0_3
 (24 0)  (898 336)  (898 336)  routing T_17_21.sp4_h_r_3 <X> T_17_21.lc_trk_g0_3
 (26 0)  (900 336)  (900 336)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 336)  (901 336)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 336)  (902 336)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 336)  (905 336)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 336)  (908 336)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 336)  (911 336)  LC_0 Logic Functioning bit
 (39 0)  (913 336)  (913 336)  LC_0 Logic Functioning bit
 (40 0)  (914 336)  (914 336)  LC_0 Logic Functioning bit
 (21 1)  (895 337)  (895 337)  routing T_17_21.sp4_h_r_3 <X> T_17_21.lc_trk_g0_3
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (900 337)  (900 337)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 337)  (901 337)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 337)  (904 337)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 337)  (906 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 337)  (907 337)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.input_2_0
 (34 1)  (908 337)  (908 337)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.input_2_0
 (36 1)  (910 337)  (910 337)  LC_0 Logic Functioning bit
 (38 1)  (912 337)  (912 337)  LC_0 Logic Functioning bit
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 338)  (889 338)  routing T_17_21.sp4_h_r_5 <X> T_17_21.lc_trk_g0_5
 (16 2)  (890 338)  (890 338)  routing T_17_21.sp4_h_r_5 <X> T_17_21.lc_trk_g0_5
 (17 2)  (891 338)  (891 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (900 338)  (900 338)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 338)  (902 338)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (45 2)  (919 338)  (919 338)  LC_1 Logic Functioning bit
 (50 2)  (924 338)  (924 338)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (926 338)  (926 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (927 338)  (927 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (18 3)  (892 339)  (892 339)  routing T_17_21.sp4_h_r_5 <X> T_17_21.lc_trk_g0_5
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 339)  (899 339)  routing T_17_21.sp4_r_v_b_30 <X> T_17_21.lc_trk_g0_6
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 339)  (902 339)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 339)  (904 339)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (38 3)  (912 339)  (912 339)  LC_1 Logic Functioning bit
 (41 3)  (915 339)  (915 339)  LC_1 Logic Functioning bit
 (48 3)  (922 339)  (922 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (877 340)  (877 340)  routing T_17_21.sp12_v_t_23 <X> T_17_21.sp12_h_r_0
 (15 4)  (889 340)  (889 340)  routing T_17_21.sp4_h_r_9 <X> T_17_21.lc_trk_g1_1
 (16 4)  (890 340)  (890 340)  routing T_17_21.sp4_h_r_9 <X> T_17_21.lc_trk_g1_1
 (17 4)  (891 340)  (891 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 340)  (892 340)  routing T_17_21.sp4_h_r_9 <X> T_17_21.lc_trk_g1_1
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 340)  (898 340)  routing T_17_21.top_op_3 <X> T_17_21.lc_trk_g1_3
 (25 4)  (899 340)  (899 340)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g1_2
 (26 4)  (900 340)  (900 340)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 340)  (904 340)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (40 4)  (914 340)  (914 340)  LC_2 Logic Functioning bit
 (42 4)  (916 340)  (916 340)  LC_2 Logic Functioning bit
 (21 5)  (895 341)  (895 341)  routing T_17_21.top_op_3 <X> T_17_21.lc_trk_g1_3
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 341)  (897 341)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g1_2
 (24 5)  (898 341)  (898 341)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g1_2
 (25 5)  (899 341)  (899 341)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g1_2
 (27 5)  (901 341)  (901 341)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 341)  (902 341)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 341)  (906 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 341)  (907 341)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.input_2_2
 (34 5)  (908 341)  (908 341)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.input_2_2
 (36 5)  (910 341)  (910 341)  LC_2 Logic Functioning bit
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (4 6)  (878 342)  (878 342)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_t_38
 (14 6)  (888 342)  (888 342)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g1_4
 (21 6)  (895 342)  (895 342)  routing T_17_21.sp4_h_l_10 <X> T_17_21.lc_trk_g1_7
 (22 6)  (896 342)  (896 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 342)  (897 342)  routing T_17_21.sp4_h_l_10 <X> T_17_21.lc_trk_g1_7
 (24 6)  (898 342)  (898 342)  routing T_17_21.sp4_h_l_10 <X> T_17_21.lc_trk_g1_7
 (25 6)  (899 342)  (899 342)  routing T_17_21.bnr_op_6 <X> T_17_21.lc_trk_g1_6
 (26 6)  (900 342)  (900 342)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 342)  (901 342)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (915 342)  (915 342)  LC_3 Logic Functioning bit
 (43 6)  (917 342)  (917 342)  LC_3 Logic Functioning bit
 (5 7)  (879 343)  (879 343)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_t_38
 (15 7)  (889 343)  (889 343)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g1_4
 (16 7)  (890 343)  (890 343)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (895 343)  (895 343)  routing T_17_21.sp4_h_l_10 <X> T_17_21.lc_trk_g1_7
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 343)  (899 343)  routing T_17_21.bnr_op_6 <X> T_17_21.lc_trk_g1_6
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 343)  (901 343)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 343)  (904 343)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 343)  (905 343)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (41 7)  (915 343)  (915 343)  LC_3 Logic Functioning bit
 (43 7)  (917 343)  (917 343)  LC_3 Logic Functioning bit
 (15 8)  (889 344)  (889 344)  routing T_17_21.rgt_op_1 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 344)  (892 344)  routing T_17_21.rgt_op_1 <X> T_17_21.lc_trk_g2_1
 (25 8)  (899 344)  (899 344)  routing T_17_21.wire_logic_cluster/lc_2/out <X> T_17_21.lc_trk_g2_2
 (27 8)  (901 344)  (901 344)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (39 8)  (913 344)  (913 344)  LC_4 Logic Functioning bit
 (40 8)  (914 344)  (914 344)  LC_4 Logic Functioning bit
 (41 8)  (915 344)  (915 344)  LC_4 Logic Functioning bit
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (901 345)  (901 345)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 345)  (902 345)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 345)  (904 345)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 345)  (905 345)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 345)  (906 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (909 345)  (909 345)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.input_2_4
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (41 9)  (915 345)  (915 345)  LC_4 Logic Functioning bit
 (4 10)  (878 346)  (878 346)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_v_t_43
 (6 10)  (880 346)  (880 346)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_v_t_43
 (15 10)  (889 346)  (889 346)  routing T_17_21.rgt_op_5 <X> T_17_21.lc_trk_g2_5
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 346)  (892 346)  routing T_17_21.rgt_op_5 <X> T_17_21.lc_trk_g2_5
 (19 10)  (893 346)  (893 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (5 11)  (879 347)  (879 347)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_v_t_43
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 348)  (892 348)  routing T_17_21.wire_logic_cluster/lc_1/out <X> T_17_21.lc_trk_g3_1
 (21 12)  (895 348)  (895 348)  routing T_17_21.wire_logic_cluster/lc_3/out <X> T_17_21.lc_trk_g3_3
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (902 348)  (902 348)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 348)  (904 348)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 348)  (907 348)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (45 12)  (919 348)  (919 348)  LC_6 Logic Functioning bit
 (48 12)  (922 348)  (922 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 349)  (897 349)  routing T_17_21.sp4_v_b_42 <X> T_17_21.lc_trk_g3_2
 (24 13)  (898 349)  (898 349)  routing T_17_21.sp4_v_b_42 <X> T_17_21.lc_trk_g3_2
 (27 13)  (901 349)  (901 349)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 349)  (906 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 349)  (908 349)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_6
 (35 13)  (909 349)  (909 349)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_6
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (39 13)  (913 349)  (913 349)  LC_6 Logic Functioning bit
 (40 13)  (914 349)  (914 349)  LC_6 Logic Functioning bit
 (52 13)  (926 349)  (926 349)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (874 350)  (874 350)  routing T_17_21.glb_netwk_4 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (878 350)  (878 350)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_t_44
 (6 14)  (880 350)  (880 350)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_t_44
 (8 14)  (882 350)  (882 350)  routing T_17_21.sp4_h_r_10 <X> T_17_21.sp4_h_l_47
 (14 14)  (888 350)  (888 350)  routing T_17_21.wire_logic_cluster/lc_4/out <X> T_17_21.lc_trk_g3_4
 (15 14)  (889 350)  (889 350)  routing T_17_21.tnr_op_5 <X> T_17_21.lc_trk_g3_5
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (5 15)  (879 351)  (879 351)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_t_44
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_18_21

 (22 0)  (950 336)  (950 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (956 336)  (956 336)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 336)  (958 336)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 336)  (961 336)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 336)  (965 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (41 0)  (969 336)  (969 336)  LC_0 Logic Functioning bit
 (43 0)  (971 336)  (971 336)  LC_0 Logic Functioning bit
 (21 1)  (949 337)  (949 337)  routing T_18_21.sp4_r_v_b_32 <X> T_18_21.lc_trk_g0_3
 (26 1)  (954 337)  (954 337)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 337)  (955 337)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (40 1)  (968 337)  (968 337)  LC_0 Logic Functioning bit
 (41 1)  (969 337)  (969 337)  LC_0 Logic Functioning bit
 (42 1)  (970 337)  (970 337)  LC_0 Logic Functioning bit
 (43 1)  (971 337)  (971 337)  LC_0 Logic Functioning bit
 (16 2)  (944 338)  (944 338)  routing T_18_21.sp4_v_b_13 <X> T_18_21.lc_trk_g0_5
 (17 2)  (945 338)  (945 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (946 338)  (946 338)  routing T_18_21.sp4_v_b_13 <X> T_18_21.lc_trk_g0_5
 (25 2)  (953 338)  (953 338)  routing T_18_21.lft_op_6 <X> T_18_21.lc_trk_g0_6
 (27 2)  (955 338)  (955 338)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 338)  (958 338)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 338)  (959 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 338)  (961 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (41 2)  (969 338)  (969 338)  LC_1 Logic Functioning bit
 (43 2)  (971 338)  (971 338)  LC_1 Logic Functioning bit
 (18 3)  (946 339)  (946 339)  routing T_18_21.sp4_v_b_13 <X> T_18_21.lc_trk_g0_5
 (22 3)  (950 339)  (950 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 339)  (952 339)  routing T_18_21.lft_op_6 <X> T_18_21.lc_trk_g0_6
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 339)  (959 339)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 339)  (964 339)  LC_1 Logic Functioning bit
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (41 3)  (969 339)  (969 339)  LC_1 Logic Functioning bit
 (43 3)  (971 339)  (971 339)  LC_1 Logic Functioning bit
 (14 4)  (942 340)  (942 340)  routing T_18_21.sp4_h_l_5 <X> T_18_21.lc_trk_g1_0
 (15 4)  (943 340)  (943 340)  routing T_18_21.top_op_1 <X> T_18_21.lc_trk_g1_1
 (17 4)  (945 340)  (945 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (949 340)  (949 340)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g1_3
 (22 4)  (950 340)  (950 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (952 340)  (952 340)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g1_3
 (26 4)  (954 340)  (954 340)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 340)  (959 340)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 340)  (962 340)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 340)  (963 340)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.input_2_2
 (36 4)  (964 340)  (964 340)  LC_2 Logic Functioning bit
 (37 4)  (965 340)  (965 340)  LC_2 Logic Functioning bit
 (39 4)  (967 340)  (967 340)  LC_2 Logic Functioning bit
 (40 4)  (968 340)  (968 340)  LC_2 Logic Functioning bit
 (42 4)  (970 340)  (970 340)  LC_2 Logic Functioning bit
 (46 4)  (974 340)  (974 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (942 341)  (942 341)  routing T_18_21.sp4_h_l_5 <X> T_18_21.lc_trk_g1_0
 (15 5)  (943 341)  (943 341)  routing T_18_21.sp4_h_l_5 <X> T_18_21.lc_trk_g1_0
 (16 5)  (944 341)  (944 341)  routing T_18_21.sp4_h_l_5 <X> T_18_21.lc_trk_g1_0
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (946 341)  (946 341)  routing T_18_21.top_op_1 <X> T_18_21.lc_trk_g1_1
 (21 5)  (949 341)  (949 341)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g1_3
 (27 5)  (955 341)  (955 341)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 341)  (959 341)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 341)  (960 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (963 341)  (963 341)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.input_2_2
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (37 5)  (965 341)  (965 341)  LC_2 Logic Functioning bit
 (42 5)  (970 341)  (970 341)  LC_2 Logic Functioning bit
 (5 6)  (933 342)  (933 342)  routing T_18_21.sp4_h_r_0 <X> T_18_21.sp4_h_l_38
 (15 6)  (943 342)  (943 342)  routing T_18_21.top_op_5 <X> T_18_21.lc_trk_g1_5
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (953 342)  (953 342)  routing T_18_21.sp4_h_r_14 <X> T_18_21.lc_trk_g1_6
 (28 6)  (956 342)  (956 342)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 342)  (959 342)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 342)  (961 342)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 342)  (963 342)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.input_2_3
 (36 6)  (964 342)  (964 342)  LC_3 Logic Functioning bit
 (37 6)  (965 342)  (965 342)  LC_3 Logic Functioning bit
 (42 6)  (970 342)  (970 342)  LC_3 Logic Functioning bit
 (4 7)  (932 343)  (932 343)  routing T_18_21.sp4_h_r_0 <X> T_18_21.sp4_h_l_38
 (14 7)  (942 343)  (942 343)  routing T_18_21.top_op_4 <X> T_18_21.lc_trk_g1_4
 (15 7)  (943 343)  (943 343)  routing T_18_21.top_op_4 <X> T_18_21.lc_trk_g1_4
 (17 7)  (945 343)  (945 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (946 343)  (946 343)  routing T_18_21.top_op_5 <X> T_18_21.lc_trk_g1_5
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 343)  (951 343)  routing T_18_21.sp4_h_r_14 <X> T_18_21.lc_trk_g1_6
 (24 7)  (952 343)  (952 343)  routing T_18_21.sp4_h_r_14 <X> T_18_21.lc_trk_g1_6
 (26 7)  (954 343)  (954 343)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 343)  (959 343)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 343)  (960 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (962 343)  (962 343)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.input_2_3
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (42 7)  (970 343)  (970 343)  LC_3 Logic Functioning bit
 (4 8)  (932 344)  (932 344)  routing T_18_21.sp4_v_t_43 <X> T_18_21.sp4_v_b_6
 (21 8)  (949 344)  (949 344)  routing T_18_21.sp4_v_t_14 <X> T_18_21.lc_trk_g2_3
 (22 8)  (950 344)  (950 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (951 344)  (951 344)  routing T_18_21.sp4_v_t_14 <X> T_18_21.lc_trk_g2_3
 (27 8)  (955 344)  (955 344)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 344)  (959 344)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (40 8)  (968 344)  (968 344)  LC_4 Logic Functioning bit
 (50 8)  (978 344)  (978 344)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (936 345)  (936 345)  routing T_18_21.sp4_v_t_41 <X> T_18_21.sp4_v_b_7
 (10 9)  (938 345)  (938 345)  routing T_18_21.sp4_v_t_41 <X> T_18_21.sp4_v_b_7
 (12 9)  (940 345)  (940 345)  routing T_18_21.sp4_h_r_8 <X> T_18_21.sp4_v_b_8
 (15 9)  (943 345)  (943 345)  routing T_18_21.tnr_op_0 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (955 345)  (955 345)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 345)  (959 345)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (40 9)  (968 345)  (968 345)  LC_4 Logic Functioning bit
 (15 10)  (943 346)  (943 346)  routing T_18_21.sp4_v_t_32 <X> T_18_21.lc_trk_g2_5
 (16 10)  (944 346)  (944 346)  routing T_18_21.sp4_v_t_32 <X> T_18_21.lc_trk_g2_5
 (17 10)  (945 346)  (945 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (953 346)  (953 346)  routing T_18_21.sp4_v_b_30 <X> T_18_21.lc_trk_g2_6
 (26 10)  (954 346)  (954 346)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 346)  (955 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 346)  (956 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 346)  (961 346)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 346)  (962 346)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 346)  (963 346)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.input_2_5
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (40 10)  (968 346)  (968 346)  LC_5 Logic Functioning bit
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (951 347)  (951 347)  routing T_18_21.sp4_v_b_30 <X> T_18_21.lc_trk_g2_6
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 347)  (960 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 347)  (961 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.input_2_5
 (34 11)  (962 347)  (962 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.input_2_5
 (35 11)  (963 347)  (963 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.input_2_5
 (37 11)  (965 347)  (965 347)  LC_5 Logic Functioning bit
 (39 11)  (967 347)  (967 347)  LC_5 Logic Functioning bit
 (12 12)  (940 348)  (940 348)  routing T_18_21.sp4_v_b_5 <X> T_18_21.sp4_h_r_11
 (15 12)  (943 348)  (943 348)  routing T_18_21.sp4_h_r_25 <X> T_18_21.lc_trk_g3_1
 (16 12)  (944 348)  (944 348)  routing T_18_21.sp4_h_r_25 <X> T_18_21.lc_trk_g3_1
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (11 13)  (939 349)  (939 349)  routing T_18_21.sp4_v_b_5 <X> T_18_21.sp4_h_r_11
 (13 13)  (941 349)  (941 349)  routing T_18_21.sp4_v_b_5 <X> T_18_21.sp4_h_r_11
 (18 13)  (946 349)  (946 349)  routing T_18_21.sp4_h_r_25 <X> T_18_21.lc_trk_g3_1
 (15 14)  (943 350)  (943 350)  routing T_18_21.tnr_op_5 <X> T_18_21.lc_trk_g3_5
 (17 14)  (945 350)  (945 350)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 351)  (953 351)  routing T_18_21.sp4_r_v_b_46 <X> T_18_21.lc_trk_g3_6


LogicTile_19_21

 (12 0)  (994 336)  (994 336)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_h_r_2
 (14 0)  (996 336)  (996 336)  routing T_19_21.lft_op_0 <X> T_19_21.lc_trk_g0_0
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (1010 336)  (1010 336)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 336)  (1012 336)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 336)  (1017 336)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.input_2_0
 (40 0)  (1022 336)  (1022 336)  LC_0 Logic Functioning bit
 (42 0)  (1024 336)  (1024 336)  LC_0 Logic Functioning bit
 (13 1)  (995 337)  (995 337)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_h_r_2
 (15 1)  (997 337)  (997 337)  routing T_19_21.lft_op_0 <X> T_19_21.lc_trk_g0_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (1003 337)  (1003 337)  routing T_19_21.sp4_r_v_b_32 <X> T_19_21.lc_trk_g0_3
 (22 1)  (1004 337)  (1004 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1007 337)  (1007 337)  routing T_19_21.sp4_r_v_b_33 <X> T_19_21.lc_trk_g0_2
 (26 1)  (1008 337)  (1008 337)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 337)  (1013 337)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (43 1)  (1025 337)  (1025 337)  LC_0 Logic Functioning bit
 (14 2)  (996 338)  (996 338)  routing T_19_21.bnr_op_4 <X> T_19_21.lc_trk_g0_4
 (26 2)  (1008 338)  (1008 338)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 338)  (1010 338)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 338)  (1016 338)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 338)  (1017 338)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_1
 (14 3)  (996 339)  (996 339)  routing T_19_21.bnr_op_4 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (28 3)  (1010 339)  (1010 339)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 339)  (1014 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1015 339)  (1015 339)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_1
 (34 3)  (1016 339)  (1016 339)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_1
 (35 3)  (1017 339)  (1017 339)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_1
 (37 3)  (1019 339)  (1019 339)  LC_1 Logic Functioning bit
 (51 3)  (1033 339)  (1033 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (986 340)  (986 340)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_v_b_3
 (6 4)  (988 340)  (988 340)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_v_b_3
 (11 4)  (993 340)  (993 340)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_v_b_5
 (13 4)  (995 340)  (995 340)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_v_b_5
 (14 4)  (996 340)  (996 340)  routing T_19_21.wire_logic_cluster/lc_0/out <X> T_19_21.lc_trk_g1_0
 (17 4)  (999 340)  (999 340)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1000 340)  (1000 340)  routing T_19_21.bnr_op_1 <X> T_19_21.lc_trk_g1_1
 (28 4)  (1010 340)  (1010 340)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 340)  (1012 340)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 340)  (1013 340)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 340)  (1019 340)  LC_2 Logic Functioning bit
 (40 4)  (1022 340)  (1022 340)  LC_2 Logic Functioning bit
 (42 4)  (1024 340)  (1024 340)  LC_2 Logic Functioning bit
 (50 4)  (1032 340)  (1032 340)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (987 341)  (987 341)  routing T_19_21.sp4_h_l_44 <X> T_19_21.sp4_v_b_3
 (12 5)  (994 341)  (994 341)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_v_b_5
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1000 341)  (1000 341)  routing T_19_21.bnr_op_1 <X> T_19_21.lc_trk_g1_1
 (26 5)  (1008 341)  (1008 341)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 341)  (1010 341)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 341)  (1018 341)  LC_2 Logic Functioning bit
 (40 5)  (1022 341)  (1022 341)  LC_2 Logic Functioning bit
 (42 5)  (1024 341)  (1024 341)  LC_2 Logic Functioning bit
 (43 5)  (1025 341)  (1025 341)  LC_2 Logic Functioning bit
 (2 6)  (984 342)  (984 342)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (11 6)  (993 342)  (993 342)  routing T_19_21.sp4_h_r_11 <X> T_19_21.sp4_v_t_40
 (12 6)  (994 342)  (994 342)  routing T_19_21.sp4_v_t_46 <X> T_19_21.sp4_h_l_40
 (13 6)  (995 342)  (995 342)  routing T_19_21.sp4_h_r_11 <X> T_19_21.sp4_v_t_40
 (26 6)  (1008 342)  (1008 342)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 342)  (1010 342)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 342)  (1012 342)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 342)  (1013 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 342)  (1015 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 342)  (1019 342)  LC_3 Logic Functioning bit
 (11 7)  (993 343)  (993 343)  routing T_19_21.sp4_v_t_46 <X> T_19_21.sp4_h_l_40
 (12 7)  (994 343)  (994 343)  routing T_19_21.sp4_h_r_11 <X> T_19_21.sp4_v_t_40
 (13 7)  (995 343)  (995 343)  routing T_19_21.sp4_v_t_46 <X> T_19_21.sp4_h_l_40
 (22 7)  (1004 343)  (1004 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 343)  (1006 343)  routing T_19_21.bot_op_6 <X> T_19_21.lc_trk_g1_6
 (27 7)  (1009 343)  (1009 343)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 343)  (1010 343)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 343)  (1014 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1016 343)  (1016 343)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.input_2_3
 (46 7)  (1028 343)  (1028 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (999 344)  (999 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 344)  (1019 344)  LC_4 Logic Functioning bit
 (39 8)  (1021 344)  (1021 344)  LC_4 Logic Functioning bit
 (11 9)  (993 345)  (993 345)  routing T_19_21.sp4_h_l_45 <X> T_19_21.sp4_h_r_8
 (14 9)  (996 345)  (996 345)  routing T_19_21.sp4_h_r_24 <X> T_19_21.lc_trk_g2_0
 (15 9)  (997 345)  (997 345)  routing T_19_21.sp4_h_r_24 <X> T_19_21.lc_trk_g2_0
 (16 9)  (998 345)  (998 345)  routing T_19_21.sp4_h_r_24 <X> T_19_21.lc_trk_g2_0
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1000 345)  (1000 345)  routing T_19_21.sp4_r_v_b_33 <X> T_19_21.lc_trk_g2_1
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 345)  (1013 345)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 345)  (1018 345)  LC_4 Logic Functioning bit
 (38 9)  (1020 345)  (1020 345)  LC_4 Logic Functioning bit
 (53 9)  (1035 345)  (1035 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (994 346)  (994 346)  routing T_19_21.sp4_v_t_39 <X> T_19_21.sp4_h_l_45
 (14 10)  (996 346)  (996 346)  routing T_19_21.bnl_op_4 <X> T_19_21.lc_trk_g2_4
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1000 346)  (1000 346)  routing T_19_21.bnl_op_5 <X> T_19_21.lc_trk_g2_5
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 346)  (1016 346)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (1022 346)  (1022 346)  LC_5 Logic Functioning bit
 (42 10)  (1024 346)  (1024 346)  LC_5 Logic Functioning bit
 (43 10)  (1025 346)  (1025 346)  LC_5 Logic Functioning bit
 (11 11)  (993 347)  (993 347)  routing T_19_21.sp4_v_t_39 <X> T_19_21.sp4_h_l_45
 (13 11)  (995 347)  (995 347)  routing T_19_21.sp4_v_t_39 <X> T_19_21.sp4_h_l_45
 (14 11)  (996 347)  (996 347)  routing T_19_21.bnl_op_4 <X> T_19_21.lc_trk_g2_4
 (17 11)  (999 347)  (999 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (1000 347)  (1000 347)  routing T_19_21.bnl_op_5 <X> T_19_21.lc_trk_g2_5
 (28 11)  (1010 347)  (1010 347)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 347)  (1014 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1015 347)  (1015 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.input_2_5
 (34 11)  (1016 347)  (1016 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.input_2_5
 (35 11)  (1017 347)  (1017 347)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.input_2_5
 (41 11)  (1023 347)  (1023 347)  LC_5 Logic Functioning bit
 (43 11)  (1025 347)  (1025 347)  LC_5 Logic Functioning bit
 (46 11)  (1028 347)  (1028 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (993 348)  (993 348)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_v_b_11
 (13 12)  (995 348)  (995 348)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_v_b_11
 (21 12)  (1003 348)  (1003 348)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g3_3
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g3_3
 (25 12)  (1007 348)  (1007 348)  routing T_19_21.bnl_op_2 <X> T_19_21.lc_trk_g3_2
 (21 13)  (1003 349)  (1003 349)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g3_3
 (22 13)  (1004 349)  (1004 349)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1007 349)  (1007 349)  routing T_19_21.bnl_op_2 <X> T_19_21.lc_trk_g3_2
 (15 14)  (997 350)  (997 350)  routing T_19_21.tnr_op_5 <X> T_19_21.lc_trk_g3_5
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (1007 350)  (1007 350)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6
 (8 15)  (990 351)  (990 351)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_v_t_47
 (10 15)  (992 351)  (992 351)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_v_t_47
 (17 15)  (999 351)  (999 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1005 351)  (1005 351)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6
 (24 15)  (1006 351)  (1006 351)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6
 (25 15)  (1007 351)  (1007 351)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6


LogicTile_20_21

 (8 0)  (1044 336)  (1044 336)  routing T_20_21.sp4_v_b_1 <X> T_20_21.sp4_h_r_1
 (9 0)  (1045 336)  (1045 336)  routing T_20_21.sp4_v_b_1 <X> T_20_21.sp4_h_r_1
 (21 0)  (1057 336)  (1057 336)  routing T_20_21.wire_logic_cluster/lc_3/out <X> T_20_21.lc_trk_g0_3
 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 338)  (1044 338)  routing T_20_21.sp4_v_t_42 <X> T_20_21.sp4_h_l_36
 (9 2)  (1045 338)  (1045 338)  routing T_20_21.sp4_v_t_42 <X> T_20_21.sp4_h_l_36
 (10 2)  (1046 338)  (1046 338)  routing T_20_21.sp4_v_t_42 <X> T_20_21.sp4_h_l_36
 (21 2)  (1057 338)  (1057 338)  routing T_20_21.sp4_h_l_2 <X> T_20_21.lc_trk_g0_7
 (22 2)  (1058 338)  (1058 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 338)  (1059 338)  routing T_20_21.sp4_h_l_2 <X> T_20_21.lc_trk_g0_7
 (24 2)  (1060 338)  (1060 338)  routing T_20_21.sp4_h_l_2 <X> T_20_21.lc_trk_g0_7
 (28 2)  (1064 338)  (1064 338)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 338)  (1067 338)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 338)  (1071 338)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.input_2_1
 (39 2)  (1075 338)  (1075 338)  LC_1 Logic Functioning bit
 (8 3)  (1044 339)  (1044 339)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_v_t_36
 (9 3)  (1045 339)  (1045 339)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_v_t_36
 (10 3)  (1046 339)  (1046 339)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_v_t_36
 (27 3)  (1063 339)  (1063 339)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 339)  (1064 339)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 339)  (1067 339)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 339)  (1068 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1070 339)  (1070 339)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.input_2_1
 (15 4)  (1051 340)  (1051 340)  routing T_20_21.bot_op_1 <X> T_20_21.lc_trk_g1_1
 (17 4)  (1053 340)  (1053 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (1061 340)  (1061 340)  routing T_20_21.sp12_h_r_2 <X> T_20_21.lc_trk_g1_2
 (26 4)  (1062 340)  (1062 340)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 340)  (1066 340)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 340)  (1070 340)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 340)  (1073 340)  LC_2 Logic Functioning bit
 (50 4)  (1086 340)  (1086 340)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1058 341)  (1058 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1060 341)  (1060 341)  routing T_20_21.sp12_h_r_2 <X> T_20_21.lc_trk_g1_2
 (25 5)  (1061 341)  (1061 341)  routing T_20_21.sp12_h_r_2 <X> T_20_21.lc_trk_g1_2
 (28 5)  (1064 341)  (1064 341)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 341)  (1066 341)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 341)  (1067 341)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (53 5)  (1089 341)  (1089 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (1040 342)  (1040 342)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_v_t_38
 (5 6)  (1041 342)  (1041 342)  routing T_20_21.sp4_v_t_38 <X> T_20_21.sp4_h_l_38
 (6 6)  (1042 342)  (1042 342)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_v_t_38
 (21 6)  (1057 342)  (1057 342)  routing T_20_21.sp12_h_l_4 <X> T_20_21.lc_trk_g1_7
 (22 6)  (1058 342)  (1058 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1060 342)  (1060 342)  routing T_20_21.sp12_h_l_4 <X> T_20_21.lc_trk_g1_7
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (37 6)  (1073 342)  (1073 342)  LC_3 Logic Functioning bit
 (41 6)  (1077 342)  (1077 342)  LC_3 Logic Functioning bit
 (42 6)  (1078 342)  (1078 342)  LC_3 Logic Functioning bit
 (43 6)  (1079 342)  (1079 342)  LC_3 Logic Functioning bit
 (45 6)  (1081 342)  (1081 342)  LC_3 Logic Functioning bit
 (46 6)  (1082 342)  (1082 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1086 342)  (1086 342)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (1042 343)  (1042 343)  routing T_20_21.sp4_v_t_38 <X> T_20_21.sp4_h_l_38
 (16 7)  (1052 343)  (1052 343)  routing T_20_21.sp12_h_r_12 <X> T_20_21.lc_trk_g1_4
 (17 7)  (1053 343)  (1053 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (1057 343)  (1057 343)  routing T_20_21.sp12_h_l_4 <X> T_20_21.lc_trk_g1_7
 (26 7)  (1062 343)  (1062 343)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 343)  (1072 343)  LC_3 Logic Functioning bit
 (37 7)  (1073 343)  (1073 343)  LC_3 Logic Functioning bit
 (40 7)  (1076 343)  (1076 343)  LC_3 Logic Functioning bit
 (42 7)  (1078 343)  (1078 343)  LC_3 Logic Functioning bit
 (43 7)  (1079 343)  (1079 343)  LC_3 Logic Functioning bit
 (47 7)  (1083 343)  (1083 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1084 343)  (1084 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (1040 344)  (1040 344)  routing T_20_21.sp4_v_t_43 <X> T_20_21.sp4_v_b_6
 (14 8)  (1050 344)  (1050 344)  routing T_20_21.sp4_h_l_21 <X> T_20_21.lc_trk_g2_0
 (15 9)  (1051 345)  (1051 345)  routing T_20_21.sp4_h_l_21 <X> T_20_21.lc_trk_g2_0
 (16 9)  (1052 345)  (1052 345)  routing T_20_21.sp4_h_l_21 <X> T_20_21.lc_trk_g2_0
 (17 9)  (1053 345)  (1053 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (3 10)  (1039 346)  (1039 346)  routing T_20_21.sp12_v_t_22 <X> T_20_21.sp12_h_l_22
 (9 10)  (1045 346)  (1045 346)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_h_l_42
 (14 11)  (1050 347)  (1050 347)  routing T_20_21.sp4_r_v_b_36 <X> T_20_21.lc_trk_g2_4
 (17 11)  (1053 347)  (1053 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (3 12)  (1039 348)  (1039 348)  routing T_20_21.sp12_v_t_22 <X> T_20_21.sp12_h_r_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (1062 348)  (1062 348)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 348)  (1063 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 348)  (1066 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 348)  (1076 348)  LC_6 Logic Functioning bit
 (42 12)  (1078 348)  (1078 348)  LC_6 Logic Functioning bit
 (51 12)  (1087 348)  (1087 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (1045 349)  (1045 349)  routing T_20_21.sp4_v_t_39 <X> T_20_21.sp4_v_b_10
 (10 13)  (1046 349)  (1046 349)  routing T_20_21.sp4_v_t_39 <X> T_20_21.sp4_v_b_10
 (14 13)  (1050 349)  (1050 349)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g3_0
 (15 13)  (1051 349)  (1051 349)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g3_0
 (16 13)  (1052 349)  (1052 349)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g3_0
 (17 13)  (1053 349)  (1053 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (1054 349)  (1054 349)  routing T_20_21.sp4_r_v_b_41 <X> T_20_21.lc_trk_g3_1
 (27 13)  (1063 349)  (1063 349)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 349)  (1064 349)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 349)  (1067 349)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (1 14)  (1037 350)  (1037 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (8 14)  (1044 350)  (1044 350)  routing T_20_21.sp4_v_t_41 <X> T_20_21.sp4_h_l_47
 (9 14)  (1045 350)  (1045 350)  routing T_20_21.sp4_v_t_41 <X> T_20_21.sp4_h_l_47
 (10 14)  (1046 350)  (1046 350)  routing T_20_21.sp4_v_t_41 <X> T_20_21.sp4_h_l_47
 (12 14)  (1048 350)  (1048 350)  routing T_20_21.sp4_v_t_46 <X> T_20_21.sp4_h_l_46
 (16 14)  (1052 350)  (1052 350)  routing T_20_21.sp4_v_b_37 <X> T_20_21.lc_trk_g3_5
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1054 350)  (1054 350)  routing T_20_21.sp4_v_b_37 <X> T_20_21.lc_trk_g3_5
 (26 14)  (1062 350)  (1062 350)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 350)  (1063 350)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 350)  (1066 350)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 350)  (1069 350)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 350)  (1070 350)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (51 14)  (1087 350)  (1087 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1036 351)  (1036 351)  routing T_20_21.glb_netwk_2 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (8 15)  (1044 351)  (1044 351)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_v_t_47
 (10 15)  (1046 351)  (1046 351)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_v_t_47
 (11 15)  (1047 351)  (1047 351)  routing T_20_21.sp4_v_t_46 <X> T_20_21.sp4_h_l_46
 (16 15)  (1052 351)  (1052 351)  routing T_20_21.sp12_v_b_12 <X> T_20_21.lc_trk_g3_4
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (1054 351)  (1054 351)  routing T_20_21.sp4_v_b_37 <X> T_20_21.lc_trk_g3_5
 (27 15)  (1063 351)  (1063 351)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 351)  (1066 351)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit
 (38 15)  (1074 351)  (1074 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (6 0)  (1096 336)  (1096 336)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_v_b_0
 (26 0)  (1116 336)  (1116 336)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 336)  (1117 336)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 336)  (1118 336)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 336)  (1121 336)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 336)  (1124 336)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 336)  (1125 336)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.input_2_0
 (36 0)  (1126 336)  (1126 336)  LC_0 Logic Functioning bit
 (45 0)  (1135 336)  (1135 336)  LC_0 Logic Functioning bit
 (46 0)  (1136 336)  (1136 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (1095 337)  (1095 337)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_v_b_0
 (14 1)  (1104 337)  (1104 337)  routing T_21_21.sp4_r_v_b_35 <X> T_21_21.lc_trk_g0_0
 (17 1)  (1107 337)  (1107 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (1112 337)  (1112 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1115 337)  (1115 337)  routing T_21_21.sp4_r_v_b_33 <X> T_21_21.lc_trk_g0_2
 (26 1)  (1116 337)  (1116 337)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 337)  (1118 337)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 337)  (1119 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 337)  (1120 337)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 337)  (1122 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1125 337)  (1125 337)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.input_2_0
 (36 1)  (1126 337)  (1126 337)  LC_0 Logic Functioning bit
 (37 1)  (1127 337)  (1127 337)  LC_0 Logic Functioning bit
 (39 1)  (1129 337)  (1129 337)  LC_0 Logic Functioning bit
 (40 1)  (1130 337)  (1130 337)  LC_0 Logic Functioning bit
 (42 1)  (1132 337)  (1132 337)  LC_0 Logic Functioning bit
 (51 1)  (1141 337)  (1141 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 338)  (1095 338)  routing T_21_21.sp4_v_b_0 <X> T_21_21.sp4_h_l_37
 (13 2)  (1103 338)  (1103 338)  routing T_21_21.sp4_h_r_2 <X> T_21_21.sp4_v_t_39
 (21 2)  (1111 338)  (1111 338)  routing T_21_21.sp4_h_l_2 <X> T_21_21.lc_trk_g0_7
 (22 2)  (1112 338)  (1112 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1113 338)  (1113 338)  routing T_21_21.sp4_h_l_2 <X> T_21_21.lc_trk_g0_7
 (24 2)  (1114 338)  (1114 338)  routing T_21_21.sp4_h_l_2 <X> T_21_21.lc_trk_g0_7
 (9 3)  (1099 339)  (1099 339)  routing T_21_21.sp4_v_b_5 <X> T_21_21.sp4_v_t_36
 (10 3)  (1100 339)  (1100 339)  routing T_21_21.sp4_v_b_5 <X> T_21_21.sp4_v_t_36
 (12 3)  (1102 339)  (1102 339)  routing T_21_21.sp4_h_r_2 <X> T_21_21.sp4_v_t_39
 (14 3)  (1104 339)  (1104 339)  routing T_21_21.sp4_r_v_b_28 <X> T_21_21.lc_trk_g0_4
 (17 3)  (1107 339)  (1107 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1112 339)  (1112 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1113 339)  (1113 339)  routing T_21_21.sp4_h_r_6 <X> T_21_21.lc_trk_g0_6
 (24 3)  (1114 339)  (1114 339)  routing T_21_21.sp4_h_r_6 <X> T_21_21.lc_trk_g0_6
 (25 3)  (1115 339)  (1115 339)  routing T_21_21.sp4_h_r_6 <X> T_21_21.lc_trk_g0_6
 (0 4)  (1090 340)  (1090 340)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 340)  (1091 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (1107 340)  (1107 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (1117 340)  (1117 340)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 340)  (1118 340)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 340)  (1119 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 340)  (1121 340)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 340)  (1122 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 340)  (1124 340)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 340)  (1125 340)  routing T_21_21.lc_trk_g0_4 <X> T_21_21.input_2_2
 (36 4)  (1126 340)  (1126 340)  LC_2 Logic Functioning bit
 (45 4)  (1135 340)  (1135 340)  LC_2 Logic Functioning bit
 (52 4)  (1142 340)  (1142 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (1090 341)  (1090 341)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 341)  (1091 341)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (14 5)  (1104 341)  (1104 341)  routing T_21_21.sp4_r_v_b_24 <X> T_21_21.lc_trk_g1_0
 (17 5)  (1107 341)  (1107 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (1108 341)  (1108 341)  routing T_21_21.sp4_r_v_b_25 <X> T_21_21.lc_trk_g1_1
 (26 5)  (1116 341)  (1116 341)  routing T_21_21.lc_trk_g0_2 <X> T_21_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 341)  (1119 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 341)  (1120 341)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 341)  (1122 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (1126 341)  (1126 341)  LC_2 Logic Functioning bit
 (37 5)  (1127 341)  (1127 341)  LC_2 Logic Functioning bit
 (39 5)  (1129 341)  (1129 341)  LC_2 Logic Functioning bit
 (40 5)  (1130 341)  (1130 341)  LC_2 Logic Functioning bit
 (42 5)  (1132 341)  (1132 341)  LC_2 Logic Functioning bit
 (12 6)  (1102 342)  (1102 342)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_h_l_40
 (21 6)  (1111 342)  (1111 342)  routing T_21_21.wire_logic_cluster/lc_7/out <X> T_21_21.lc_trk_g1_7
 (22 6)  (1112 342)  (1112 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1116 342)  (1116 342)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 342)  (1118 342)  routing T_21_21.lc_trk_g2_0 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 342)  (1119 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 342)  (1122 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 342)  (1123 342)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 342)  (1125 342)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.input_2_3
 (36 6)  (1126 342)  (1126 342)  LC_3 Logic Functioning bit
 (41 6)  (1131 342)  (1131 342)  LC_3 Logic Functioning bit
 (43 6)  (1133 342)  (1133 342)  LC_3 Logic Functioning bit
 (45 6)  (1135 342)  (1135 342)  LC_3 Logic Functioning bit
 (11 7)  (1101 343)  (1101 343)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_h_l_40
 (13 7)  (1103 343)  (1103 343)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_h_l_40
 (15 7)  (1105 343)  (1105 343)  routing T_21_21.bot_op_4 <X> T_21_21.lc_trk_g1_4
 (17 7)  (1107 343)  (1107 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (1117 343)  (1117 343)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 343)  (1119 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 343)  (1121 343)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 343)  (1122 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1125 343)  (1125 343)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.input_2_3
 (37 7)  (1127 343)  (1127 343)  LC_3 Logic Functioning bit
 (41 7)  (1131 343)  (1131 343)  LC_3 Logic Functioning bit
 (43 7)  (1133 343)  (1133 343)  LC_3 Logic Functioning bit
 (51 7)  (1141 343)  (1141 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (1115 344)  (1115 344)  routing T_21_21.rgt_op_2 <X> T_21_21.lc_trk_g2_2
 (26 8)  (1116 344)  (1116 344)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 344)  (1117 344)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 344)  (1118 344)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 344)  (1121 344)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 344)  (1124 344)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 344)  (1126 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (14 9)  (1104 345)  (1104 345)  routing T_21_21.sp12_v_b_16 <X> T_21_21.lc_trk_g2_0
 (16 9)  (1106 345)  (1106 345)  routing T_21_21.sp12_v_b_16 <X> T_21_21.lc_trk_g2_0
 (17 9)  (1107 345)  (1107 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (1112 345)  (1112 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1114 345)  (1114 345)  routing T_21_21.rgt_op_2 <X> T_21_21.lc_trk_g2_2
 (28 9)  (1118 345)  (1118 345)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 345)  (1119 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 345)  (1120 345)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 345)  (1122 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1123 345)  (1123 345)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.input_2_4
 (34 9)  (1124 345)  (1124 345)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.input_2_4
 (36 9)  (1126 345)  (1126 345)  LC_4 Logic Functioning bit
 (37 9)  (1127 345)  (1127 345)  LC_4 Logic Functioning bit
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (40 9)  (1130 345)  (1130 345)  LC_4 Logic Functioning bit
 (42 9)  (1132 345)  (1132 345)  LC_4 Logic Functioning bit
 (53 9)  (1143 345)  (1143 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (1104 346)  (1104 346)  routing T_21_21.sp4_h_r_36 <X> T_21_21.lc_trk_g2_4
 (26 10)  (1116 346)  (1116 346)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 346)  (1117 346)  routing T_21_21.lc_trk_g1_1 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 346)  (1119 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 346)  (1123 346)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 346)  (1126 346)  LC_5 Logic Functioning bit
 (41 10)  (1131 346)  (1131 346)  LC_5 Logic Functioning bit
 (43 10)  (1133 346)  (1133 346)  LC_5 Logic Functioning bit
 (45 10)  (1135 346)  (1135 346)  LC_5 Logic Functioning bit
 (51 10)  (1141 346)  (1141 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (1099 347)  (1099 347)  routing T_21_21.sp4_v_b_11 <X> T_21_21.sp4_v_t_42
 (10 11)  (1100 347)  (1100 347)  routing T_21_21.sp4_v_b_11 <X> T_21_21.sp4_v_t_42
 (15 11)  (1105 347)  (1105 347)  routing T_21_21.sp4_h_r_36 <X> T_21_21.lc_trk_g2_4
 (16 11)  (1106 347)  (1106 347)  routing T_21_21.sp4_h_r_36 <X> T_21_21.lc_trk_g2_4
 (17 11)  (1107 347)  (1107 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1112 347)  (1112 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1113 347)  (1113 347)  routing T_21_21.sp4_v_b_46 <X> T_21_21.lc_trk_g2_6
 (24 11)  (1114 347)  (1114 347)  routing T_21_21.sp4_v_b_46 <X> T_21_21.lc_trk_g2_6
 (27 11)  (1117 347)  (1117 347)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 347)  (1119 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 347)  (1121 347)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 347)  (1122 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1124 347)  (1124 347)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.input_2_5
 (37 11)  (1127 347)  (1127 347)  LC_5 Logic Functioning bit
 (41 11)  (1131 347)  (1131 347)  LC_5 Logic Functioning bit
 (43 11)  (1133 347)  (1133 347)  LC_5 Logic Functioning bit
 (17 12)  (1107 348)  (1107 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (1112 348)  (1112 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1115 348)  (1115 348)  routing T_21_21.rgt_op_2 <X> T_21_21.lc_trk_g3_2
 (26 12)  (1116 348)  (1116 348)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 348)  (1117 348)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 348)  (1118 348)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 348)  (1119 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 348)  (1121 348)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 348)  (1122 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 348)  (1124 348)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 348)  (1126 348)  LC_6 Logic Functioning bit
 (45 12)  (1135 348)  (1135 348)  LC_6 Logic Functioning bit
 (51 12)  (1141 348)  (1141 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (1111 349)  (1111 349)  routing T_21_21.sp4_r_v_b_43 <X> T_21_21.lc_trk_g3_3
 (22 13)  (1112 349)  (1112 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1114 349)  (1114 349)  routing T_21_21.rgt_op_2 <X> T_21_21.lc_trk_g3_2
 (26 13)  (1116 349)  (1116 349)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 349)  (1117 349)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 349)  (1118 349)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 349)  (1119 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 349)  (1120 349)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 349)  (1122 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1126 349)  (1126 349)  LC_6 Logic Functioning bit
 (37 13)  (1127 349)  (1127 349)  LC_6 Logic Functioning bit
 (39 13)  (1129 349)  (1129 349)  LC_6 Logic Functioning bit
 (40 13)  (1130 349)  (1130 349)  LC_6 Logic Functioning bit
 (42 13)  (1132 349)  (1132 349)  LC_6 Logic Functioning bit
 (10 14)  (1100 350)  (1100 350)  routing T_21_21.sp4_v_b_5 <X> T_21_21.sp4_h_l_47
 (21 14)  (1111 350)  (1111 350)  routing T_21_21.sp4_v_t_18 <X> T_21_21.lc_trk_g3_7
 (22 14)  (1112 350)  (1112 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1113 350)  (1113 350)  routing T_21_21.sp4_v_t_18 <X> T_21_21.lc_trk_g3_7
 (28 14)  (1118 350)  (1118 350)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 350)  (1119 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 350)  (1121 350)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 350)  (1122 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 350)  (1124 350)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (1130 350)  (1130 350)  LC_7 Logic Functioning bit
 (42 14)  (1132 350)  (1132 350)  LC_7 Logic Functioning bit
 (45 14)  (1135 350)  (1135 350)  LC_7 Logic Functioning bit
 (9 15)  (1099 351)  (1099 351)  routing T_21_21.sp4_v_b_2 <X> T_21_21.sp4_v_t_47
 (10 15)  (1100 351)  (1100 351)  routing T_21_21.sp4_v_b_2 <X> T_21_21.sp4_v_t_47
 (30 15)  (1120 351)  (1120 351)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 351)  (1121 351)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (1127 351)  (1127 351)  LC_7 Logic Functioning bit
 (39 15)  (1129 351)  (1129 351)  LC_7 Logic Functioning bit


LogicTile_22_21

 (12 0)  (1156 336)  (1156 336)  routing T_22_21.sp4_h_l_46 <X> T_22_21.sp4_h_r_2
 (22 0)  (1166 336)  (1166 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1168 336)  (1168 336)  routing T_22_21.top_op_3 <X> T_22_21.lc_trk_g0_3
 (27 0)  (1171 336)  (1171 336)  routing T_22_21.lc_trk_g1_0 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 336)  (1173 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 336)  (1175 336)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 336)  (1176 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 336)  (1184 336)  LC_0 Logic Functioning bit
 (13 1)  (1157 337)  (1157 337)  routing T_22_21.sp4_h_l_46 <X> T_22_21.sp4_h_r_2
 (21 1)  (1165 337)  (1165 337)  routing T_22_21.top_op_3 <X> T_22_21.lc_trk_g0_3
 (28 1)  (1172 337)  (1172 337)  routing T_22_21.lc_trk_g2_0 <X> T_22_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 337)  (1173 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 337)  (1175 337)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 337)  (1176 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1178 337)  (1178 337)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.input_2_0
 (4 2)  (1148 338)  (1148 338)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_v_t_37
 (5 2)  (1149 338)  (1149 338)  routing T_22_21.sp4_v_t_43 <X> T_22_21.sp4_h_l_37
 (8 2)  (1152 338)  (1152 338)  routing T_22_21.sp4_v_t_42 <X> T_22_21.sp4_h_l_36
 (9 2)  (1153 338)  (1153 338)  routing T_22_21.sp4_v_t_42 <X> T_22_21.sp4_h_l_36
 (10 2)  (1154 338)  (1154 338)  routing T_22_21.sp4_v_t_42 <X> T_22_21.sp4_h_l_36
 (14 2)  (1158 338)  (1158 338)  routing T_22_21.wire_logic_cluster/lc_4/out <X> T_22_21.lc_trk_g0_4
 (17 2)  (1161 338)  (1161 338)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (1165 338)  (1165 338)  routing T_22_21.lft_op_7 <X> T_22_21.lc_trk_g0_7
 (22 2)  (1166 338)  (1166 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1168 338)  (1168 338)  routing T_22_21.lft_op_7 <X> T_22_21.lc_trk_g0_7
 (25 2)  (1169 338)  (1169 338)  routing T_22_21.lft_op_6 <X> T_22_21.lc_trk_g0_6
 (27 2)  (1171 338)  (1171 338)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 338)  (1173 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 338)  (1175 338)  routing T_22_21.lc_trk_g0_4 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 338)  (1176 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 338)  (1180 338)  LC_1 Logic Functioning bit
 (48 2)  (1192 338)  (1192 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (1194 338)  (1194 338)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (1197 338)  (1197 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (1148 339)  (1148 339)  routing T_22_21.sp4_v_t_43 <X> T_22_21.sp4_h_l_37
 (6 3)  (1150 339)  (1150 339)  routing T_22_21.sp4_v_t_43 <X> T_22_21.sp4_h_l_37
 (17 3)  (1161 339)  (1161 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1166 339)  (1166 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 339)  (1168 339)  routing T_22_21.lft_op_6 <X> T_22_21.lc_trk_g0_6
 (26 3)  (1170 339)  (1170 339)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 339)  (1172 339)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 339)  (1173 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 339)  (1174 339)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (51 3)  (1195 339)  (1195 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (1159 340)  (1159 340)  routing T_22_21.top_op_1 <X> T_22_21.lc_trk_g1_1
 (17 4)  (1161 340)  (1161 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (1165 340)  (1165 340)  routing T_22_21.wire_logic_cluster/lc_3/out <X> T_22_21.lc_trk_g1_3
 (22 4)  (1166 340)  (1166 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1172 340)  (1172 340)  routing T_22_21.lc_trk_g2_1 <X> T_22_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 340)  (1173 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 340)  (1175 340)  routing T_22_21.lc_trk_g0_5 <X> T_22_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 340)  (1176 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 340)  (1180 340)  LC_2 Logic Functioning bit
 (37 4)  (1181 340)  (1181 340)  LC_2 Logic Functioning bit
 (38 4)  (1182 340)  (1182 340)  LC_2 Logic Functioning bit
 (39 4)  (1183 340)  (1183 340)  LC_2 Logic Functioning bit
 (40 4)  (1184 340)  (1184 340)  LC_2 Logic Functioning bit
 (42 4)  (1186 340)  (1186 340)  LC_2 Logic Functioning bit
 (43 4)  (1187 340)  (1187 340)  LC_2 Logic Functioning bit
 (50 4)  (1194 340)  (1194 340)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1158 341)  (1158 341)  routing T_22_21.top_op_0 <X> T_22_21.lc_trk_g1_0
 (15 5)  (1159 341)  (1159 341)  routing T_22_21.top_op_0 <X> T_22_21.lc_trk_g1_0
 (17 5)  (1161 341)  (1161 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (1162 341)  (1162 341)  routing T_22_21.top_op_1 <X> T_22_21.lc_trk_g1_1
 (22 5)  (1166 341)  (1166 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1168 341)  (1168 341)  routing T_22_21.top_op_2 <X> T_22_21.lc_trk_g1_2
 (25 5)  (1169 341)  (1169 341)  routing T_22_21.top_op_2 <X> T_22_21.lc_trk_g1_2
 (36 5)  (1180 341)  (1180 341)  LC_2 Logic Functioning bit
 (37 5)  (1181 341)  (1181 341)  LC_2 Logic Functioning bit
 (38 5)  (1182 341)  (1182 341)  LC_2 Logic Functioning bit
 (39 5)  (1183 341)  (1183 341)  LC_2 Logic Functioning bit
 (40 5)  (1184 341)  (1184 341)  LC_2 Logic Functioning bit
 (42 5)  (1186 341)  (1186 341)  LC_2 Logic Functioning bit
 (43 5)  (1187 341)  (1187 341)  LC_2 Logic Functioning bit
 (6 6)  (1150 342)  (1150 342)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_v_t_38
 (15 6)  (1159 342)  (1159 342)  routing T_22_21.lft_op_5 <X> T_22_21.lc_trk_g1_5
 (17 6)  (1161 342)  (1161 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1162 342)  (1162 342)  routing T_22_21.lft_op_5 <X> T_22_21.lc_trk_g1_5
 (21 6)  (1165 342)  (1165 342)  routing T_22_21.sp4_h_l_2 <X> T_22_21.lc_trk_g1_7
 (22 6)  (1166 342)  (1166 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1167 342)  (1167 342)  routing T_22_21.sp4_h_l_2 <X> T_22_21.lc_trk_g1_7
 (24 6)  (1168 342)  (1168 342)  routing T_22_21.sp4_h_l_2 <X> T_22_21.lc_trk_g1_7
 (29 6)  (1173 342)  (1173 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 342)  (1174 342)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 342)  (1175 342)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 342)  (1176 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 342)  (1178 342)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 342)  (1179 342)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.input_2_3
 (40 6)  (1184 342)  (1184 342)  LC_3 Logic Functioning bit
 (5 7)  (1149 343)  (1149 343)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_v_t_38
 (26 7)  (1170 343)  (1170 343)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 343)  (1171 343)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 343)  (1172 343)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 343)  (1173 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 343)  (1174 343)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (1176 343)  (1176 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1177 343)  (1177 343)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.input_2_3
 (0 8)  (1144 344)  (1144 344)  routing T_22_21.glb_netwk_2 <X> T_22_21.glb2local_1
 (1 8)  (1145 344)  (1145 344)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (14 8)  (1158 344)  (1158 344)  routing T_22_21.bnl_op_0 <X> T_22_21.lc_trk_g2_0
 (15 8)  (1159 344)  (1159 344)  routing T_22_21.sp4_h_r_25 <X> T_22_21.lc_trk_g2_1
 (16 8)  (1160 344)  (1160 344)  routing T_22_21.sp4_h_r_25 <X> T_22_21.lc_trk_g2_1
 (17 8)  (1161 344)  (1161 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (1165 344)  (1165 344)  routing T_22_21.sp4_v_t_14 <X> T_22_21.lc_trk_g2_3
 (22 8)  (1166 344)  (1166 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1167 344)  (1167 344)  routing T_22_21.sp4_v_t_14 <X> T_22_21.lc_trk_g2_3
 (26 8)  (1170 344)  (1170 344)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 344)  (1178 344)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 344)  (1179 344)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.input_2_4
 (40 8)  (1184 344)  (1184 344)  LC_4 Logic Functioning bit
 (6 9)  (1150 345)  (1150 345)  routing T_22_21.sp4_h_l_43 <X> T_22_21.sp4_h_r_6
 (13 9)  (1157 345)  (1157 345)  routing T_22_21.sp4_v_t_38 <X> T_22_21.sp4_h_r_8
 (14 9)  (1158 345)  (1158 345)  routing T_22_21.bnl_op_0 <X> T_22_21.lc_trk_g2_0
 (17 9)  (1161 345)  (1161 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (1162 345)  (1162 345)  routing T_22_21.sp4_h_r_25 <X> T_22_21.lc_trk_g2_1
 (27 9)  (1171 345)  (1171 345)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 345)  (1172 345)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 345)  (1173 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 345)  (1174 345)  routing T_22_21.lc_trk_g0_3 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 345)  (1175 345)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 345)  (1176 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1178 345)  (1178 345)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.input_2_4
 (35 9)  (1179 345)  (1179 345)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.input_2_4
 (12 10)  (1156 346)  (1156 346)  routing T_22_21.sp4_v_b_8 <X> T_22_21.sp4_h_l_45
 (15 10)  (1159 346)  (1159 346)  routing T_22_21.sp4_h_l_16 <X> T_22_21.lc_trk_g2_5
 (16 10)  (1160 346)  (1160 346)  routing T_22_21.sp4_h_l_16 <X> T_22_21.lc_trk_g2_5
 (17 10)  (1161 346)  (1161 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1162 347)  (1162 347)  routing T_22_21.sp4_h_l_16 <X> T_22_21.lc_trk_g2_5
 (9 12)  (1153 348)  (1153 348)  routing T_22_21.sp4_v_t_47 <X> T_22_21.sp4_h_r_10
 (25 12)  (1169 348)  (1169 348)  routing T_22_21.sp4_v_b_26 <X> T_22_21.lc_trk_g3_2
 (22 13)  (1166 349)  (1166 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1167 349)  (1167 349)  routing T_22_21.sp4_v_b_26 <X> T_22_21.lc_trk_g3_2
 (16 14)  (1160 350)  (1160 350)  routing T_22_21.sp4_v_b_37 <X> T_22_21.lc_trk_g3_5
 (17 14)  (1161 350)  (1161 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 350)  (1162 350)  routing T_22_21.sp4_v_b_37 <X> T_22_21.lc_trk_g3_5
 (18 15)  (1162 351)  (1162 351)  routing T_22_21.sp4_v_b_37 <X> T_22_21.lc_trk_g3_5


LogicTile_23_21

 (25 0)  (1223 336)  (1223 336)  routing T_23_21.lft_op_2 <X> T_23_21.lc_trk_g0_2
 (22 1)  (1220 337)  (1220 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1222 337)  (1222 337)  routing T_23_21.lft_op_2 <X> T_23_21.lc_trk_g0_2
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1219 338)  (1219 338)  routing T_23_21.sp4_h_l_10 <X> T_23_21.lc_trk_g0_7
 (22 2)  (1220 338)  (1220 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1221 338)  (1221 338)  routing T_23_21.sp4_h_l_10 <X> T_23_21.lc_trk_g0_7
 (24 2)  (1222 338)  (1222 338)  routing T_23_21.sp4_h_l_10 <X> T_23_21.lc_trk_g0_7
 (21 3)  (1219 339)  (1219 339)  routing T_23_21.sp4_h_l_10 <X> T_23_21.lc_trk_g0_7
 (0 4)  (1198 340)  (1198 340)  routing T_23_21.lc_trk_g2_2 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 340)  (1199 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1199 341)  (1199 341)  routing T_23_21.lc_trk_g2_2 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (8 5)  (1206 341)  (1206 341)  routing T_23_21.sp4_h_l_47 <X> T_23_21.sp4_v_b_4
 (9 5)  (1207 341)  (1207 341)  routing T_23_21.sp4_h_l_47 <X> T_23_21.sp4_v_b_4
 (10 5)  (1208 341)  (1208 341)  routing T_23_21.sp4_h_l_47 <X> T_23_21.sp4_v_b_4
 (17 6)  (1215 342)  (1215 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 342)  (1216 342)  routing T_23_21.wire_logic_cluster/lc_5/out <X> T_23_21.lc_trk_g1_5
 (4 8)  (1202 344)  (1202 344)  routing T_23_21.sp4_h_l_43 <X> T_23_21.sp4_v_b_6
 (5 9)  (1203 345)  (1203 345)  routing T_23_21.sp4_h_l_43 <X> T_23_21.sp4_v_b_6
 (11 9)  (1209 345)  (1209 345)  routing T_23_21.sp4_h_l_45 <X> T_23_21.sp4_h_r_8
 (22 9)  (1220 345)  (1220 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1221 345)  (1221 345)  routing T_23_21.sp4_v_b_42 <X> T_23_21.lc_trk_g2_2
 (24 9)  (1222 345)  (1222 345)  routing T_23_21.sp4_v_b_42 <X> T_23_21.lc_trk_g2_2
 (26 10)  (1224 346)  (1224 346)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (1227 346)  (1227 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 346)  (1229 346)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 346)  (1230 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 346)  (1232 346)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (1238 346)  (1238 346)  LC_5 Logic Functioning bit
 (42 10)  (1240 346)  (1240 346)  LC_5 Logic Functioning bit
 (45 10)  (1243 346)  (1243 346)  LC_5 Logic Functioning bit
 (46 10)  (1244 346)  (1244 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (1224 347)  (1224 347)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 347)  (1227 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 347)  (1228 347)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.wire_logic_cluster/lc_5/in_1
 (37 11)  (1235 347)  (1235 347)  LC_5 Logic Functioning bit
 (39 11)  (1237 347)  (1237 347)  LC_5 Logic Functioning bit


LogicTile_24_21

 (14 0)  (1266 336)  (1266 336)  routing T_24_21.sp12_h_r_0 <X> T_24_21.lc_trk_g0_0
 (14 1)  (1266 337)  (1266 337)  routing T_24_21.sp12_h_r_0 <X> T_24_21.lc_trk_g0_0
 (15 1)  (1267 337)  (1267 337)  routing T_24_21.sp12_h_r_0 <X> T_24_21.lc_trk_g0_0
 (17 1)  (1269 337)  (1269 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (12 2)  (1264 338)  (1264 338)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_h_l_39
 (27 2)  (1279 338)  (1279 338)  routing T_24_21.lc_trk_g1_1 <X> T_24_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 338)  (1281 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 338)  (1283 338)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 338)  (1284 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 338)  (1285 338)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (1292 338)  (1292 338)  LC_1 Logic Functioning bit
 (47 2)  (1299 338)  (1299 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (1279 339)  (1279 339)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 339)  (1280 339)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 339)  (1281 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 339)  (1283 339)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 339)  (1284 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1286 339)  (1286 339)  routing T_24_21.lc_trk_g1_0 <X> T_24_21.input_2_1
 (14 4)  (1266 340)  (1266 340)  routing T_24_21.sp12_h_r_0 <X> T_24_21.lc_trk_g1_0
 (17 4)  (1269 340)  (1269 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (14 5)  (1266 341)  (1266 341)  routing T_24_21.sp12_h_r_0 <X> T_24_21.lc_trk_g1_0
 (15 5)  (1267 341)  (1267 341)  routing T_24_21.sp12_h_r_0 <X> T_24_21.lc_trk_g1_0
 (17 5)  (1269 341)  (1269 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (1270 341)  (1270 341)  routing T_24_21.sp4_r_v_b_25 <X> T_24_21.lc_trk_g1_1
 (10 10)  (1262 346)  (1262 346)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_h_l_42
 (22 10)  (1274 346)  (1274 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1275 346)  (1275 346)  routing T_24_21.sp12_v_t_12 <X> T_24_21.lc_trk_g2_7
 (25 10)  (1277 346)  (1277 346)  routing T_24_21.bnl_op_6 <X> T_24_21.lc_trk_g2_6
 (26 10)  (1278 346)  (1278 346)  routing T_24_21.lc_trk_g2_7 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (1281 346)  (1281 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 346)  (1284 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 346)  (1286 346)  routing T_24_21.lc_trk_g1_1 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (1292 346)  (1292 346)  LC_5 Logic Functioning bit
 (51 10)  (1303 346)  (1303 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1274 347)  (1274 347)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1277 347)  (1277 347)  routing T_24_21.bnl_op_6 <X> T_24_21.lc_trk_g2_6
 (26 11)  (1278 347)  (1278 347)  routing T_24_21.lc_trk_g2_7 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 347)  (1280 347)  routing T_24_21.lc_trk_g2_7 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 347)  (1281 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1284 347)  (1284 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1285 347)  (1285 347)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.input_2_5
 (34 11)  (1286 347)  (1286 347)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.input_2_5
 (14 13)  (1266 349)  (1266 349)  routing T_24_21.sp12_v_b_16 <X> T_24_21.lc_trk_g3_0
 (16 13)  (1268 349)  (1268 349)  routing T_24_21.sp12_v_b_16 <X> T_24_21.lc_trk_g3_0
 (17 13)  (1269 349)  (1269 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (2 14)  (1254 350)  (1254 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_21

 (4 0)  (1310 336)  (1310 336)  routing T_25_21.sp4_v_t_37 <X> T_25_21.sp4_v_b_0
 (21 0)  (1327 336)  (1327 336)  routing T_25_21.sp4_v_b_11 <X> T_25_21.lc_trk_g0_3
 (22 0)  (1328 336)  (1328 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1329 336)  (1329 336)  routing T_25_21.sp4_v_b_11 <X> T_25_21.lc_trk_g0_3
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 337)  (1315 337)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_v_b_1
 (10 1)  (1316 337)  (1316 337)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_v_b_1
 (21 1)  (1327 337)  (1327 337)  routing T_25_21.sp4_v_b_11 <X> T_25_21.lc_trk_g0_3
 (28 1)  (1334 337)  (1334 337)  routing T_25_21.lc_trk_g2_0 <X> T_25_21.input0_0
 (29 1)  (1335 337)  (1335 337)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (1332 338)  (1332 338)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.input0_1
 (28 3)  (1334 339)  (1334 339)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.input0_1
 (29 3)  (1335 339)  (1335 339)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (26 4)  (1332 340)  (1332 340)  routing T_25_21.lc_trk_g2_6 <X> T_25_21.input0_2
 (22 5)  (1328 341)  (1328 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (1329 341)  (1329 341)  routing T_25_21.sp12_h_l_9 <X> T_25_21.lc_trk_g1_2
 (26 5)  (1332 341)  (1332 341)  routing T_25_21.lc_trk_g2_6 <X> T_25_21.input0_2
 (28 5)  (1334 341)  (1334 341)  routing T_25_21.lc_trk_g2_6 <X> T_25_21.input0_2
 (29 5)  (1335 341)  (1335 341)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (26 7)  (1332 343)  (1332 343)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.input0_3
 (27 7)  (1333 343)  (1333 343)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.input0_3
 (28 7)  (1334 343)  (1334 343)  routing T_25_21.lc_trk_g3_2 <X> T_25_21.input0_3
 (29 7)  (1335 343)  (1335 343)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (14 8)  (1320 344)  (1320 344)  routing T_25_21.sp4_h_r_32 <X> T_25_21.lc_trk_g2_0
 (16 8)  (1322 344)  (1322 344)  routing T_25_21.sp4_v_t_20 <X> T_25_21.lc_trk_g2_1
 (17 8)  (1323 344)  (1323 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 344)  (1324 344)  routing T_25_21.sp4_v_t_20 <X> T_25_21.lc_trk_g2_1
 (21 8)  (1327 344)  (1327 344)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g2_3
 (22 8)  (1328 344)  (1328 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 344)  (1329 344)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g2_3
 (24 8)  (1330 344)  (1330 344)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g2_3
 (26 8)  (1332 344)  (1332 344)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.input0_4
 (27 8)  (1333 344)  (1333 344)  routing T_25_21.lc_trk_g1_2 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (39 8)  (1345 344)  (1345 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (15 9)  (1321 345)  (1321 345)  routing T_25_21.sp4_h_r_32 <X> T_25_21.lc_trk_g2_0
 (16 9)  (1322 345)  (1322 345)  routing T_25_21.sp4_h_r_32 <X> T_25_21.lc_trk_g2_0
 (17 9)  (1323 345)  (1323 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_32 lc_trk_g2_0
 (18 9)  (1324 345)  (1324 345)  routing T_25_21.sp4_v_t_20 <X> T_25_21.lc_trk_g2_1
 (21 9)  (1327 345)  (1327 345)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g2_3
 (27 9)  (1333 345)  (1333 345)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.input0_4
 (28 9)  (1334 345)  (1334 345)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.input0_4
 (29 9)  (1335 345)  (1335 345)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (30 9)  (1336 345)  (1336 345)  routing T_25_21.lc_trk_g1_2 <X> T_25_21.wire_bram/ram/WDATA_11
 (14 10)  (1320 346)  (1320 346)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g2_4
 (15 10)  (1321 346)  (1321 346)  routing T_25_21.sp4_v_b_45 <X> T_25_21.lc_trk_g2_5
 (16 10)  (1322 346)  (1322 346)  routing T_25_21.sp4_v_b_45 <X> T_25_21.lc_trk_g2_5
 (17 10)  (1323 346)  (1323 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_45 lc_trk_g2_5
 (19 10)  (1325 346)  (1325 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (4 11)  (1310 347)  (1310 347)  routing T_25_21.sp4_h_r_10 <X> T_25_21.sp4_h_l_43
 (6 11)  (1312 347)  (1312 347)  routing T_25_21.sp4_h_r_10 <X> T_25_21.sp4_h_l_43
 (9 11)  (1315 347)  (1315 347)  routing T_25_21.sp4_v_b_11 <X> T_25_21.sp4_v_t_42
 (10 11)  (1316 347)  (1316 347)  routing T_25_21.sp4_v_b_11 <X> T_25_21.sp4_v_t_42
 (15 11)  (1321 347)  (1321 347)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g2_4
 (16 11)  (1322 347)  (1322 347)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1328 347)  (1328 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (1334 347)  (1334 347)  routing T_25_21.lc_trk_g2_1 <X> T_25_21.input0_5
 (29 11)  (1335 347)  (1335 347)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 347)  (1338 347)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (1339 347)  (1339 347)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.input2_5
 (35 11)  (1341 347)  (1341 347)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.input2_5
 (17 12)  (1323 348)  (1323 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (1331 348)  (1331 348)  routing T_25_21.sp4_v_t_15 <X> T_25_21.lc_trk_g3_2
 (35 12)  (1341 348)  (1341 348)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.input2_6
 (8 13)  (1314 349)  (1314 349)  routing T_25_21.sp4_h_r_10 <X> T_25_21.sp4_v_b_10
 (18 13)  (1324 349)  (1324 349)  routing T_25_21.sp4_r_v_b_41 <X> T_25_21.lc_trk_g3_1
 (22 13)  (1328 349)  (1328 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_15 lc_trk_g3_2
 (23 13)  (1329 349)  (1329 349)  routing T_25_21.sp4_v_t_15 <X> T_25_21.lc_trk_g3_2
 (27 13)  (1333 349)  (1333 349)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.input0_6
 (28 13)  (1334 349)  (1334 349)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.input0_6
 (29 13)  (1335 349)  (1335 349)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 349)  (1338 349)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 349)  (1339 349)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.input2_6
 (34 13)  (1340 349)  (1340 349)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.input2_6
 (35 13)  (1341 349)  (1341 349)  routing T_25_21.lc_trk_g3_7 <X> T_25_21.input2_6
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (1320 350)  (1320 350)  routing T_25_21.sp12_v_b_4 <X> T_25_21.lc_trk_g3_4
 (16 14)  (1322 350)  (1322 350)  routing T_25_21.sp12_v_b_13 <X> T_25_21.lc_trk_g3_5
 (17 14)  (1323 350)  (1323 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_13 lc_trk_g3_5
 (21 14)  (1327 350)  (1327 350)  routing T_25_21.sp4_h_l_26 <X> T_25_21.lc_trk_g3_7
 (22 14)  (1328 350)  (1328 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 350)  (1329 350)  routing T_25_21.sp4_h_l_26 <X> T_25_21.lc_trk_g3_7
 (24 14)  (1330 350)  (1330 350)  routing T_25_21.sp4_h_l_26 <X> T_25_21.lc_trk_g3_7
 (35 14)  (1341 350)  (1341 350)  routing T_25_21.lc_trk_g3_4 <X> T_25_21.input2_7
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (14 15)  (1320 351)  (1320 351)  routing T_25_21.sp12_v_b_4 <X> T_25_21.lc_trk_g3_4
 (15 15)  (1321 351)  (1321 351)  routing T_25_21.sp12_v_b_4 <X> T_25_21.lc_trk_g3_4
 (17 15)  (1323 351)  (1323 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4
 (26 15)  (1332 351)  (1332 351)  routing T_25_21.lc_trk_g0_3 <X> T_25_21.input0_7
 (29 15)  (1335 351)  (1335 351)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 351)  (1338 351)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 351)  (1339 351)  routing T_25_21.lc_trk_g3_4 <X> T_25_21.input2_7
 (34 15)  (1340 351)  (1340 351)  routing T_25_21.lc_trk_g3_4 <X> T_25_21.input2_7


LogicTile_26_21

 (4 0)  (1352 336)  (1352 336)  routing T_26_21.sp4_h_l_43 <X> T_26_21.sp4_v_b_0
 (6 0)  (1354 336)  (1354 336)  routing T_26_21.sp4_h_l_43 <X> T_26_21.sp4_v_b_0
 (27 0)  (1375 336)  (1375 336)  routing T_26_21.lc_trk_g3_0 <X> T_26_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 336)  (1376 336)  routing T_26_21.lc_trk_g3_0 <X> T_26_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 336)  (1377 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 336)  (1380 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1385 336)  (1385 336)  LC_0 Logic Functioning bit
 (39 0)  (1387 336)  (1387 336)  LC_0 Logic Functioning bit
 (44 0)  (1392 336)  (1392 336)  LC_0 Logic Functioning bit
 (45 0)  (1393 336)  (1393 336)  LC_0 Logic Functioning bit
 (52 0)  (1400 336)  (1400 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (1353 337)  (1353 337)  routing T_26_21.sp4_h_l_43 <X> T_26_21.sp4_v_b_0
 (26 1)  (1374 337)  (1374 337)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1376 337)  (1376 337)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 337)  (1377 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (1389 337)  (1389 337)  LC_0 Logic Functioning bit
 (43 1)  (1391 337)  (1391 337)  LC_0 Logic Functioning bit
 (50 1)  (1398 337)  (1398 337)  Carry_In_Mux bit 

 (0 2)  (1348 338)  (1348 338)  routing T_26_21.glb_netwk_6 <X> T_26_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 338)  (1349 338)  routing T_26_21.glb_netwk_6 <X> T_26_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 338)  (1350 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_l_23
 (9 2)  (1357 338)  (1357 338)  routing T_26_21.sp4_v_b_1 <X> T_26_21.sp4_h_l_36
 (26 2)  (1374 338)  (1374 338)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1375 338)  (1375 338)  routing T_26_21.lc_trk_g3_1 <X> T_26_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1376 338)  (1376 338)  routing T_26_21.lc_trk_g3_1 <X> T_26_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 338)  (1377 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 338)  (1380 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1385 338)  (1385 338)  LC_1 Logic Functioning bit
 (39 2)  (1387 338)  (1387 338)  LC_1 Logic Functioning bit
 (44 2)  (1392 338)  (1392 338)  LC_1 Logic Functioning bit
 (45 2)  (1393 338)  (1393 338)  LC_1 Logic Functioning bit
 (52 2)  (1400 338)  (1400 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (9 3)  (1357 339)  (1357 339)  routing T_26_21.sp4_v_b_1 <X> T_26_21.sp4_v_t_36
 (19 3)  (1367 339)  (1367 339)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (1374 339)  (1374 339)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 339)  (1376 339)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 339)  (1377 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (1389 339)  (1389 339)  LC_1 Logic Functioning bit
 (43 3)  (1391 339)  (1391 339)  LC_1 Logic Functioning bit
 (0 4)  (1348 340)  (1348 340)  routing T_26_21.lc_trk_g3_3 <X> T_26_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 340)  (1349 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1369 340)  (1369 340)  routing T_26_21.wire_logic_cluster/lc_3/out <X> T_26_21.lc_trk_g1_3
 (22 4)  (1370 340)  (1370 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1373 340)  (1373 340)  routing T_26_21.wire_logic_cluster/lc_2/out <X> T_26_21.lc_trk_g1_2
 (27 4)  (1375 340)  (1375 340)  routing T_26_21.lc_trk_g1_2 <X> T_26_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 340)  (1377 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 340)  (1380 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1385 340)  (1385 340)  LC_2 Logic Functioning bit
 (39 4)  (1387 340)  (1387 340)  LC_2 Logic Functioning bit
 (44 4)  (1392 340)  (1392 340)  LC_2 Logic Functioning bit
 (45 4)  (1393 340)  (1393 340)  LC_2 Logic Functioning bit
 (52 4)  (1400 340)  (1400 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (1348 341)  (1348 341)  routing T_26_21.lc_trk_g3_3 <X> T_26_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1349 341)  (1349 341)  routing T_26_21.lc_trk_g3_3 <X> T_26_21.wire_logic_cluster/lc_7/cen
 (22 5)  (1370 341)  (1370 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1374 341)  (1374 341)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1376 341)  (1376 341)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 341)  (1377 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 341)  (1378 341)  routing T_26_21.lc_trk_g1_2 <X> T_26_21.wire_logic_cluster/lc_2/in_1
 (41 5)  (1389 341)  (1389 341)  LC_2 Logic Functioning bit
 (43 5)  (1391 341)  (1391 341)  LC_2 Logic Functioning bit
 (17 6)  (1365 342)  (1365 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1366 342)  (1366 342)  routing T_26_21.wire_logic_cluster/lc_5/out <X> T_26_21.lc_trk_g1_5
 (25 6)  (1373 342)  (1373 342)  routing T_26_21.wire_logic_cluster/lc_6/out <X> T_26_21.lc_trk_g1_6
 (26 6)  (1374 342)  (1374 342)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (1375 342)  (1375 342)  routing T_26_21.lc_trk_g1_3 <X> T_26_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 342)  (1377 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 342)  (1380 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1385 342)  (1385 342)  LC_3 Logic Functioning bit
 (39 6)  (1387 342)  (1387 342)  LC_3 Logic Functioning bit
 (44 6)  (1392 342)  (1392 342)  LC_3 Logic Functioning bit
 (45 6)  (1393 342)  (1393 342)  LC_3 Logic Functioning bit
 (9 7)  (1357 343)  (1357 343)  routing T_26_21.sp4_v_b_4 <X> T_26_21.sp4_v_t_41
 (22 7)  (1370 343)  (1370 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1374 343)  (1374 343)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1376 343)  (1376 343)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 343)  (1377 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1378 343)  (1378 343)  routing T_26_21.lc_trk_g1_3 <X> T_26_21.wire_logic_cluster/lc_3/in_1
 (41 7)  (1389 343)  (1389 343)  LC_3 Logic Functioning bit
 (43 7)  (1391 343)  (1391 343)  LC_3 Logic Functioning bit
 (51 7)  (1399 343)  (1399 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (1375 344)  (1375 344)  routing T_26_21.lc_trk_g3_4 <X> T_26_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 344)  (1376 344)  routing T_26_21.lc_trk_g3_4 <X> T_26_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 344)  (1377 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 344)  (1378 344)  routing T_26_21.lc_trk_g3_4 <X> T_26_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 344)  (1380 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1385 344)  (1385 344)  LC_4 Logic Functioning bit
 (39 8)  (1387 344)  (1387 344)  LC_4 Logic Functioning bit
 (44 8)  (1392 344)  (1392 344)  LC_4 Logic Functioning bit
 (45 8)  (1393 344)  (1393 344)  LC_4 Logic Functioning bit
 (22 9)  (1370 345)  (1370 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1374 345)  (1374 345)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1376 345)  (1376 345)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 345)  (1377 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (1389 345)  (1389 345)  LC_4 Logic Functioning bit
 (43 9)  (1391 345)  (1391 345)  LC_4 Logic Functioning bit
 (51 9)  (1399 345)  (1399 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (1369 346)  (1369 346)  routing T_26_21.sp4_h_l_34 <X> T_26_21.lc_trk_g2_7
 (22 10)  (1370 346)  (1370 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1371 346)  (1371 346)  routing T_26_21.sp4_h_l_34 <X> T_26_21.lc_trk_g2_7
 (24 10)  (1372 346)  (1372 346)  routing T_26_21.sp4_h_l_34 <X> T_26_21.lc_trk_g2_7
 (26 10)  (1374 346)  (1374 346)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1375 346)  (1375 346)  routing T_26_21.lc_trk_g1_5 <X> T_26_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 346)  (1377 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 346)  (1378 346)  routing T_26_21.lc_trk_g1_5 <X> T_26_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 346)  (1380 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1385 346)  (1385 346)  LC_5 Logic Functioning bit
 (39 10)  (1387 346)  (1387 346)  LC_5 Logic Functioning bit
 (44 10)  (1392 346)  (1392 346)  LC_5 Logic Functioning bit
 (45 10)  (1393 346)  (1393 346)  LC_5 Logic Functioning bit
 (47 10)  (1395 346)  (1395 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (1353 347)  (1353 347)  routing T_26_21.sp4_h_l_43 <X> T_26_21.sp4_v_t_43
 (12 11)  (1360 347)  (1360 347)  routing T_26_21.sp4_h_l_45 <X> T_26_21.sp4_v_t_45
 (21 11)  (1369 347)  (1369 347)  routing T_26_21.sp4_h_l_34 <X> T_26_21.lc_trk_g2_7
 (26 11)  (1374 347)  (1374 347)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 347)  (1376 347)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 347)  (1377 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (1389 347)  (1389 347)  LC_5 Logic Functioning bit
 (43 11)  (1391 347)  (1391 347)  LC_5 Logic Functioning bit
 (14 12)  (1362 348)  (1362 348)  routing T_26_21.wire_logic_cluster/lc_0/out <X> T_26_21.lc_trk_g3_0
 (17 12)  (1365 348)  (1365 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1366 348)  (1366 348)  routing T_26_21.wire_logic_cluster/lc_1/out <X> T_26_21.lc_trk_g3_1
 (21 12)  (1369 348)  (1369 348)  routing T_26_21.sp4_v_t_22 <X> T_26_21.lc_trk_g3_3
 (22 12)  (1370 348)  (1370 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1371 348)  (1371 348)  routing T_26_21.sp4_v_t_22 <X> T_26_21.lc_trk_g3_3
 (27 12)  (1375 348)  (1375 348)  routing T_26_21.lc_trk_g1_6 <X> T_26_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 348)  (1377 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 348)  (1378 348)  routing T_26_21.lc_trk_g1_6 <X> T_26_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 348)  (1380 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1385 348)  (1385 348)  LC_6 Logic Functioning bit
 (39 12)  (1387 348)  (1387 348)  LC_6 Logic Functioning bit
 (44 12)  (1392 348)  (1392 348)  LC_6 Logic Functioning bit
 (45 12)  (1393 348)  (1393 348)  LC_6 Logic Functioning bit
 (17 13)  (1365 349)  (1365 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1369 349)  (1369 349)  routing T_26_21.sp4_v_t_22 <X> T_26_21.lc_trk_g3_3
 (26 13)  (1374 349)  (1374 349)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1376 349)  (1376 349)  routing T_26_21.lc_trk_g2_2 <X> T_26_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 349)  (1377 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 349)  (1378 349)  routing T_26_21.lc_trk_g1_6 <X> T_26_21.wire_logic_cluster/lc_6/in_1
 (41 13)  (1389 349)  (1389 349)  LC_6 Logic Functioning bit
 (43 13)  (1391 349)  (1391 349)  LC_6 Logic Functioning bit
 (46 13)  (1394 349)  (1394 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (1362 350)  (1362 350)  routing T_26_21.wire_logic_cluster/lc_4/out <X> T_26_21.lc_trk_g3_4
 (21 14)  (1369 350)  (1369 350)  routing T_26_21.wire_logic_cluster/lc_7/out <X> T_26_21.lc_trk_g3_7
 (22 14)  (1370 350)  (1370 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (1374 350)  (1374 350)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1375 350)  (1375 350)  routing T_26_21.lc_trk_g3_7 <X> T_26_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 350)  (1376 350)  routing T_26_21.lc_trk_g3_7 <X> T_26_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 350)  (1377 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 350)  (1378 350)  routing T_26_21.lc_trk_g3_7 <X> T_26_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 350)  (1380 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1385 350)  (1385 350)  LC_7 Logic Functioning bit
 (39 14)  (1387 350)  (1387 350)  LC_7 Logic Functioning bit
 (44 14)  (1392 350)  (1392 350)  LC_7 Logic Functioning bit
 (45 14)  (1393 350)  (1393 350)  LC_7 Logic Functioning bit
 (52 14)  (1400 350)  (1400 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (1365 351)  (1365 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1374 351)  (1374 351)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1376 351)  (1376 351)  routing T_26_21.lc_trk_g2_7 <X> T_26_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 351)  (1377 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1378 351)  (1378 351)  routing T_26_21.lc_trk_g3_7 <X> T_26_21.wire_logic_cluster/lc_7/in_1
 (41 15)  (1389 351)  (1389 351)  LC_7 Logic Functioning bit
 (43 15)  (1391 351)  (1391 351)  LC_7 Logic Functioning bit


LogicTile_27_21

 (3 0)  (1405 336)  (1405 336)  routing T_27_21.sp12_v_t_23 <X> T_27_21.sp12_v_b_0
 (8 13)  (1410 349)  (1410 349)  routing T_27_21.sp4_h_l_47 <X> T_27_21.sp4_v_b_10
 (9 13)  (1411 349)  (1411 349)  routing T_27_21.sp4_h_l_47 <X> T_27_21.sp4_v_b_10


LogicTile_29_21

 (8 9)  (1518 345)  (1518 345)  routing T_29_21.sp4_h_l_36 <X> T_29_21.sp4_v_b_7
 (9 9)  (1519 345)  (1519 345)  routing T_29_21.sp4_h_l_36 <X> T_29_21.sp4_v_b_7
 (10 9)  (1520 345)  (1520 345)  routing T_29_21.sp4_h_l_36 <X> T_29_21.sp4_v_b_7
 (8 14)  (1518 350)  (1518 350)  routing T_29_21.sp4_v_t_47 <X> T_29_21.sp4_h_l_47
 (9 14)  (1519 350)  (1519 350)  routing T_29_21.sp4_v_t_47 <X> T_29_21.sp4_h_l_47


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (4 4)  (1730 340)  (1730 340)  routing T_33_21.span4_vert_b_12 <X> T_33_21.lc_trk_g0_4
 (10 4)  (1736 340)  (1736 340)  routing T_33_21.lc_trk_g1_4 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 340)  (1737 340)  routing T_33_21.lc_trk_g1_4 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g0_6 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (5 5)  (1731 341)  (1731 341)  routing T_33_21.span4_vert_b_12 <X> T_33_21.lc_trk_g0_4
 (7 5)  (1733 341)  (1733 341)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g0_6 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 342)  (1734 342)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g0_7
 (6 7)  (1732 343)  (1732 343)  routing T_33_21.span12_horz_14 <X> T_33_21.lc_trk_g0_6
 (7 7)  (1733 343)  (1733 343)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g0_4 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 348)  (1730 348)  routing T_33_21.span4_vert_b_12 <X> T_33_21.lc_trk_g1_4
 (5 13)  (1731 349)  (1731 349)  routing T_33_21.span4_vert_b_12 <X> T_33_21.lc_trk_g1_4
 (7 13)  (1733 349)  (1733 349)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_6_20

 (19 9)  (307 329)  (307 329)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


RAM_Tile_8_20

 (5 0)  (401 320)  (401 320)  routing T_8_20.sp4_v_t_37 <X> T_8_20.sp4_h_r_0
 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (9 0)  (405 320)  (405 320)  routing T_8_20.sp4_v_t_36 <X> T_8_20.sp4_h_r_1
 (15 0)  (411 320)  (411 320)  routing T_8_20.sp4_h_r_1 <X> T_8_20.lc_trk_g0_1
 (16 0)  (412 320)  (412 320)  routing T_8_20.sp4_h_r_1 <X> T_8_20.lc_trk_g0_1
 (17 0)  (413 320)  (413 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (14 1)  (410 321)  (410 321)  routing T_8_20.sp4_h_r_0 <X> T_8_20.lc_trk_g0_0
 (15 1)  (411 321)  (411 321)  routing T_8_20.sp4_h_r_0 <X> T_8_20.lc_trk_g0_0
 (16 1)  (412 321)  (412 321)  routing T_8_20.sp4_h_r_0 <X> T_8_20.lc_trk_g0_0
 (17 1)  (413 321)  (413 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (414 321)  (414 321)  routing T_8_20.sp4_h_r_1 <X> T_8_20.lc_trk_g0_1
 (29 1)  (425 321)  (425 321)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (25 2)  (421 322)  (421 322)  routing T_8_20.sp4_v_b_14 <X> T_8_20.lc_trk_g0_6
 (26 2)  (422 322)  (422 322)  routing T_8_20.lc_trk_g1_4 <X> T_8_20.input0_1
 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (418 323)  (418 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_14 lc_trk_g0_6
 (23 3)  (419 323)  (419 323)  routing T_8_20.sp4_v_b_14 <X> T_8_20.lc_trk_g0_6
 (25 3)  (421 323)  (421 323)  routing T_8_20.sp4_v_b_14 <X> T_8_20.lc_trk_g0_6
 (27 3)  (423 323)  (423 323)  routing T_8_20.lc_trk_g1_4 <X> T_8_20.input0_1
 (29 3)  (425 323)  (425 323)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (0 4)  (396 324)  (396 324)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.wire_bram/ram/WCLKE
 (1 4)  (397 324)  (397 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (26 4)  (422 324)  (422 324)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.input0_2
 (0 5)  (396 325)  (396 325)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.wire_bram/ram/WCLKE
 (1 5)  (397 325)  (397 325)  routing T_8_20.lc_trk_g3_3 <X> T_8_20.wire_bram/ram/WCLKE
 (14 5)  (410 325)  (410 325)  routing T_8_20.sp4_r_v_b_24 <X> T_8_20.lc_trk_g1_0
 (17 5)  (413 325)  (413 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (422 325)  (422 325)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.input0_2
 (29 5)  (425 325)  (425 325)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (14 6)  (410 326)  (410 326)  routing T_8_20.sp4_h_r_12 <X> T_8_20.lc_trk_g1_4
 (17 6)  (413 326)  (413 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (15 7)  (411 327)  (411 327)  routing T_8_20.sp4_h_r_12 <X> T_8_20.lc_trk_g1_4
 (16 7)  (412 327)  (412 327)  routing T_8_20.sp4_h_r_12 <X> T_8_20.lc_trk_g1_4
 (17 7)  (413 327)  (413 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (18 7)  (414 327)  (414 327)  routing T_8_20.sp4_r_v_b_29 <X> T_8_20.lc_trk_g1_5
 (28 7)  (424 327)  (424 327)  routing T_8_20.lc_trk_g2_1 <X> T_8_20.input0_3
 (29 7)  (425 327)  (425 327)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (17 8)  (413 328)  (413 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (418 328)  (418 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (419 328)  (419 328)  routing T_8_20.sp4_h_r_27 <X> T_8_20.lc_trk_g2_3
 (24 8)  (420 328)  (420 328)  routing T_8_20.sp4_h_r_27 <X> T_8_20.lc_trk_g2_3
 (26 8)  (422 328)  (422 328)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.input0_4
 (28 8)  (424 328)  (424 328)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 328)  (433 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (18 9)  (414 329)  (414 329)  routing T_8_20.sp4_r_v_b_33 <X> T_8_20.lc_trk_g2_1
 (21 9)  (417 329)  (417 329)  routing T_8_20.sp4_h_r_27 <X> T_8_20.lc_trk_g2_3
 (26 9)  (422 329)  (422 329)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.input0_4
 (27 9)  (423 329)  (423 329)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.input0_4
 (28 9)  (424 329)  (424 329)  routing T_8_20.lc_trk_g3_7 <X> T_8_20.input0_4
 (29 9)  (425 329)  (425 329)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_3
 (22 10)  (418 330)  (418 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (419 330)  (419 330)  routing T_8_20.sp4_v_b_47 <X> T_8_20.lc_trk_g2_7
 (24 10)  (420 330)  (420 330)  routing T_8_20.sp4_v_b_47 <X> T_8_20.lc_trk_g2_7
 (26 10)  (422 330)  (422 330)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.input0_5
 (26 11)  (422 331)  (422 331)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.input0_5
 (28 11)  (424 331)  (424 331)  routing T_8_20.lc_trk_g2_7 <X> T_8_20.input0_5
 (29 11)  (425 331)  (425 331)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (428 331)  (428 331)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (429 331)  (429 331)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.input2_5
 (34 11)  (430 331)  (430 331)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.input2_5
 (14 12)  (410 332)  (410 332)  routing T_8_20.sp4_v_t_13 <X> T_8_20.lc_trk_g3_0
 (16 12)  (412 332)  (412 332)  routing T_8_20.sp12_v_b_9 <X> T_8_20.lc_trk_g3_1
 (17 12)  (413 332)  (413 332)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_9 lc_trk_g3_1
 (21 12)  (417 332)  (417 332)  routing T_8_20.sp4_v_t_22 <X> T_8_20.lc_trk_g3_3
 (22 12)  (418 332)  (418 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 332)  (419 332)  routing T_8_20.sp4_v_t_22 <X> T_8_20.lc_trk_g3_3
 (26 12)  (422 332)  (422 332)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.input0_6
 (16 13)  (412 333)  (412 333)  routing T_8_20.sp4_v_t_13 <X> T_8_20.lc_trk_g3_0
 (17 13)  (413 333)  (413 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (21 13)  (417 333)  (417 333)  routing T_8_20.sp4_v_t_22 <X> T_8_20.lc_trk_g3_3
 (27 13)  (423 333)  (423 333)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.input0_6
 (29 13)  (425 333)  (425 333)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (428 333)  (428 333)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_1 input2_6
 (33 13)  (429 333)  (429 333)  routing T_8_20.lc_trk_g3_1 <X> T_8_20.input2_6
 (34 13)  (430 333)  (430 333)  routing T_8_20.lc_trk_g3_1 <X> T_8_20.input2_6
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (413 334)  (413 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (417 334)  (417 334)  routing T_8_20.sp4_v_t_26 <X> T_8_20.lc_trk_g3_7
 (22 14)  (418 334)  (418 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 334)  (419 334)  routing T_8_20.sp4_v_t_26 <X> T_8_20.lc_trk_g3_7
 (0 15)  (396 335)  (396 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (18 15)  (414 335)  (414 335)  routing T_8_20.sp4_r_v_b_45 <X> T_8_20.lc_trk_g3_5
 (21 15)  (417 335)  (417 335)  routing T_8_20.sp4_v_t_26 <X> T_8_20.lc_trk_g3_7
 (27 15)  (423 335)  (423 335)  routing T_8_20.lc_trk_g1_0 <X> T_8_20.input0_7
 (29 15)  (425 335)  (425 335)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (428 335)  (428 335)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_9_20

 (4 10)  (442 330)  (442 330)  routing T_9_20.sp4_v_b_10 <X> T_9_20.sp4_v_t_43
 (6 10)  (444 330)  (444 330)  routing T_9_20.sp4_v_b_10 <X> T_9_20.sp4_v_t_43


LogicTile_10_20

 (5 6)  (497 326)  (497 326)  routing T_10_20.sp4_v_t_44 <X> T_10_20.sp4_h_l_38
 (4 7)  (496 327)  (496 327)  routing T_10_20.sp4_v_t_44 <X> T_10_20.sp4_h_l_38
 (6 7)  (498 327)  (498 327)  routing T_10_20.sp4_v_t_44 <X> T_10_20.sp4_h_l_38


LogicTile_11_20

 (8 2)  (554 322)  (554 322)  routing T_11_20.sp4_h_r_5 <X> T_11_20.sp4_h_l_36
 (10 2)  (556 322)  (556 322)  routing T_11_20.sp4_h_r_5 <X> T_11_20.sp4_h_l_36


LogicTile_12_20

 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (47 2)  (647 322)  (647 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (614 323)  (614 323)  routing T_12_20.sp12_h_r_20 <X> T_12_20.lc_trk_g0_4
 (16 3)  (616 323)  (616 323)  routing T_12_20.sp12_h_r_20 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (21 6)  (621 326)  (621 326)  routing T_12_20.wire_logic_cluster/lc_7/out <X> T_12_20.lc_trk_g1_7
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (3 14)  (603 334)  (603 334)  routing T_12_20.sp12_h_r_1 <X> T_12_20.sp12_v_t_22
 (31 14)  (631 334)  (631 334)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (45 14)  (645 334)  (645 334)  LC_7 Logic Functioning bit
 (3 15)  (603 335)  (603 335)  routing T_12_20.sp12_h_r_1 <X> T_12_20.sp12_v_t_22
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (37 15)  (637 335)  (637 335)  LC_7 Logic Functioning bit
 (38 15)  (638 335)  (638 335)  LC_7 Logic Functioning bit
 (39 15)  (639 335)  (639 335)  LC_7 Logic Functioning bit


LogicTile_13_20

 (14 0)  (668 320)  (668 320)  routing T_13_20.bnr_op_0 <X> T_13_20.lc_trk_g0_0
 (25 0)  (679 320)  (679 320)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g0_2
 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 320)  (689 320)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_0
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (40 0)  (694 320)  (694 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (14 1)  (668 321)  (668 321)  routing T_13_20.bnr_op_0 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 321)  (677 321)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g0_2
 (24 1)  (678 321)  (678 321)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g0_2
 (26 1)  (680 321)  (680 321)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 321)  (684 321)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 321)  (687 321)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_0
 (34 1)  (688 321)  (688 321)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_0
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (39 1)  (693 321)  (693 321)  LC_0 Logic Functioning bit
 (40 1)  (694 321)  (694 321)  LC_0 Logic Functioning bit
 (42 1)  (696 321)  (696 321)  LC_0 Logic Functioning bit
 (14 2)  (668 322)  (668 322)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g0_4
 (25 2)  (679 322)  (679 322)  routing T_13_20.sp4_h_r_14 <X> T_13_20.lc_trk_g0_6
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (42 2)  (696 322)  (696 322)  LC_1 Logic Functioning bit
 (50 2)  (704 322)  (704 322)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 323)  (677 323)  routing T_13_20.sp4_h_r_14 <X> T_13_20.lc_trk_g0_6
 (24 3)  (678 323)  (678 323)  routing T_13_20.sp4_h_r_14 <X> T_13_20.lc_trk_g0_6
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (25 4)  (679 324)  (679 324)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g1_2
 (14 5)  (668 325)  (668 325)  routing T_13_20.sp4_h_r_0 <X> T_13_20.lc_trk_g1_0
 (15 5)  (669 325)  (669 325)  routing T_13_20.sp4_h_r_0 <X> T_13_20.lc_trk_g1_0
 (16 5)  (670 325)  (670 325)  routing T_13_20.sp4_h_r_0 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g1_2
 (21 6)  (675 326)  (675 326)  routing T_13_20.bnr_op_7 <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (679 326)  (679 326)  routing T_13_20.bnr_op_6 <X> T_13_20.lc_trk_g1_6
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (41 6)  (695 326)  (695 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (21 7)  (675 327)  (675 327)  routing T_13_20.bnr_op_7 <X> T_13_20.lc_trk_g1_7
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 327)  (679 327)  routing T_13_20.bnr_op_6 <X> T_13_20.lc_trk_g1_6
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (41 7)  (695 327)  (695 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 328)  (687 328)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 328)  (689 328)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.input_2_4
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 329)  (681 329)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 329)  (682 329)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 329)  (686 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 329)  (687 329)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.input_2_4
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (40 9)  (694 329)  (694 329)  LC_4 Logic Functioning bit
 (41 9)  (695 329)  (695 329)  LC_4 Logic Functioning bit
 (15 10)  (669 330)  (669 330)  routing T_13_20.rgt_op_5 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.rgt_op_5 <X> T_13_20.lc_trk_g2_5
 (21 10)  (675 330)  (675 330)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g2_7
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 330)  (682 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 330)  (685 330)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (39 10)  (693 330)  (693 330)  LC_5 Logic Functioning bit
 (41 10)  (695 330)  (695 330)  LC_5 Logic Functioning bit
 (43 10)  (697 330)  (697 330)  LC_5 Logic Functioning bit
 (14 11)  (668 331)  (668 331)  routing T_13_20.sp4_h_l_17 <X> T_13_20.lc_trk_g2_4
 (15 11)  (669 331)  (669 331)  routing T_13_20.sp4_h_l_17 <X> T_13_20.lc_trk_g2_4
 (16 11)  (670 331)  (670 331)  routing T_13_20.sp4_h_l_17 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.tnr_op_6 <X> T_13_20.lc_trk_g2_6
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (15 12)  (669 332)  (669 332)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g3_1
 (26 12)  (680 332)  (680 332)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 332)  (682 332)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (42 12)  (696 332)  (696 332)  LC_6 Logic Functioning bit
 (50 12)  (704 332)  (704 332)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (41 13)  (695 333)  (695 333)  LC_6 Logic Functioning bit
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (675 334)  (675 334)  routing T_13_20.rgt_op_7 <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 334)  (678 334)  routing T_13_20.rgt_op_7 <X> T_13_20.lc_trk_g3_7
 (25 14)  (679 334)  (679 334)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g3_6
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 334)  (688 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (41 14)  (695 334)  (695 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (50 14)  (704 334)  (704 334)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (672 335)  (672 335)  routing T_13_20.sp4_r_v_b_45 <X> T_13_20.lc_trk_g3_5
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit
 (42 15)  (696 335)  (696 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 320)  (736 320)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 320)  (738 320)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 320)  (742 320)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 320)  (743 320)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_0
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (37 0)  (745 320)  (745 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (39 0)  (747 320)  (747 320)  LC_0 Logic Functioning bit
 (40 0)  (748 320)  (748 320)  LC_0 Logic Functioning bit
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_v_b_18 <X> T_14_20.lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.sp4_v_b_18 <X> T_14_20.lc_trk_g0_2
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 321)  (741 321)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_0
 (34 1)  (742 321)  (742 321)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_0
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (40 1)  (748 321)  (748 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (13 2)  (721 322)  (721 322)  routing T_14_20.sp4_h_r_2 <X> T_14_20.sp4_v_t_39
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 322)  (726 322)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g0_5
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (40 2)  (748 322)  (748 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (50 2)  (758 322)  (758 322)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (720 323)  (720 323)  routing T_14_20.sp4_h_r_2 <X> T_14_20.sp4_v_t_39
 (14 3)  (722 323)  (722 323)  routing T_14_20.top_op_4 <X> T_14_20.lc_trk_g0_4
 (15 3)  (723 323)  (723 323)  routing T_14_20.top_op_4 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 323)  (732 323)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g0_6
 (25 3)  (733 323)  (733 323)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g0_6
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (2 4)  (710 324)  (710 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 324)  (739 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (40 4)  (748 324)  (748 324)  LC_2 Logic Functioning bit
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (50 4)  (758 324)  (758 324)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (38 5)  (746 325)  (746 325)  LC_2 Logic Functioning bit
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (37 6)  (745 326)  (745 326)  LC_3 Logic Functioning bit
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (37 7)  (745 327)  (745 327)  LC_3 Logic Functioning bit
 (38 7)  (746 327)  (746 327)  LC_3 Logic Functioning bit
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (14 8)  (722 328)  (722 328)  routing T_14_20.wire_logic_cluster/lc_0/out <X> T_14_20.lc_trk_g2_0
 (21 8)  (729 328)  (729 328)  routing T_14_20.rgt_op_3 <X> T_14_20.lc_trk_g2_3
 (22 8)  (730 328)  (730 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 328)  (732 328)  routing T_14_20.rgt_op_3 <X> T_14_20.lc_trk_g2_3
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (35 8)  (743 328)  (743 328)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_4
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (40 8)  (748 328)  (748 328)  LC_4 Logic Functioning bit
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 329)  (741 329)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_4
 (34 9)  (742 329)  (742 329)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_4
 (48 9)  (756 329)  (756 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (722 330)  (722 330)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g2_4
 (15 10)  (723 330)  (723 330)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g2_5
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 330)  (726 330)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g2_5
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 330)  (741 330)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 330)  (743 330)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.input_2_5
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (40 10)  (748 330)  (748 330)  LC_5 Logic Functioning bit
 (51 10)  (759 330)  (759 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (723 331)  (723 331)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 331)  (740 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 331)  (741 331)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.input_2_5
 (34 11)  (742 331)  (742 331)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.input_2_5
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (40 11)  (748 331)  (748 331)  LC_5 Logic Functioning bit
 (42 11)  (750 331)  (750 331)  LC_5 Logic Functioning bit
 (21 12)  (729 332)  (729 332)  routing T_14_20.rgt_op_3 <X> T_14_20.lc_trk_g3_3
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 332)  (732 332)  routing T_14_20.rgt_op_3 <X> T_14_20.lc_trk_g3_3
 (25 12)  (733 332)  (733 332)  routing T_14_20.rgt_op_2 <X> T_14_20.lc_trk_g3_2
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (40 12)  (748 332)  (748 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (50 12)  (758 332)  (758 332)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (723 333)  (723 333)  routing T_14_20.tnr_op_0 <X> T_14_20.lc_trk_g3_0
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.rgt_op_2 <X> T_14_20.lc_trk_g3_2
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (38 13)  (746 333)  (746 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (14 14)  (722 334)  (722 334)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g3_4
 (15 14)  (723 334)  (723 334)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g3_5
 (21 14)  (729 334)  (729 334)  routing T_14_20.rgt_op_7 <X> T_14_20.lc_trk_g3_7
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 334)  (732 334)  routing T_14_20.rgt_op_7 <X> T_14_20.lc_trk_g3_7
 (25 14)  (733 334)  (733 334)  routing T_14_20.rgt_op_6 <X> T_14_20.lc_trk_g3_6
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (746 334)  (746 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (40 14)  (748 334)  (748 334)  LC_7 Logic Functioning bit
 (41 14)  (749 334)  (749 334)  LC_7 Logic Functioning bit
 (50 14)  (758 334)  (758 334)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (759 334)  (759 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (723 335)  (723 335)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 335)  (732 335)  routing T_14_20.rgt_op_6 <X> T_14_20.lc_trk_g3_6
 (26 15)  (734 335)  (734 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (40 15)  (748 335)  (748 335)  LC_7 Logic Functioning bit
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit
 (43 15)  (751 335)  (751 335)  LC_7 Logic Functioning bit
 (52 15)  (760 335)  (760 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_20

 (14 0)  (776 320)  (776 320)  routing T_15_20.bnr_op_0 <X> T_15_20.lc_trk_g0_0
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.bnr_op_1 <X> T_15_20.lc_trk_g0_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (806 320)  (806 320)  LC_0 Logic Functioning bit
 (14 1)  (776 321)  (776 321)  routing T_15_20.bnr_op_0 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (780 321)  (780 321)  routing T_15_20.bnr_op_1 <X> T_15_20.lc_trk_g0_1
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (44 2)  (806 322)  (806 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (14 3)  (776 323)  (776 323)  routing T_15_20.sp4_h_r_4 <X> T_15_20.lc_trk_g0_4
 (15 3)  (777 323)  (777 323)  routing T_15_20.sp4_h_r_4 <X> T_15_20.lc_trk_g0_4
 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_h_r_4 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (47 3)  (809 323)  (809 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (813 323)  (813 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (770 324)  (770 324)  routing T_15_20.sp4_h_l_45 <X> T_15_20.sp4_h_r_4
 (10 4)  (772 324)  (772 324)  routing T_15_20.sp4_h_l_45 <X> T_15_20.sp4_h_r_4
 (21 4)  (783 324)  (783 324)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 324)  (787 324)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g1_2
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (44 4)  (806 324)  (806 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (48 4)  (810 324)  (810 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (9 6)  (771 326)  (771 326)  routing T_15_20.sp4_v_b_4 <X> T_15_20.sp4_h_l_41
 (12 6)  (774 326)  (774 326)  routing T_15_20.sp4_h_r_2 <X> T_15_20.sp4_h_l_40
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g1_5
 (25 6)  (787 326)  (787 326)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g1_6
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (44 6)  (806 326)  (806 326)  LC_3 Logic Functioning bit
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (13 7)  (775 327)  (775 327)  routing T_15_20.sp4_h_r_2 <X> T_15_20.sp4_h_l_40
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (789 327)  (789 327)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 327)  (792 327)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 327)  (798 327)  LC_3 Logic Functioning bit
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (38 7)  (800 327)  (800 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (41 7)  (803 327)  (803 327)  LC_3 Logic Functioning bit
 (43 7)  (805 327)  (805 327)  LC_3 Logic Functioning bit
 (47 7)  (809 327)  (809 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (810 327)  (810 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (813 327)  (813 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (776 328)  (776 328)  routing T_15_20.sp4_v_b_24 <X> T_15_20.lc_trk_g2_0
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (803 328)  (803 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (44 8)  (806 328)  (806 328)  LC_4 Logic Functioning bit
 (45 8)  (807 328)  (807 328)  LC_4 Logic Functioning bit
 (46 8)  (808 328)  (808 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (778 329)  (778 329)  routing T_15_20.sp4_v_b_24 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (39 9)  (801 329)  (801 329)  LC_4 Logic Functioning bit
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (44 10)  (806 330)  (806 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (51 10)  (813 330)  (813 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (775 331)  (775 331)  routing T_15_20.sp4_v_b_3 <X> T_15_20.sp4_h_l_45
 (27 11)  (789 331)  (789 331)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (14 12)  (776 332)  (776 332)  routing T_15_20.sp4_v_b_24 <X> T_15_20.lc_trk_g3_0
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g3_1
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (44 12)  (806 332)  (806 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (51 12)  (813 332)  (813 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (778 333)  (778 333)  routing T_15_20.sp4_v_b_24 <X> T_15_20.lc_trk_g3_0
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 333)  (792 333)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (37 13)  (799 333)  (799 333)  LC_6 Logic Functioning bit
 (38 13)  (800 333)  (800 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (48 13)  (810 333)  (810 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (768 334)  (768 334)  routing T_15_20.sp4_h_l_41 <X> T_15_20.sp4_v_t_44
 (14 14)  (776 334)  (776 334)  routing T_15_20.wire_logic_cluster/lc_4/out <X> T_15_20.lc_trk_g3_4
 (19 14)  (781 334)  (781 334)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (783 334)  (783 334)  routing T_15_20.wire_logic_cluster/lc_7/out <X> T_15_20.lc_trk_g3_7
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 334)  (790 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (44 14)  (806 334)  (806 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (51 14)  (813 334)  (813 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (41 15)  (803 335)  (803 335)  LC_7 Logic Functioning bit
 (43 15)  (805 335)  (805 335)  LC_7 Logic Functioning bit
 (48 15)  (810 335)  (810 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_20

 (8 1)  (824 321)  (824 321)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_v_b_1
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (839 321)  (839 321)  routing T_16_20.sp12_h_l_17 <X> T_16_20.lc_trk_g0_2
 (25 1)  (841 321)  (841 321)  routing T_16_20.sp12_h_l_17 <X> T_16_20.lc_trk_g0_2
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 6)  (837 326)  (837 326)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 326)  (850 326)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (31 7)  (847 327)  (847 327)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (38 7)  (854 327)  (854 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (46 7)  (862 327)  (862 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 322)  (888 322)  routing T_17_20.wire_logic_cluster/lc_4/out <X> T_17_20.lc_trk_g0_4
 (8 3)  (882 323)  (882 323)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_t_36
 (9 3)  (883 323)  (883 323)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_t_36
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (4 5)  (878 325)  (878 325)  routing T_17_20.sp4_v_t_47 <X> T_17_20.sp4_h_r_3
 (14 5)  (888 325)  (888 325)  routing T_17_20.sp4_h_r_0 <X> T_17_20.lc_trk_g1_0
 (15 5)  (889 325)  (889 325)  routing T_17_20.sp4_h_r_0 <X> T_17_20.lc_trk_g1_0
 (16 5)  (890 325)  (890 325)  routing T_17_20.sp4_h_r_0 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (4 6)  (878 326)  (878 326)  routing T_17_20.sp4_h_r_9 <X> T_17_20.sp4_v_t_38
 (6 6)  (880 326)  (880 326)  routing T_17_20.sp4_h_r_9 <X> T_17_20.sp4_v_t_38
 (5 7)  (879 327)  (879 327)  routing T_17_20.sp4_h_r_9 <X> T_17_20.sp4_v_t_38
 (8 8)  (882 328)  (882 328)  routing T_17_20.sp4_v_b_1 <X> T_17_20.sp4_h_r_7
 (9 8)  (883 328)  (883 328)  routing T_17_20.sp4_v_b_1 <X> T_17_20.sp4_h_r_7
 (10 8)  (884 328)  (884 328)  routing T_17_20.sp4_v_b_1 <X> T_17_20.sp4_h_r_7
 (26 8)  (900 328)  (900 328)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 328)  (901 328)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 328)  (902 328)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (39 8)  (913 328)  (913 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (45 8)  (919 328)  (919 328)  LC_4 Logic Functioning bit
 (8 9)  (882 329)  (882 329)  routing T_17_20.sp4_h_l_42 <X> T_17_20.sp4_v_b_7
 (9 9)  (883 329)  (883 329)  routing T_17_20.sp4_h_l_42 <X> T_17_20.sp4_v_b_7
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 329)  (904 329)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 329)  (906 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (907 329)  (907 329)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.input_2_4
 (34 9)  (908 329)  (908 329)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.input_2_4
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (39 9)  (913 329)  (913 329)  LC_4 Logic Functioning bit
 (40 9)  (914 329)  (914 329)  LC_4 Logic Functioning bit
 (42 9)  (916 329)  (916 329)  LC_4 Logic Functioning bit
 (46 9)  (920 329)  (920 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 12)  (889 332)  (889 332)  routing T_17_20.tnl_op_1 <X> T_17_20.lc_trk_g3_1
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (899 332)  (899 332)  routing T_17_20.rgt_op_2 <X> T_17_20.lc_trk_g3_2
 (18 13)  (892 333)  (892 333)  routing T_17_20.tnl_op_1 <X> T_17_20.lc_trk_g3_1
 (19 13)  (893 333)  (893 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 333)  (898 333)  routing T_17_20.rgt_op_2 <X> T_17_20.lc_trk_g3_2
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 335)  (874 335)  routing T_17_20.glb_netwk_2 <X> T_17_20.wire_logic_cluster/lc_7/s_r


LogicTile_18_20

 (26 0)  (954 320)  (954 320)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 320)  (959 320)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 320)  (961 320)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (43 0)  (971 320)  (971 320)  LC_0 Logic Functioning bit
 (45 0)  (973 320)  (973 320)  LC_0 Logic Functioning bit
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 321)  (959 321)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 321)  (961 321)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.input_2_0
 (35 1)  (963 321)  (963 321)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.input_2_0
 (42 1)  (970 321)  (970 321)  LC_0 Logic Functioning bit
 (43 1)  (971 321)  (971 321)  LC_0 Logic Functioning bit
 (47 1)  (975 321)  (975 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (979 321)  (979 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (954 322)  (954 322)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 322)  (956 322)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 322)  (961 322)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (47 2)  (975 322)  (975 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (955 323)  (955 323)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 323)  (956 323)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 323)  (958 323)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (43 3)  (971 323)  (971 323)  LC_1 Logic Functioning bit
 (46 3)  (974 323)  (974 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (975 323)  (975 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (942 324)  (942 324)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g1_0
 (21 4)  (949 324)  (949 324)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g1_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 324)  (954 324)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 324)  (961 324)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (46 4)  (974 324)  (974 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (978 324)  (978 324)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 325)  (951 325)  routing T_18_20.sp4_v_b_18 <X> T_18_20.lc_trk_g1_2
 (24 5)  (952 325)  (952 325)  routing T_18_20.sp4_v_b_18 <X> T_18_20.lc_trk_g1_2
 (27 5)  (955 325)  (955 325)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (14 6)  (942 326)  (942 326)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g1_4
 (15 6)  (943 326)  (943 326)  routing T_18_20.sp4_v_b_21 <X> T_18_20.lc_trk_g1_5
 (16 6)  (944 326)  (944 326)  routing T_18_20.sp4_v_b_21 <X> T_18_20.lc_trk_g1_5
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 326)  (961 326)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 326)  (962 326)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (50 6)  (978 326)  (978 326)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (15 8)  (943 328)  (943 328)  routing T_18_20.sp4_h_r_33 <X> T_18_20.lc_trk_g2_1
 (16 8)  (944 328)  (944 328)  routing T_18_20.sp4_h_r_33 <X> T_18_20.lc_trk_g2_1
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 328)  (946 328)  routing T_18_20.sp4_h_r_33 <X> T_18_20.lc_trk_g2_1
 (21 8)  (949 328)  (949 328)  routing T_18_20.sp4_h_r_35 <X> T_18_20.lc_trk_g2_3
 (22 8)  (950 328)  (950 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (951 328)  (951 328)  routing T_18_20.sp4_h_r_35 <X> T_18_20.lc_trk_g2_3
 (24 8)  (952 328)  (952 328)  routing T_18_20.sp4_h_r_35 <X> T_18_20.lc_trk_g2_3
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 328)  (959 328)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 328)  (961 328)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (41 8)  (969 328)  (969 328)  LC_4 Logic Functioning bit
 (43 8)  (971 328)  (971 328)  LC_4 Logic Functioning bit
 (45 8)  (973 328)  (973 328)  LC_4 Logic Functioning bit
 (46 8)  (974 328)  (974 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (978 328)  (978 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (979 328)  (979 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (950 329)  (950 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 329)  (951 329)  routing T_18_20.sp4_v_b_42 <X> T_18_20.lc_trk_g2_2
 (24 9)  (952 329)  (952 329)  routing T_18_20.sp4_v_b_42 <X> T_18_20.lc_trk_g2_2
 (26 9)  (954 329)  (954 329)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 329)  (959 329)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (41 9)  (969 329)  (969 329)  LC_4 Logic Functioning bit
 (42 9)  (970 329)  (970 329)  LC_4 Logic Functioning bit
 (43 9)  (971 329)  (971 329)  LC_4 Logic Functioning bit
 (46 9)  (974 329)  (974 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (942 330)  (942 330)  routing T_18_20.rgt_op_4 <X> T_18_20.lc_trk_g2_4
 (21 10)  (949 330)  (949 330)  routing T_18_20.rgt_op_7 <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 330)  (952 330)  routing T_18_20.rgt_op_7 <X> T_18_20.lc_trk_g2_7
 (26 10)  (954 330)  (954 330)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 330)  (955 330)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 330)  (961 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 330)  (962 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (37 10)  (965 330)  (965 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (43 10)  (971 330)  (971 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (15 11)  (943 331)  (943 331)  routing T_18_20.rgt_op_4 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (954 331)  (954 331)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 331)  (955 331)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 331)  (956 331)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 331)  (958 331)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 331)  (960 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (962 331)  (962 331)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.input_2_5
 (35 11)  (963 331)  (963 331)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.input_2_5
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (43 11)  (971 331)  (971 331)  LC_5 Logic Functioning bit
 (46 11)  (974 331)  (974 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (981 331)  (981 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (931 332)  (931 332)  routing T_18_20.sp12_v_t_22 <X> T_18_20.sp12_h_r_1
 (21 12)  (949 332)  (949 332)  routing T_18_20.sp4_h_r_43 <X> T_18_20.lc_trk_g3_3
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 332)  (951 332)  routing T_18_20.sp4_h_r_43 <X> T_18_20.lc_trk_g3_3
 (24 12)  (952 332)  (952 332)  routing T_18_20.sp4_h_r_43 <X> T_18_20.lc_trk_g3_3
 (26 12)  (954 332)  (954 332)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 332)  (961 332)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (51 12)  (979 332)  (979 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (980 332)  (980 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (949 333)  (949 333)  routing T_18_20.sp4_h_r_43 <X> T_18_20.lc_trk_g3_3
 (27 13)  (955 333)  (955 333)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 333)  (956 333)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 333)  (959 333)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (46 13)  (974 333)  (974 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (981 333)  (981 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 334)  (942 334)  routing T_18_20.sp4_h_r_44 <X> T_18_20.lc_trk_g3_4
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 334)  (946 334)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g3_5
 (21 14)  (949 334)  (949 334)  routing T_18_20.rgt_op_7 <X> T_18_20.lc_trk_g3_7
 (22 14)  (950 334)  (950 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 334)  (952 334)  routing T_18_20.rgt_op_7 <X> T_18_20.lc_trk_g3_7
 (25 14)  (953 334)  (953 334)  routing T_18_20.sp4_h_r_38 <X> T_18_20.lc_trk_g3_6
 (0 15)  (928 335)  (928 335)  routing T_18_20.glb_netwk_2 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (14 15)  (942 335)  (942 335)  routing T_18_20.sp4_h_r_44 <X> T_18_20.lc_trk_g3_4
 (15 15)  (943 335)  (943 335)  routing T_18_20.sp4_h_r_44 <X> T_18_20.lc_trk_g3_4
 (16 15)  (944 335)  (944 335)  routing T_18_20.sp4_h_r_44 <X> T_18_20.lc_trk_g3_4
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 335)  (951 335)  routing T_18_20.sp4_h_r_38 <X> T_18_20.lc_trk_g3_6
 (24 15)  (952 335)  (952 335)  routing T_18_20.sp4_h_r_38 <X> T_18_20.lc_trk_g3_6


LogicTile_19_20

 (14 0)  (996 320)  (996 320)  routing T_19_20.lft_op_0 <X> T_19_20.lc_trk_g0_0
 (17 0)  (999 320)  (999 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (1003 320)  (1003 320)  routing T_19_20.sp4_v_b_11 <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1005 320)  (1005 320)  routing T_19_20.sp4_v_b_11 <X> T_19_20.lc_trk_g0_3
 (15 1)  (997 321)  (997 321)  routing T_19_20.lft_op_0 <X> T_19_20.lc_trk_g0_0
 (17 1)  (999 321)  (999 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (1000 321)  (1000 321)  routing T_19_20.sp4_r_v_b_34 <X> T_19_20.lc_trk_g0_1
 (21 1)  (1003 321)  (1003 321)  routing T_19_20.sp4_v_b_11 <X> T_19_20.lc_trk_g0_3
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 322)  (994 322)  routing T_19_20.sp4_v_t_39 <X> T_19_20.sp4_h_l_39
 (14 2)  (996 322)  (996 322)  routing T_19_20.wire_logic_cluster/lc_4/out <X> T_19_20.lc_trk_g0_4
 (25 2)  (1007 322)  (1007 322)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (28 2)  (1010 322)  (1010 322)  routing T_19_20.lc_trk_g2_2 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 322)  (1015 322)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 322)  (1017 322)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.input_2_1
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (40 2)  (1022 322)  (1022 322)  LC_1 Logic Functioning bit
 (41 2)  (1023 322)  (1023 322)  LC_1 Logic Functioning bit
 (11 3)  (993 323)  (993 323)  routing T_19_20.sp4_v_t_39 <X> T_19_20.sp4_h_l_39
 (17 3)  (999 323)  (999 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 323)  (1005 323)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (25 3)  (1007 323)  (1007 323)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (28 3)  (1010 323)  (1010 323)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 323)  (1011 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 323)  (1012 323)  routing T_19_20.lc_trk_g2_2 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 323)  (1013 323)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 323)  (1014 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1015 323)  (1015 323)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.input_2_1
 (35 3)  (1017 323)  (1017 323)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.input_2_1
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (40 3)  (1022 323)  (1022 323)  LC_1 Logic Functioning bit
 (48 3)  (1030 323)  (1030 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 6)  (996 326)  (996 326)  routing T_19_20.bnr_op_4 <X> T_19_20.lc_trk_g1_4
 (35 6)  (1017 326)  (1017 326)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.input_2_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (43 6)  (1025 326)  (1025 326)  LC_3 Logic Functioning bit
 (47 6)  (1029 326)  (1029 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (986 327)  (986 327)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_h_l_38
 (6 7)  (988 327)  (988 327)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_h_l_38
 (14 7)  (996 327)  (996 327)  routing T_19_20.bnr_op_4 <X> T_19_20.lc_trk_g1_4
 (17 7)  (999 327)  (999 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (28 7)  (1010 327)  (1010 327)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 327)  (1014 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1016 327)  (1016 327)  routing T_19_20.lc_trk_g1_4 <X> T_19_20.input_2_3
 (37 7)  (1019 327)  (1019 327)  LC_3 Logic Functioning bit
 (42 7)  (1024 327)  (1024 327)  LC_3 Logic Functioning bit
 (53 7)  (1035 327)  (1035 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (997 328)  (997 328)  routing T_19_20.rgt_op_1 <X> T_19_20.lc_trk_g2_1
 (17 8)  (999 328)  (999 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 328)  (1000 328)  routing T_19_20.rgt_op_1 <X> T_19_20.lc_trk_g2_1
 (21 8)  (1003 328)  (1003 328)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g2_3
 (22 8)  (1004 328)  (1004 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1005 328)  (1005 328)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g2_3
 (24 8)  (1006 328)  (1006 328)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g2_3
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 328)  (1015 328)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 328)  (1018 328)  LC_4 Logic Functioning bit
 (37 8)  (1019 328)  (1019 328)  LC_4 Logic Functioning bit
 (38 8)  (1020 328)  (1020 328)  LC_4 Logic Functioning bit
 (39 8)  (1021 328)  (1021 328)  LC_4 Logic Functioning bit
 (45 8)  (1027 328)  (1027 328)  LC_4 Logic Functioning bit
 (21 9)  (1003 329)  (1003 329)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g2_3
 (22 9)  (1004 329)  (1004 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 329)  (1005 329)  routing T_19_20.sp4_v_b_42 <X> T_19_20.lc_trk_g2_2
 (24 9)  (1006 329)  (1006 329)  routing T_19_20.sp4_v_b_42 <X> T_19_20.lc_trk_g2_2
 (31 9)  (1013 329)  (1013 329)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 329)  (1018 329)  LC_4 Logic Functioning bit
 (37 9)  (1019 329)  (1019 329)  LC_4 Logic Functioning bit
 (38 9)  (1020 329)  (1020 329)  LC_4 Logic Functioning bit
 (39 9)  (1021 329)  (1021 329)  LC_4 Logic Functioning bit
 (52 9)  (1034 329)  (1034 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (4 10)  (986 330)  (986 330)  routing T_19_20.sp4_h_r_6 <X> T_19_20.sp4_v_t_43
 (21 10)  (1003 330)  (1003 330)  routing T_19_20.sp4_v_t_26 <X> T_19_20.lc_trk_g2_7
 (22 10)  (1004 330)  (1004 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 330)  (1005 330)  routing T_19_20.sp4_v_t_26 <X> T_19_20.lc_trk_g2_7
 (25 10)  (1007 330)  (1007 330)  routing T_19_20.sp4_h_r_46 <X> T_19_20.lc_trk_g2_6
 (26 10)  (1008 330)  (1008 330)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 330)  (1009 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 330)  (1010 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 330)  (1012 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (37 10)  (1019 330)  (1019 330)  LC_5 Logic Functioning bit
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (39 10)  (1021 330)  (1021 330)  LC_5 Logic Functioning bit
 (41 10)  (1023 330)  (1023 330)  LC_5 Logic Functioning bit
 (43 10)  (1025 330)  (1025 330)  LC_5 Logic Functioning bit
 (5 11)  (987 331)  (987 331)  routing T_19_20.sp4_h_r_6 <X> T_19_20.sp4_v_t_43
 (6 11)  (988 331)  (988 331)  routing T_19_20.sp4_h_r_6 <X> T_19_20.sp4_h_l_43
 (8 11)  (990 331)  (990 331)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_v_t_42
 (9 11)  (991 331)  (991 331)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_v_t_42
 (21 11)  (1003 331)  (1003 331)  routing T_19_20.sp4_v_t_26 <X> T_19_20.lc_trk_g2_7
 (22 11)  (1004 331)  (1004 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1005 331)  (1005 331)  routing T_19_20.sp4_h_r_46 <X> T_19_20.lc_trk_g2_6
 (24 11)  (1006 331)  (1006 331)  routing T_19_20.sp4_h_r_46 <X> T_19_20.lc_trk_g2_6
 (25 11)  (1007 331)  (1007 331)  routing T_19_20.sp4_h_r_46 <X> T_19_20.lc_trk_g2_6
 (26 11)  (1008 331)  (1008 331)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 331)  (1009 331)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 331)  (1010 331)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 331)  (1013 331)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (38 11)  (1020 331)  (1020 331)  LC_5 Logic Functioning bit
 (22 12)  (1004 332)  (1004 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1008 332)  (1008 332)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 332)  (1011 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 332)  (1015 332)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (1020 332)  (1020 332)  LC_6 Logic Functioning bit
 (40 12)  (1022 332)  (1022 332)  LC_6 Logic Functioning bit
 (41 12)  (1023 332)  (1023 332)  LC_6 Logic Functioning bit
 (42 12)  (1024 332)  (1024 332)  LC_6 Logic Functioning bit
 (26 13)  (1008 333)  (1008 333)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 333)  (1010 333)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 333)  (1011 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 333)  (1014 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (41 13)  (1023 333)  (1023 333)  LC_6 Logic Functioning bit
 (43 13)  (1025 333)  (1025 333)  LC_6 Logic Functioning bit
 (15 14)  (997 334)  (997 334)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g3_5
 (16 14)  (998 334)  (998 334)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g3_5
 (17 14)  (999 334)  (999 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (1013 334)  (1013 334)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 334)  (1014 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 334)  (1018 334)  LC_7 Logic Functioning bit
 (37 14)  (1019 334)  (1019 334)  LC_7 Logic Functioning bit
 (38 14)  (1020 334)  (1020 334)  LC_7 Logic Functioning bit
 (39 14)  (1021 334)  (1021 334)  LC_7 Logic Functioning bit
 (41 14)  (1023 334)  (1023 334)  LC_7 Logic Functioning bit
 (43 14)  (1025 334)  (1025 334)  LC_7 Logic Functioning bit
 (45 14)  (1027 334)  (1027 334)  LC_7 Logic Functioning bit
 (4 15)  (986 335)  (986 335)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_h_l_44
 (18 15)  (1000 335)  (1000 335)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g3_5
 (22 15)  (1004 335)  (1004 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1007 335)  (1007 335)  routing T_19_20.sp4_r_v_b_46 <X> T_19_20.lc_trk_g3_6
 (26 15)  (1008 335)  (1008 335)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 335)  (1011 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (1018 335)  (1018 335)  LC_7 Logic Functioning bit
 (37 15)  (1019 335)  (1019 335)  LC_7 Logic Functioning bit
 (38 15)  (1020 335)  (1020 335)  LC_7 Logic Functioning bit
 (39 15)  (1021 335)  (1021 335)  LC_7 Logic Functioning bit
 (40 15)  (1022 335)  (1022 335)  LC_7 Logic Functioning bit
 (42 15)  (1024 335)  (1024 335)  LC_7 Logic Functioning bit
 (52 15)  (1034 335)  (1034 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_20

 (26 0)  (1062 320)  (1062 320)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 320)  (1063 320)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 320)  (1064 320)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 320)  (1069 320)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (46 0)  (1082 320)  (1082 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (1084 320)  (1084 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (1089 320)  (1089 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (1062 321)  (1062 321)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 321)  (1064 321)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 321)  (1066 321)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (14 2)  (1050 322)  (1050 322)  routing T_20_20.lft_op_4 <X> T_20_20.lc_trk_g0_4
 (27 2)  (1063 322)  (1063 322)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 322)  (1066 322)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 322)  (1073 322)  LC_1 Logic Functioning bit
 (39 2)  (1075 322)  (1075 322)  LC_1 Logic Functioning bit
 (46 2)  (1082 322)  (1082 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (1084 322)  (1084 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (5 3)  (1041 323)  (1041 323)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_v_t_37
 (10 3)  (1046 323)  (1046 323)  routing T_20_20.sp4_h_l_45 <X> T_20_20.sp4_v_t_36
 (15 3)  (1051 323)  (1051 323)  routing T_20_20.lft_op_4 <X> T_20_20.lc_trk_g0_4
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (27 3)  (1063 323)  (1063 323)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 323)  (1066 323)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (39 3)  (1075 323)  (1075 323)  LC_1 Logic Functioning bit
 (40 3)  (1076 323)  (1076 323)  LC_1 Logic Functioning bit
 (42 3)  (1078 323)  (1078 323)  LC_1 Logic Functioning bit
 (48 3)  (1084 323)  (1084 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (1089 323)  (1089 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 4)  (1047 324)  (1047 324)  routing T_20_20.sp4_v_t_44 <X> T_20_20.sp4_v_b_5
 (13 4)  (1049 324)  (1049 324)  routing T_20_20.sp4_v_t_44 <X> T_20_20.sp4_v_b_5
 (26 4)  (1062 324)  (1062 324)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 324)  (1064 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 324)  (1066 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 324)  (1069 324)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 324)  (1070 324)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (50 4)  (1086 324)  (1086 324)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 325)  (1060 325)  routing T_20_20.bot_op_2 <X> T_20_20.lc_trk_g1_2
 (26 5)  (1062 325)  (1062 325)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 325)  (1064 325)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (46 5)  (1082 325)  (1082 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (1057 326)  (1057 326)  routing T_20_20.lft_op_7 <X> T_20_20.lc_trk_g1_7
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 326)  (1060 326)  routing T_20_20.lft_op_7 <X> T_20_20.lc_trk_g1_7
 (17 8)  (1053 328)  (1053 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 328)  (1054 328)  routing T_20_20.wire_logic_cluster/lc_1/out <X> T_20_20.lc_trk_g2_1
 (26 8)  (1062 328)  (1062 328)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (31 8)  (1067 328)  (1067 328)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 328)  (1069 328)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 328)  (1071 328)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_4
 (36 8)  (1072 328)  (1072 328)  LC_4 Logic Functioning bit
 (42 8)  (1078 328)  (1078 328)  LC_4 Logic Functioning bit
 (43 8)  (1079 328)  (1079 328)  LC_4 Logic Functioning bit
 (28 9)  (1064 329)  (1064 329)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 329)  (1068 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1069 329)  (1069 329)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_4
 (35 9)  (1071 329)  (1071 329)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_4
 (37 9)  (1073 329)  (1073 329)  LC_4 Logic Functioning bit
 (42 9)  (1078 329)  (1078 329)  LC_4 Logic Functioning bit
 (43 9)  (1079 329)  (1079 329)  LC_4 Logic Functioning bit
 (0 10)  (1036 330)  (1036 330)  routing T_20_20.glb_netwk_2 <X> T_20_20.glb2local_2
 (1 10)  (1037 330)  (1037 330)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (1063 330)  (1063 330)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 330)  (1066 330)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (48 10)  (1084 330)  (1084 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (53 10)  (1089 330)  (1089 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (1050 331)  (1050 331)  routing T_20_20.sp4_r_v_b_36 <X> T_20_20.lc_trk_g2_4
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1059 331)  (1059 331)  routing T_20_20.sp12_v_b_14 <X> T_20_20.lc_trk_g2_6
 (26 11)  (1062 331)  (1062 331)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 331)  (1063 331)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 331)  (1066 331)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 331)  (1068 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1070 331)  (1070 331)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.input_2_5
 (37 11)  (1073 331)  (1073 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (42 11)  (1078 331)  (1078 331)  LC_5 Logic Functioning bit
 (12 12)  (1048 332)  (1048 332)  routing T_20_20.sp4_h_l_45 <X> T_20_20.sp4_h_r_11
 (14 12)  (1050 332)  (1050 332)  routing T_20_20.sp4_h_l_21 <X> T_20_20.lc_trk_g3_0
 (25 12)  (1061 332)  (1061 332)  routing T_20_20.sp4_h_r_34 <X> T_20_20.lc_trk_g3_2
 (27 12)  (1063 332)  (1063 332)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 332)  (1064 332)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 332)  (1069 332)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 332)  (1070 332)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 332)  (1076 332)  LC_6 Logic Functioning bit
 (42 12)  (1078 332)  (1078 332)  LC_6 Logic Functioning bit
 (52 12)  (1088 332)  (1088 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (1044 333)  (1044 333)  routing T_20_20.sp4_h_l_47 <X> T_20_20.sp4_v_b_10
 (9 13)  (1045 333)  (1045 333)  routing T_20_20.sp4_h_l_47 <X> T_20_20.sp4_v_b_10
 (13 13)  (1049 333)  (1049 333)  routing T_20_20.sp4_h_l_45 <X> T_20_20.sp4_h_r_11
 (15 13)  (1051 333)  (1051 333)  routing T_20_20.sp4_h_l_21 <X> T_20_20.lc_trk_g3_0
 (16 13)  (1052 333)  (1052 333)  routing T_20_20.sp4_h_l_21 <X> T_20_20.lc_trk_g3_0
 (17 13)  (1053 333)  (1053 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 333)  (1059 333)  routing T_20_20.sp4_h_r_34 <X> T_20_20.lc_trk_g3_2
 (24 13)  (1060 333)  (1060 333)  routing T_20_20.sp4_h_r_34 <X> T_20_20.lc_trk_g3_2
 (31 13)  (1067 333)  (1067 333)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (1076 333)  (1076 333)  LC_6 Logic Functioning bit
 (42 13)  (1078 333)  (1078 333)  LC_6 Logic Functioning bit
 (48 13)  (1084 333)  (1084 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (1048 334)  (1048 334)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_l_46
 (31 14)  (1067 334)  (1067 334)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 334)  (1072 334)  LC_7 Logic Functioning bit
 (37 14)  (1073 334)  (1073 334)  LC_7 Logic Functioning bit
 (38 14)  (1074 334)  (1074 334)  LC_7 Logic Functioning bit
 (39 14)  (1075 334)  (1075 334)  LC_7 Logic Functioning bit
 (4 15)  (1040 335)  (1040 335)  routing T_20_20.sp4_h_r_1 <X> T_20_20.sp4_h_l_44
 (6 15)  (1042 335)  (1042 335)  routing T_20_20.sp4_h_r_1 <X> T_20_20.sp4_h_l_44
 (11 15)  (1047 335)  (1047 335)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_l_46
 (13 15)  (1049 335)  (1049 335)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_l_46
 (31 15)  (1067 335)  (1067 335)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 335)  (1072 335)  LC_7 Logic Functioning bit
 (37 15)  (1073 335)  (1073 335)  LC_7 Logic Functioning bit
 (38 15)  (1074 335)  (1074 335)  LC_7 Logic Functioning bit
 (39 15)  (1075 335)  (1075 335)  LC_7 Logic Functioning bit
 (51 15)  (1087 335)  (1087 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_20

 (14 0)  (1104 320)  (1104 320)  routing T_21_20.lft_op_0 <X> T_21_20.lc_trk_g0_0
 (27 0)  (1117 320)  (1117 320)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 320)  (1119 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 320)  (1122 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 320)  (1123 320)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 320)  (1124 320)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 320)  (1125 320)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.input_2_0
 (36 0)  (1126 320)  (1126 320)  LC_0 Logic Functioning bit
 (38 0)  (1128 320)  (1128 320)  LC_0 Logic Functioning bit
 (42 0)  (1132 320)  (1132 320)  LC_0 Logic Functioning bit
 (43 0)  (1133 320)  (1133 320)  LC_0 Logic Functioning bit
 (45 0)  (1135 320)  (1135 320)  LC_0 Logic Functioning bit
 (15 1)  (1105 321)  (1105 321)  routing T_21_20.lft_op_0 <X> T_21_20.lc_trk_g0_0
 (17 1)  (1107 321)  (1107 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1112 321)  (1112 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (1117 321)  (1117 321)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 321)  (1118 321)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 321)  (1119 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 321)  (1120 321)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 321)  (1121 321)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 321)  (1122 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1123 321)  (1123 321)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.input_2_0
 (42 1)  (1132 321)  (1132 321)  LC_0 Logic Functioning bit
 (43 1)  (1133 321)  (1133 321)  LC_0 Logic Functioning bit
 (51 1)  (1141 321)  (1141 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 322)  (1095 322)  routing T_21_20.sp4_v_t_37 <X> T_21_20.sp4_h_l_37
 (16 2)  (1106 322)  (1106 322)  routing T_21_20.sp4_v_b_13 <X> T_21_20.lc_trk_g0_5
 (17 2)  (1107 322)  (1107 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1108 322)  (1108 322)  routing T_21_20.sp4_v_b_13 <X> T_21_20.lc_trk_g0_5
 (26 2)  (1116 322)  (1116 322)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (31 2)  (1121 322)  (1121 322)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 322)  (1125 322)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.input_2_1
 (42 2)  (1132 322)  (1132 322)  LC_1 Logic Functioning bit
 (6 3)  (1096 323)  (1096 323)  routing T_21_20.sp4_v_t_37 <X> T_21_20.sp4_h_l_37
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (1108 323)  (1108 323)  routing T_21_20.sp4_v_b_13 <X> T_21_20.lc_trk_g0_5
 (28 3)  (1118 323)  (1118 323)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 323)  (1122 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1123 323)  (1123 323)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.input_2_1
 (34 3)  (1124 323)  (1124 323)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.input_2_1
 (43 3)  (1133 323)  (1133 323)  LC_1 Logic Functioning bit
 (1 4)  (1091 324)  (1091 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (1098 324)  (1098 324)  routing T_21_20.sp4_h_l_45 <X> T_21_20.sp4_h_r_4
 (10 4)  (1100 324)  (1100 324)  routing T_21_20.sp4_h_l_45 <X> T_21_20.sp4_h_r_4
 (21 4)  (1111 324)  (1111 324)  routing T_21_20.wire_logic_cluster/lc_3/out <X> T_21_20.lc_trk_g1_3
 (22 4)  (1112 324)  (1112 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 324)  (1115 324)  routing T_21_20.lft_op_2 <X> T_21_20.lc_trk_g1_2
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 324)  (1120 324)  routing T_21_20.lc_trk_g0_5 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 324)  (1121 324)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 324)  (1124 324)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 324)  (1127 324)  LC_2 Logic Functioning bit
 (39 4)  (1129 324)  (1129 324)  LC_2 Logic Functioning bit
 (40 4)  (1130 324)  (1130 324)  LC_2 Logic Functioning bit
 (41 4)  (1131 324)  (1131 324)  LC_2 Logic Functioning bit
 (42 4)  (1132 324)  (1132 324)  LC_2 Logic Functioning bit
 (43 4)  (1133 324)  (1133 324)  LC_2 Logic Functioning bit
 (50 4)  (1140 324)  (1140 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1091 325)  (1091 325)  routing T_21_20.lc_trk_g0_2 <X> T_21_20.wire_logic_cluster/lc_7/cen
 (6 5)  (1096 325)  (1096 325)  routing T_21_20.sp4_h_l_38 <X> T_21_20.sp4_h_r_3
 (22 5)  (1112 325)  (1112 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1114 325)  (1114 325)  routing T_21_20.lft_op_2 <X> T_21_20.lc_trk_g1_2
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (39 5)  (1129 325)  (1129 325)  LC_2 Logic Functioning bit
 (40 5)  (1130 325)  (1130 325)  LC_2 Logic Functioning bit
 (41 5)  (1131 325)  (1131 325)  LC_2 Logic Functioning bit
 (43 5)  (1133 325)  (1133 325)  LC_2 Logic Functioning bit
 (0 6)  (1090 326)  (1090 326)  routing T_21_20.glb_netwk_2 <X> T_21_20.glb2local_0
 (1 6)  (1091 326)  (1091 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (14 6)  (1104 326)  (1104 326)  routing T_21_20.wire_logic_cluster/lc_4/out <X> T_21_20.lc_trk_g1_4
 (21 6)  (1111 326)  (1111 326)  routing T_21_20.wire_logic_cluster/lc_7/out <X> T_21_20.lc_trk_g1_7
 (22 6)  (1112 326)  (1112 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 326)  (1118 326)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 326)  (1124 326)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (1128 326)  (1128 326)  LC_3 Logic Functioning bit
 (40 6)  (1130 326)  (1130 326)  LC_3 Logic Functioning bit
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (42 6)  (1132 326)  (1132 326)  LC_3 Logic Functioning bit
 (45 6)  (1135 326)  (1135 326)  LC_3 Logic Functioning bit
 (50 6)  (1140 326)  (1140 326)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (1098 327)  (1098 327)  routing T_21_20.sp4_h_r_4 <X> T_21_20.sp4_v_t_41
 (9 7)  (1099 327)  (1099 327)  routing T_21_20.sp4_h_r_4 <X> T_21_20.sp4_v_t_41
 (11 7)  (1101 327)  (1101 327)  routing T_21_20.sp4_h_r_5 <X> T_21_20.sp4_h_l_40
 (17 7)  (1107 327)  (1107 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1116 327)  (1116 327)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 327)  (1117 327)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 327)  (1118 327)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 327)  (1120 327)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 327)  (1121 327)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 327)  (1126 327)  LC_3 Logic Functioning bit
 (38 7)  (1128 327)  (1128 327)  LC_3 Logic Functioning bit
 (39 7)  (1129 327)  (1129 327)  LC_3 Logic Functioning bit
 (40 7)  (1130 327)  (1130 327)  LC_3 Logic Functioning bit
 (48 7)  (1138 327)  (1138 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (1143 327)  (1143 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (1095 328)  (1095 328)  routing T_21_20.sp4_h_l_38 <X> T_21_20.sp4_h_r_6
 (8 8)  (1098 328)  (1098 328)  routing T_21_20.sp4_h_l_42 <X> T_21_20.sp4_h_r_7
 (26 8)  (1116 328)  (1116 328)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 328)  (1118 328)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 328)  (1120 328)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 328)  (1121 328)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 328)  (1123 328)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (4 9)  (1094 329)  (1094 329)  routing T_21_20.sp4_h_l_38 <X> T_21_20.sp4_h_r_6
 (29 9)  (1119 329)  (1119 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 329)  (1121 329)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 329)  (1126 329)  LC_4 Logic Functioning bit
 (38 9)  (1128 329)  (1128 329)  LC_4 Logic Functioning bit
 (6 10)  (1096 330)  (1096 330)  routing T_21_20.sp4_h_l_36 <X> T_21_20.sp4_v_t_43
 (15 10)  (1105 330)  (1105 330)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g2_5
 (16 10)  (1106 330)  (1106 330)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g2_5
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1108 330)  (1108 330)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g2_5
 (22 10)  (1112 330)  (1112 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1113 330)  (1113 330)  routing T_21_20.sp4_h_r_31 <X> T_21_20.lc_trk_g2_7
 (24 10)  (1114 330)  (1114 330)  routing T_21_20.sp4_h_r_31 <X> T_21_20.lc_trk_g2_7
 (26 10)  (1116 330)  (1116 330)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 330)  (1121 330)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 330)  (1125 330)  routing T_21_20.lc_trk_g0_5 <X> T_21_20.input_2_5
 (15 11)  (1105 331)  (1105 331)  routing T_21_20.sp4_v_t_33 <X> T_21_20.lc_trk_g2_4
 (16 11)  (1106 331)  (1106 331)  routing T_21_20.sp4_v_t_33 <X> T_21_20.lc_trk_g2_4
 (17 11)  (1107 331)  (1107 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (1108 331)  (1108 331)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g2_5
 (21 11)  (1111 331)  (1111 331)  routing T_21_20.sp4_h_r_31 <X> T_21_20.lc_trk_g2_7
 (27 11)  (1117 331)  (1117 331)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 331)  (1118 331)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 331)  (1122 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (41 11)  (1131 331)  (1131 331)  LC_5 Logic Functioning bit
 (46 11)  (1136 331)  (1136 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 332)  (1108 332)  routing T_21_20.wire_logic_cluster/lc_1/out <X> T_21_20.lc_trk_g3_1
 (22 12)  (1112 332)  (1112 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1113 332)  (1113 332)  routing T_21_20.sp12_v_b_11 <X> T_21_20.lc_trk_g3_3
 (27 12)  (1117 332)  (1117 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 332)  (1118 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 332)  (1120 332)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 332)  (1121 332)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 332)  (1124 332)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 332)  (1127 332)  LC_6 Logic Functioning bit
 (39 12)  (1129 332)  (1129 332)  LC_6 Logic Functioning bit
 (40 12)  (1130 332)  (1130 332)  LC_6 Logic Functioning bit
 (41 12)  (1131 332)  (1131 332)  LC_6 Logic Functioning bit
 (50 12)  (1140 332)  (1140 332)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (1101 333)  (1101 333)  routing T_21_20.sp4_h_l_38 <X> T_21_20.sp4_h_r_11
 (13 13)  (1103 333)  (1103 333)  routing T_21_20.sp4_h_l_38 <X> T_21_20.sp4_h_r_11
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1114 333)  (1114 333)  routing T_21_20.tnr_op_2 <X> T_21_20.lc_trk_g3_2
 (37 13)  (1127 333)  (1127 333)  LC_6 Logic Functioning bit
 (39 13)  (1129 333)  (1129 333)  LC_6 Logic Functioning bit
 (40 13)  (1130 333)  (1130 333)  LC_6 Logic Functioning bit
 (41 13)  (1131 333)  (1131 333)  LC_6 Logic Functioning bit
 (14 14)  (1104 334)  (1104 334)  routing T_21_20.sp4_v_b_36 <X> T_21_20.lc_trk_g3_4
 (19 14)  (1109 334)  (1109 334)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (1112 334)  (1112 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1113 334)  (1113 334)  routing T_21_20.sp4_v_b_47 <X> T_21_20.lc_trk_g3_7
 (24 14)  (1114 334)  (1114 334)  routing T_21_20.sp4_v_b_47 <X> T_21_20.lc_trk_g3_7
 (27 14)  (1117 334)  (1117 334)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 334)  (1118 334)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 334)  (1120 334)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 334)  (1121 334)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 334)  (1124 334)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (38 14)  (1128 334)  (1128 334)  LC_7 Logic Functioning bit
 (40 14)  (1130 334)  (1130 334)  LC_7 Logic Functioning bit
 (41 14)  (1131 334)  (1131 334)  LC_7 Logic Functioning bit
 (42 14)  (1132 334)  (1132 334)  LC_7 Logic Functioning bit
 (45 14)  (1135 334)  (1135 334)  LC_7 Logic Functioning bit
 (50 14)  (1140 334)  (1140 334)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1141 334)  (1141 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (1104 335)  (1104 335)  routing T_21_20.sp4_v_b_36 <X> T_21_20.lc_trk_g3_4
 (16 15)  (1106 335)  (1106 335)  routing T_21_20.sp4_v_b_36 <X> T_21_20.lc_trk_g3_4
 (17 15)  (1107 335)  (1107 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (1116 335)  (1116 335)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 335)  (1117 335)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 335)  (1118 335)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 335)  (1119 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 335)  (1120 335)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 335)  (1121 335)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 335)  (1126 335)  LC_7 Logic Functioning bit
 (38 15)  (1128 335)  (1128 335)  LC_7 Logic Functioning bit
 (39 15)  (1129 335)  (1129 335)  LC_7 Logic Functioning bit
 (40 15)  (1130 335)  (1130 335)  LC_7 Logic Functioning bit


LogicTile_22_20

 (13 0)  (1157 320)  (1157 320)  routing T_22_20.sp4_h_l_39 <X> T_22_20.sp4_v_b_2
 (25 0)  (1169 320)  (1169 320)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (12 1)  (1156 321)  (1156 321)  routing T_22_20.sp4_h_l_39 <X> T_22_20.sp4_v_b_2
 (22 1)  (1166 321)  (1166 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 321)  (1167 321)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (24 1)  (1168 321)  (1168 321)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (25 1)  (1169 321)  (1169 321)  routing T_22_20.sp4_h_l_7 <X> T_22_20.lc_trk_g0_2
 (5 4)  (1149 324)  (1149 324)  routing T_22_20.sp4_v_t_38 <X> T_22_20.sp4_h_r_3
 (8 5)  (1152 325)  (1152 325)  routing T_22_20.sp4_h_l_47 <X> T_22_20.sp4_v_b_4
 (9 5)  (1153 325)  (1153 325)  routing T_22_20.sp4_h_l_47 <X> T_22_20.sp4_v_b_4
 (10 5)  (1154 325)  (1154 325)  routing T_22_20.sp4_h_l_47 <X> T_22_20.sp4_v_b_4
 (21 6)  (1165 326)  (1165 326)  routing T_22_20.lft_op_7 <X> T_22_20.lc_trk_g1_7
 (22 6)  (1166 326)  (1166 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1168 326)  (1168 326)  routing T_22_20.lft_op_7 <X> T_22_20.lc_trk_g1_7
 (27 6)  (1171 326)  (1171 326)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 326)  (1174 326)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 326)  (1177 326)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 326)  (1179 326)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.input_2_3
 (40 6)  (1184 326)  (1184 326)  LC_3 Logic Functioning bit
 (26 7)  (1170 327)  (1170 327)  routing T_22_20.lc_trk_g2_3 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 327)  (1172 327)  routing T_22_20.lc_trk_g2_3 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 327)  (1173 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 327)  (1174 327)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 327)  (1175 327)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 327)  (1176 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1177 327)  (1177 327)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.input_2_3
 (34 7)  (1178 327)  (1178 327)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.input_2_3
 (51 7)  (1195 327)  (1195 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (1152 328)  (1152 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (9 8)  (1153 328)  (1153 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (10 8)  (1154 328)  (1154 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (12 8)  (1156 328)  (1156 328)  routing T_22_20.sp4_v_t_45 <X> T_22_20.sp4_h_r_8
 (19 8)  (1163 328)  (1163 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (1166 328)  (1166 328)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1168 328)  (1168 328)  routing T_22_20.tnl_op_3 <X> T_22_20.lc_trk_g2_3
 (27 8)  (1171 328)  (1171 328)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 328)  (1172 328)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 328)  (1174 328)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 328)  (1177 328)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 328)  (1178 328)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 328)  (1180 328)  LC_4 Logic Functioning bit
 (37 8)  (1181 328)  (1181 328)  LC_4 Logic Functioning bit
 (38 8)  (1182 328)  (1182 328)  LC_4 Logic Functioning bit
 (39 8)  (1183 328)  (1183 328)  LC_4 Logic Functioning bit
 (21 9)  (1165 329)  (1165 329)  routing T_22_20.tnl_op_3 <X> T_22_20.lc_trk_g2_3
 (22 9)  (1166 329)  (1166 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1168 329)  (1168 329)  routing T_22_20.tnl_op_2 <X> T_22_20.lc_trk_g2_2
 (25 9)  (1169 329)  (1169 329)  routing T_22_20.tnl_op_2 <X> T_22_20.lc_trk_g2_2
 (26 9)  (1170 329)  (1170 329)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 329)  (1171 329)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 329)  (1172 329)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 329)  (1174 329)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 329)  (1180 329)  LC_4 Logic Functioning bit
 (38 9)  (1182 329)  (1182 329)  LC_4 Logic Functioning bit
 (4 10)  (1148 330)  (1148 330)  routing T_22_20.sp4_v_b_10 <X> T_22_20.sp4_v_t_43
 (6 10)  (1150 330)  (1150 330)  routing T_22_20.sp4_v_b_10 <X> T_22_20.sp4_v_t_43
 (17 10)  (1161 330)  (1161 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1162 330)  (1162 330)  routing T_22_20.bnl_op_5 <X> T_22_20.lc_trk_g2_5
 (26 10)  (1170 330)  (1170 330)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 330)  (1175 330)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 330)  (1177 330)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 330)  (1178 330)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (37 10)  (1181 330)  (1181 330)  LC_5 Logic Functioning bit
 (38 10)  (1182 330)  (1182 330)  LC_5 Logic Functioning bit
 (40 10)  (1184 330)  (1184 330)  LC_5 Logic Functioning bit
 (41 10)  (1185 330)  (1185 330)  LC_5 Logic Functioning bit
 (42 10)  (1186 330)  (1186 330)  LC_5 Logic Functioning bit
 (43 10)  (1187 330)  (1187 330)  LC_5 Logic Functioning bit
 (50 10)  (1194 330)  (1194 330)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (1162 331)  (1162 331)  routing T_22_20.bnl_op_5 <X> T_22_20.lc_trk_g2_5
 (28 11)  (1172 331)  (1172 331)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 331)  (1174 331)  routing T_22_20.lc_trk_g0_2 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 331)  (1175 331)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 331)  (1180 331)  LC_5 Logic Functioning bit
 (38 11)  (1182 331)  (1182 331)  LC_5 Logic Functioning bit
 (40 11)  (1184 331)  (1184 331)  LC_5 Logic Functioning bit
 (41 11)  (1185 331)  (1185 331)  LC_5 Logic Functioning bit
 (42 11)  (1186 331)  (1186 331)  LC_5 Logic Functioning bit
 (43 11)  (1187 331)  (1187 331)  LC_5 Logic Functioning bit
 (48 11)  (1192 331)  (1192 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1195 331)  (1195 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (1196 331)  (1196 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1158 332)  (1158 332)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g3_0
 (22 12)  (1166 332)  (1166 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (1158 333)  (1158 333)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g3_0
 (15 13)  (1159 333)  (1159 333)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g3_0
 (16 13)  (1160 333)  (1160 333)  routing T_22_20.sp4_h_r_40 <X> T_22_20.lc_trk_g3_0
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1165 333)  (1165 333)  routing T_22_20.sp4_r_v_b_43 <X> T_22_20.lc_trk_g3_3
 (21 14)  (1165 334)  (1165 334)  routing T_22_20.bnl_op_7 <X> T_22_20.lc_trk_g3_7
 (22 14)  (1166 334)  (1166 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (14 15)  (1158 335)  (1158 335)  routing T_22_20.tnl_op_4 <X> T_22_20.lc_trk_g3_4
 (15 15)  (1159 335)  (1159 335)  routing T_22_20.tnl_op_4 <X> T_22_20.lc_trk_g3_4
 (17 15)  (1161 335)  (1161 335)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (1165 335)  (1165 335)  routing T_22_20.bnl_op_7 <X> T_22_20.lc_trk_g3_7
 (22 15)  (1166 335)  (1166 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 335)  (1169 335)  routing T_22_20.sp4_r_v_b_46 <X> T_22_20.lc_trk_g3_6


LogicTile_23_20

 (14 1)  (1212 321)  (1212 321)  routing T_23_20.sp4_r_v_b_35 <X> T_23_20.lc_trk_g0_0
 (17 1)  (1215 321)  (1215 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (16 2)  (1214 322)  (1214 322)  routing T_23_20.sp12_h_l_18 <X> T_23_20.lc_trk_g0_5
 (17 2)  (1215 322)  (1215 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (22 2)  (1220 322)  (1220 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (29 2)  (1227 322)  (1227 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 322)  (1229 322)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 322)  (1230 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 322)  (1231 322)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 322)  (1232 322)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 322)  (1233 322)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.input_2_1
 (37 2)  (1235 322)  (1235 322)  LC_1 Logic Functioning bit
 (39 2)  (1237 322)  (1237 322)  LC_1 Logic Functioning bit
 (40 2)  (1238 322)  (1238 322)  LC_1 Logic Functioning bit
 (41 2)  (1239 322)  (1239 322)  LC_1 Logic Functioning bit
 (42 2)  (1240 322)  (1240 322)  LC_1 Logic Functioning bit
 (18 3)  (1216 323)  (1216 323)  routing T_23_20.sp12_h_l_18 <X> T_23_20.lc_trk_g0_5
 (22 3)  (1220 323)  (1220 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1222 323)  (1222 323)  routing T_23_20.bot_op_6 <X> T_23_20.lc_trk_g0_6
 (26 3)  (1224 323)  (1224 323)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 323)  (1225 323)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 323)  (1226 323)  routing T_23_20.lc_trk_g3_2 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 323)  (1227 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 323)  (1229 323)  routing T_23_20.lc_trk_g3_7 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1230 323)  (1230 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1231 323)  (1231 323)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.input_2_1
 (35 3)  (1233 323)  (1233 323)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.input_2_1
 (38 3)  (1236 323)  (1236 323)  LC_1 Logic Functioning bit
 (40 3)  (1238 323)  (1238 323)  LC_1 Logic Functioning bit
 (41 3)  (1239 323)  (1239 323)  LC_1 Logic Functioning bit
 (42 3)  (1240 323)  (1240 323)  LC_1 Logic Functioning bit
 (46 3)  (1244 323)  (1244 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (1219 324)  (1219 324)  routing T_23_20.sp4_h_r_19 <X> T_23_20.lc_trk_g1_3
 (22 4)  (1220 324)  (1220 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1221 324)  (1221 324)  routing T_23_20.sp4_h_r_19 <X> T_23_20.lc_trk_g1_3
 (24 4)  (1222 324)  (1222 324)  routing T_23_20.sp4_h_r_19 <X> T_23_20.lc_trk_g1_3
 (26 4)  (1224 324)  (1224 324)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 324)  (1225 324)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 324)  (1227 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 324)  (1228 324)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 324)  (1229 324)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 324)  (1230 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (21 5)  (1219 325)  (1219 325)  routing T_23_20.sp4_h_r_19 <X> T_23_20.lc_trk_g1_3
 (28 5)  (1226 325)  (1226 325)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 325)  (1227 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 325)  (1229 325)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_2/in_3
 (40 5)  (1238 325)  (1238 325)  LC_2 Logic Functioning bit
 (42 5)  (1240 325)  (1240 325)  LC_2 Logic Functioning bit
 (21 6)  (1219 326)  (1219 326)  routing T_23_20.sp4_v_b_7 <X> T_23_20.lc_trk_g1_7
 (22 6)  (1220 326)  (1220 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1221 326)  (1221 326)  routing T_23_20.sp4_v_b_7 <X> T_23_20.lc_trk_g1_7
 (26 6)  (1224 326)  (1224 326)  routing T_23_20.lc_trk_g2_5 <X> T_23_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 326)  (1225 326)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 326)  (1226 326)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 326)  (1227 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 326)  (1230 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 326)  (1231 326)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 326)  (1235 326)  LC_3 Logic Functioning bit
 (39 6)  (1237 326)  (1237 326)  LC_3 Logic Functioning bit
 (40 6)  (1238 326)  (1238 326)  LC_3 Logic Functioning bit
 (41 6)  (1239 326)  (1239 326)  LC_3 Logic Functioning bit
 (42 6)  (1240 326)  (1240 326)  LC_3 Logic Functioning bit
 (50 6)  (1248 326)  (1248 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (1212 327)  (1212 327)  routing T_23_20.sp4_r_v_b_28 <X> T_23_20.lc_trk_g1_4
 (17 7)  (1215 327)  (1215 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (28 7)  (1226 327)  (1226 327)  routing T_23_20.lc_trk_g2_5 <X> T_23_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 327)  (1227 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 327)  (1229 327)  routing T_23_20.lc_trk_g2_2 <X> T_23_20.wire_logic_cluster/lc_3/in_3
 (38 7)  (1236 327)  (1236 327)  LC_3 Logic Functioning bit
 (40 7)  (1238 327)  (1238 327)  LC_3 Logic Functioning bit
 (41 7)  (1239 327)  (1239 327)  LC_3 Logic Functioning bit
 (42 7)  (1240 327)  (1240 327)  LC_3 Logic Functioning bit
 (51 7)  (1249 327)  (1249 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (1223 328)  (1223 328)  routing T_23_20.sp4_v_t_23 <X> T_23_20.lc_trk_g2_2
 (3 9)  (1201 329)  (1201 329)  routing T_23_20.sp12_h_l_22 <X> T_23_20.sp12_v_b_1
 (8 9)  (1206 329)  (1206 329)  routing T_23_20.sp4_h_l_42 <X> T_23_20.sp4_v_b_7
 (9 9)  (1207 329)  (1207 329)  routing T_23_20.sp4_h_l_42 <X> T_23_20.sp4_v_b_7
 (22 9)  (1220 329)  (1220 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1221 329)  (1221 329)  routing T_23_20.sp4_v_t_23 <X> T_23_20.lc_trk_g2_2
 (25 9)  (1223 329)  (1223 329)  routing T_23_20.sp4_v_t_23 <X> T_23_20.lc_trk_g2_2
 (15 10)  (1213 330)  (1213 330)  routing T_23_20.sp4_v_t_32 <X> T_23_20.lc_trk_g2_5
 (16 10)  (1214 330)  (1214 330)  routing T_23_20.sp4_v_t_32 <X> T_23_20.lc_trk_g2_5
 (17 10)  (1215 330)  (1215 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1220 330)  (1220 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (4 11)  (1202 331)  (1202 331)  routing T_23_20.sp4_v_b_1 <X> T_23_20.sp4_h_l_43
 (9 11)  (1207 331)  (1207 331)  routing T_23_20.sp4_v_b_11 <X> T_23_20.sp4_v_t_42
 (10 11)  (1208 331)  (1208 331)  routing T_23_20.sp4_v_b_11 <X> T_23_20.sp4_v_t_42
 (15 11)  (1213 331)  (1213 331)  routing T_23_20.sp4_v_t_33 <X> T_23_20.lc_trk_g2_4
 (16 11)  (1214 331)  (1214 331)  routing T_23_20.sp4_v_t_33 <X> T_23_20.lc_trk_g2_4
 (17 11)  (1215 331)  (1215 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 12)  (1198 332)  (1198 332)  routing T_23_20.glb_netwk_2 <X> T_23_20.glb2local_3
 (1 12)  (1199 332)  (1199 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (15 12)  (1213 332)  (1213 332)  routing T_23_20.sp4_h_r_41 <X> T_23_20.lc_trk_g3_1
 (16 12)  (1214 332)  (1214 332)  routing T_23_20.sp4_h_r_41 <X> T_23_20.lc_trk_g3_1
 (17 12)  (1215 332)  (1215 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1216 332)  (1216 332)  routing T_23_20.sp4_h_r_41 <X> T_23_20.lc_trk_g3_1
 (25 12)  (1223 332)  (1223 332)  routing T_23_20.wire_logic_cluster/lc_2/out <X> T_23_20.lc_trk_g3_2
 (26 12)  (1224 332)  (1224 332)  routing T_23_20.lc_trk_g0_6 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 332)  (1225 332)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 332)  (1226 332)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 332)  (1227 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 332)  (1228 332)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 332)  (1229 332)  routing T_23_20.lc_trk_g0_5 <X> T_23_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 332)  (1230 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 332)  (1234 332)  LC_6 Logic Functioning bit
 (37 12)  (1235 332)  (1235 332)  LC_6 Logic Functioning bit
 (38 12)  (1236 332)  (1236 332)  LC_6 Logic Functioning bit
 (39 12)  (1237 332)  (1237 332)  LC_6 Logic Functioning bit
 (40 12)  (1238 332)  (1238 332)  LC_6 Logic Functioning bit
 (41 12)  (1239 332)  (1239 332)  LC_6 Logic Functioning bit
 (42 12)  (1240 332)  (1240 332)  LC_6 Logic Functioning bit
 (43 12)  (1241 332)  (1241 332)  LC_6 Logic Functioning bit
 (18 13)  (1216 333)  (1216 333)  routing T_23_20.sp4_h_r_41 <X> T_23_20.lc_trk_g3_1
 (22 13)  (1220 333)  (1220 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1224 333)  (1224 333)  routing T_23_20.lc_trk_g0_6 <X> T_23_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 333)  (1227 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1234 333)  (1234 333)  LC_6 Logic Functioning bit
 (38 13)  (1236 333)  (1236 333)  LC_6 Logic Functioning bit
 (40 13)  (1238 333)  (1238 333)  LC_6 Logic Functioning bit
 (41 13)  (1239 333)  (1239 333)  LC_6 Logic Functioning bit
 (42 13)  (1240 333)  (1240 333)  LC_6 Logic Functioning bit
 (43 13)  (1241 333)  (1241 333)  LC_6 Logic Functioning bit
 (22 14)  (1220 334)  (1220 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1221 334)  (1221 334)  routing T_23_20.sp4_v_b_47 <X> T_23_20.lc_trk_g3_7
 (24 14)  (1222 334)  (1222 334)  routing T_23_20.sp4_v_b_47 <X> T_23_20.lc_trk_g3_7
 (26 14)  (1224 334)  (1224 334)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 334)  (1225 334)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 334)  (1227 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 334)  (1229 334)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 334)  (1230 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 334)  (1232 334)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 334)  (1233 334)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.input_2_7
 (39 14)  (1237 334)  (1237 334)  LC_7 Logic Functioning bit
 (40 14)  (1238 334)  (1238 334)  LC_7 Logic Functioning bit
 (42 14)  (1240 334)  (1240 334)  LC_7 Logic Functioning bit
 (14 15)  (1212 335)  (1212 335)  routing T_23_20.sp4_h_l_17 <X> T_23_20.lc_trk_g3_4
 (15 15)  (1213 335)  (1213 335)  routing T_23_20.sp4_h_l_17 <X> T_23_20.lc_trk_g3_4
 (16 15)  (1214 335)  (1214 335)  routing T_23_20.sp4_h_l_17 <X> T_23_20.lc_trk_g3_4
 (17 15)  (1215 335)  (1215 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (1224 335)  (1224 335)  routing T_23_20.lc_trk_g0_7 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 335)  (1227 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 335)  (1228 335)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 335)  (1229 335)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 335)  (1230 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1232 335)  (1232 335)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.input_2_7
 (36 15)  (1234 335)  (1234 335)  LC_7 Logic Functioning bit
 (38 15)  (1236 335)  (1236 335)  LC_7 Logic Functioning bit
 (41 15)  (1239 335)  (1239 335)  LC_7 Logic Functioning bit
 (43 15)  (1241 335)  (1241 335)  LC_7 Logic Functioning bit


LogicTile_24_20

 (13 0)  (1265 320)  (1265 320)  routing T_24_20.sp4_h_l_39 <X> T_24_20.sp4_v_b_2
 (9 1)  (1261 321)  (1261 321)  routing T_24_20.sp4_v_t_40 <X> T_24_20.sp4_v_b_1
 (10 1)  (1262 321)  (1262 321)  routing T_24_20.sp4_v_t_40 <X> T_24_20.sp4_v_b_1
 (12 1)  (1264 321)  (1264 321)  routing T_24_20.sp4_h_l_39 <X> T_24_20.sp4_v_b_2
 (8 2)  (1260 322)  (1260 322)  routing T_24_20.sp4_v_t_42 <X> T_24_20.sp4_h_l_36
 (9 2)  (1261 322)  (1261 322)  routing T_24_20.sp4_v_t_42 <X> T_24_20.sp4_h_l_36
 (10 2)  (1262 322)  (1262 322)  routing T_24_20.sp4_v_t_42 <X> T_24_20.sp4_h_l_36
 (19 2)  (1271 322)  (1271 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (16 6)  (1268 326)  (1268 326)  routing T_24_20.sp12_h_r_13 <X> T_24_20.lc_trk_g1_5
 (17 6)  (1269 326)  (1269 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (5 8)  (1257 328)  (1257 328)  routing T_24_20.sp4_v_b_6 <X> T_24_20.sp4_h_r_6
 (14 8)  (1266 328)  (1266 328)  routing T_24_20.sp4_v_t_21 <X> T_24_20.lc_trk_g2_0
 (6 9)  (1258 329)  (1258 329)  routing T_24_20.sp4_v_b_6 <X> T_24_20.sp4_h_r_6
 (14 9)  (1266 329)  (1266 329)  routing T_24_20.sp4_v_t_21 <X> T_24_20.lc_trk_g2_0
 (16 9)  (1268 329)  (1268 329)  routing T_24_20.sp4_v_t_21 <X> T_24_20.lc_trk_g2_0
 (17 9)  (1269 329)  (1269 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 10)  (1274 330)  (1274 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1275 330)  (1275 330)  routing T_24_20.sp4_h_r_31 <X> T_24_20.lc_trk_g2_7
 (24 10)  (1276 330)  (1276 330)  routing T_24_20.sp4_h_r_31 <X> T_24_20.lc_trk_g2_7
 (26 10)  (1278 330)  (1278 330)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (1280 330)  (1280 330)  routing T_24_20.lc_trk_g2_0 <X> T_24_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 330)  (1281 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 330)  (1283 330)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 330)  (1284 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 330)  (1286 330)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 330)  (1287 330)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_5
 (21 11)  (1273 331)  (1273 331)  routing T_24_20.sp4_h_r_31 <X> T_24_20.lc_trk_g2_7
 (26 11)  (1278 331)  (1278 331)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 331)  (1280 331)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 331)  (1281 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1284 331)  (1284 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1285 331)  (1285 331)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_5
 (34 11)  (1286 331)  (1286 331)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_5
 (35 11)  (1287 331)  (1287 331)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.input_2_5
 (43 11)  (1295 331)  (1295 331)  LC_5 Logic Functioning bit
 (52 11)  (1304 331)  (1304 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (1305 331)  (1305 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 12)  (1262 332)  (1262 332)  routing T_24_20.sp4_v_t_40 <X> T_24_20.sp4_h_r_10
 (13 12)  (1265 332)  (1265 332)  routing T_24_20.sp4_h_l_46 <X> T_24_20.sp4_v_b_11
 (21 12)  (1273 332)  (1273 332)  routing T_24_20.sp4_v_t_22 <X> T_24_20.lc_trk_g3_3
 (22 12)  (1274 332)  (1274 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1275 332)  (1275 332)  routing T_24_20.sp4_v_t_22 <X> T_24_20.lc_trk_g3_3
 (12 13)  (1264 333)  (1264 333)  routing T_24_20.sp4_h_l_46 <X> T_24_20.sp4_v_b_11
 (21 13)  (1273 333)  (1273 333)  routing T_24_20.sp4_v_t_22 <X> T_24_20.lc_trk_g3_3
 (22 13)  (1274 333)  (1274 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1277 333)  (1277 333)  routing T_24_20.sp4_r_v_b_42 <X> T_24_20.lc_trk_g3_2
 (21 14)  (1273 334)  (1273 334)  routing T_24_20.sp4_h_l_34 <X> T_24_20.lc_trk_g3_7
 (22 14)  (1274 334)  (1274 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1275 334)  (1275 334)  routing T_24_20.sp4_h_l_34 <X> T_24_20.lc_trk_g3_7
 (24 14)  (1276 334)  (1276 334)  routing T_24_20.sp4_h_l_34 <X> T_24_20.lc_trk_g3_7
 (27 14)  (1279 334)  (1279 334)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 334)  (1280 334)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 334)  (1281 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 334)  (1283 334)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 334)  (1284 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 334)  (1285 334)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 334)  (1286 334)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (1292 334)  (1292 334)  LC_7 Logic Functioning bit
 (42 14)  (1294 334)  (1294 334)  LC_7 Logic Functioning bit
 (21 15)  (1273 335)  (1273 335)  routing T_24_20.sp4_h_l_34 <X> T_24_20.lc_trk_g3_7
 (22 15)  (1274 335)  (1274 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1275 335)  (1275 335)  routing T_24_20.sp4_v_b_46 <X> T_24_20.lc_trk_g3_6
 (24 15)  (1276 335)  (1276 335)  routing T_24_20.sp4_v_b_46 <X> T_24_20.lc_trk_g3_6
 (26 15)  (1278 335)  (1278 335)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 335)  (1279 335)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 335)  (1280 335)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 335)  (1281 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 335)  (1282 335)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 335)  (1283 335)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 335)  (1288 335)  LC_7 Logic Functioning bit
 (38 15)  (1290 335)  (1290 335)  LC_7 Logic Functioning bit
 (40 15)  (1292 335)  (1292 335)  LC_7 Logic Functioning bit
 (41 15)  (1293 335)  (1293 335)  LC_7 Logic Functioning bit
 (42 15)  (1294 335)  (1294 335)  LC_7 Logic Functioning bit
 (43 15)  (1295 335)  (1295 335)  LC_7 Logic Functioning bit
 (46 15)  (1298 335)  (1298 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 320)  (1332 320)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input0_0
 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 321)  (1328 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1332 321)  (1332 321)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input0_0
 (27 1)  (1333 321)  (1333 321)  routing T_25_20.lc_trk_g1_7 <X> T_25_20.input0_0
 (29 1)  (1335 321)  (1335 321)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (1333 323)  (1333 323)  routing T_25_20.lc_trk_g3_0 <X> T_25_20.input0_1
 (28 3)  (1334 323)  (1334 323)  routing T_25_20.lc_trk_g3_0 <X> T_25_20.input0_1
 (29 3)  (1335 323)  (1335 323)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (21 4)  (1327 324)  (1327 324)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (22 4)  (1328 324)  (1328 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 324)  (1329 324)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (24 4)  (1330 324)  (1330 324)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (0 5)  (1306 325)  (1306 325)  routing T_25_20.lc_trk_g1_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g1_3 <X> T_25_20.wire_bram/ram/WCLKE
 (21 5)  (1327 325)  (1327 325)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (26 5)  (1332 325)  (1332 325)  routing T_25_20.lc_trk_g0_2 <X> T_25_20.input0_2
 (29 5)  (1335 325)  (1335 325)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (12 6)  (1318 326)  (1318 326)  routing T_25_20.sp4_v_t_40 <X> T_25_20.sp4_h_l_40
 (21 6)  (1327 326)  (1327 326)  routing T_25_20.sp4_h_l_10 <X> T_25_20.lc_trk_g1_7
 (22 6)  (1328 326)  (1328 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1329 326)  (1329 326)  routing T_25_20.sp4_h_l_10 <X> T_25_20.lc_trk_g1_7
 (24 6)  (1330 326)  (1330 326)  routing T_25_20.sp4_h_l_10 <X> T_25_20.lc_trk_g1_7
 (5 7)  (1311 327)  (1311 327)  routing T_25_20.sp4_h_l_38 <X> T_25_20.sp4_v_t_38
 (11 7)  (1317 327)  (1317 327)  routing T_25_20.sp4_v_t_40 <X> T_25_20.sp4_h_l_40
 (14 7)  (1320 327)  (1320 327)  routing T_25_20.sp4_r_v_b_28 <X> T_25_20.lc_trk_g1_4
 (17 7)  (1323 327)  (1323 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (1327 327)  (1327 327)  routing T_25_20.sp4_h_l_10 <X> T_25_20.lc_trk_g1_7
 (26 7)  (1332 327)  (1332 327)  routing T_25_20.lc_trk_g2_3 <X> T_25_20.input0_3
 (28 7)  (1334 327)  (1334 327)  routing T_25_20.lc_trk_g2_3 <X> T_25_20.input0_3
 (29 7)  (1335 327)  (1335 327)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (4 8)  (1310 328)  (1310 328)  routing T_25_20.sp4_h_l_43 <X> T_25_20.sp4_v_b_6
 (8 8)  (1314 328)  (1314 328)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_h_r_7
 (10 8)  (1316 328)  (1316 328)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_h_r_7
 (14 8)  (1320 328)  (1320 328)  routing T_25_20.sp4_v_t_13 <X> T_25_20.lc_trk_g2_0
 (15 8)  (1321 328)  (1321 328)  routing T_25_20.sp4_v_b_41 <X> T_25_20.lc_trk_g2_1
 (16 8)  (1322 328)  (1322 328)  routing T_25_20.sp4_v_b_41 <X> T_25_20.lc_trk_g2_1
 (17 8)  (1323 328)  (1323 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (22 8)  (1328 328)  (1328 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (1332 328)  (1332 328)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (28 8)  (1334 328)  (1334 328)  routing T_25_20.lc_trk_g2_5 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g2_5 <X> T_25_20.wire_bram/ram/WDATA_3
 (5 9)  (1311 329)  (1311 329)  routing T_25_20.sp4_h_l_43 <X> T_25_20.sp4_v_b_6
 (16 9)  (1322 329)  (1322 329)  routing T_25_20.sp4_v_t_13 <X> T_25_20.lc_trk_g2_0
 (17 9)  (1323 329)  (1323 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (21 9)  (1327 329)  (1327 329)  routing T_25_20.sp4_r_v_b_35 <X> T_25_20.lc_trk_g2_3
 (26 9)  (1332 329)  (1332 329)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (27 9)  (1333 329)  (1333 329)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (28 9)  (1334 329)  (1334 329)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (29 9)  (1335 329)  (1335 329)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (38 9)  (1344 329)  (1344 329)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (13 10)  (1319 330)  (1319 330)  routing T_25_20.sp4_v_b_8 <X> T_25_20.sp4_v_t_45
 (15 10)  (1321 330)  (1321 330)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (16 10)  (1322 330)  (1322 330)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (17 10)  (1323 330)  (1323 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 330)  (1324 330)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (25 10)  (1331 330)  (1331 330)  routing T_25_20.sp4_h_l_27 <X> T_25_20.lc_trk_g2_6
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1324 331)  (1324 331)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (22 11)  (1328 331)  (1328 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 331)  (1329 331)  routing T_25_20.sp4_h_l_27 <X> T_25_20.lc_trk_g2_6
 (24 11)  (1330 331)  (1330 331)  routing T_25_20.sp4_h_l_27 <X> T_25_20.lc_trk_g2_6
 (28 11)  (1334 331)  (1334 331)  routing T_25_20.lc_trk_g2_1 <X> T_25_20.input0_5
 (29 11)  (1335 331)  (1335 331)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 331)  (1338 331)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 331)  (1339 331)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.input2_5
 (34 11)  (1340 331)  (1340 331)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.input2_5
 (35 11)  (1341 331)  (1341 331)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.input2_5
 (35 12)  (1341 332)  (1341 332)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.input2_6
 (17 13)  (1323 333)  (1323 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1328 333)  (1328 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1329 333)  (1329 333)  routing T_25_20.sp12_v_t_9 <X> T_25_20.lc_trk_g3_2
 (28 13)  (1334 333)  (1334 333)  routing T_25_20.lc_trk_g2_0 <X> T_25_20.input0_6
 (29 13)  (1335 333)  (1335 333)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 333)  (1338 333)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 333)  (1339 333)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.input2_6
 (35 13)  (1341 333)  (1341 333)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.input2_6
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (13 14)  (1319 334)  (1319 334)  routing T_25_20.sp4_v_b_11 <X> T_25_20.sp4_v_t_46
 (21 14)  (1327 334)  (1327 334)  routing T_25_20.sp4_v_t_18 <X> T_25_20.lc_trk_g3_7
 (22 14)  (1328 334)  (1328 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1329 334)  (1329 334)  routing T_25_20.sp4_v_t_18 <X> T_25_20.lc_trk_g3_7
 (25 14)  (1331 334)  (1331 334)  routing T_25_20.sp4_v_b_38 <X> T_25_20.lc_trk_g3_6
 (26 14)  (1332 334)  (1332 334)  routing T_25_20.lc_trk_g1_4 <X> T_25_20.input0_7
 (35 14)  (1341 334)  (1341 334)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input2_7
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (22 15)  (1328 335)  (1328 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1329 335)  (1329 335)  routing T_25_20.sp4_v_b_38 <X> T_25_20.lc_trk_g3_6
 (25 15)  (1331 335)  (1331 335)  routing T_25_20.sp4_v_b_38 <X> T_25_20.lc_trk_g3_6
 (27 15)  (1333 335)  (1333 335)  routing T_25_20.lc_trk_g1_4 <X> T_25_20.input0_7
 (29 15)  (1335 335)  (1335 335)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (32 15)  (1338 335)  (1338 335)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (1339 335)  (1339 335)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input2_7
 (34 15)  (1340 335)  (1340 335)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input2_7
 (35 15)  (1341 335)  (1341 335)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input2_7


LogicTile_26_20

 (11 0)  (1359 320)  (1359 320)  routing T_26_20.sp4_h_l_45 <X> T_26_20.sp4_v_b_2
 (13 0)  (1361 320)  (1361 320)  routing T_26_20.sp4_h_l_45 <X> T_26_20.sp4_v_b_2
 (12 1)  (1360 321)  (1360 321)  routing T_26_20.sp4_h_l_45 <X> T_26_20.sp4_v_b_2
 (0 2)  (1348 322)  (1348 322)  routing T_26_20.glb_netwk_6 <X> T_26_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 322)  (1349 322)  routing T_26_20.glb_netwk_6 <X> T_26_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 322)  (1350 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1359 322)  (1359 322)  routing T_26_20.sp4_v_b_6 <X> T_26_20.sp4_v_t_39
 (13 2)  (1361 322)  (1361 322)  routing T_26_20.sp4_v_b_6 <X> T_26_20.sp4_v_t_39
 (0 4)  (1348 324)  (1348 324)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 324)  (1349 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1352 324)  (1352 324)  routing T_26_20.sp4_h_l_38 <X> T_26_20.sp4_v_b_3
 (25 4)  (1373 324)  (1373 324)  routing T_26_20.sp4_h_l_7 <X> T_26_20.lc_trk_g1_2
 (0 5)  (1348 325)  (1348 325)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_7/cen
 (1 5)  (1349 325)  (1349 325)  routing T_26_20.lc_trk_g3_3 <X> T_26_20.wire_logic_cluster/lc_7/cen
 (5 5)  (1353 325)  (1353 325)  routing T_26_20.sp4_h_l_38 <X> T_26_20.sp4_v_b_3
 (22 5)  (1370 325)  (1370 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1371 325)  (1371 325)  routing T_26_20.sp4_h_l_7 <X> T_26_20.lc_trk_g1_2
 (24 5)  (1372 325)  (1372 325)  routing T_26_20.sp4_h_l_7 <X> T_26_20.lc_trk_g1_2
 (25 5)  (1373 325)  (1373 325)  routing T_26_20.sp4_h_l_7 <X> T_26_20.lc_trk_g1_2
 (8 7)  (1356 327)  (1356 327)  routing T_26_20.sp4_v_b_1 <X> T_26_20.sp4_v_t_41
 (10 7)  (1358 327)  (1358 327)  routing T_26_20.sp4_v_b_1 <X> T_26_20.sp4_v_t_41
 (25 8)  (1373 328)  (1373 328)  routing T_26_20.sp4_v_t_23 <X> T_26_20.lc_trk_g2_2
 (22 9)  (1370 329)  (1370 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1371 329)  (1371 329)  routing T_26_20.sp4_v_t_23 <X> T_26_20.lc_trk_g2_2
 (25 9)  (1373 329)  (1373 329)  routing T_26_20.sp4_v_t_23 <X> T_26_20.lc_trk_g2_2
 (5 10)  (1353 330)  (1353 330)  routing T_26_20.sp4_v_b_6 <X> T_26_20.sp4_h_l_43
 (14 10)  (1362 330)  (1362 330)  routing T_26_20.sp4_v_b_36 <X> T_26_20.lc_trk_g2_4
 (17 10)  (1365 330)  (1365 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1366 330)  (1366 330)  routing T_26_20.wire_logic_cluster/lc_5/out <X> T_26_20.lc_trk_g2_5
 (21 10)  (1369 330)  (1369 330)  routing T_26_20.wire_logic_cluster/lc_7/out <X> T_26_20.lc_trk_g2_7
 (22 10)  (1370 330)  (1370 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1373 330)  (1373 330)  routing T_26_20.sp4_h_r_38 <X> T_26_20.lc_trk_g2_6
 (28 10)  (1376 330)  (1376 330)  routing T_26_20.lc_trk_g2_2 <X> T_26_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 330)  (1377 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1379 330)  (1379 330)  routing T_26_20.lc_trk_g2_6 <X> T_26_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1380 330)  (1380 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1381 330)  (1381 330)  routing T_26_20.lc_trk_g2_6 <X> T_26_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (1383 330)  (1383 330)  routing T_26_20.lc_trk_g2_5 <X> T_26_20.input_2_5
 (37 10)  (1385 330)  (1385 330)  LC_5 Logic Functioning bit
 (41 10)  (1389 330)  (1389 330)  LC_5 Logic Functioning bit
 (42 10)  (1390 330)  (1390 330)  LC_5 Logic Functioning bit
 (43 10)  (1391 330)  (1391 330)  LC_5 Logic Functioning bit
 (45 10)  (1393 330)  (1393 330)  LC_5 Logic Functioning bit
 (47 10)  (1395 330)  (1395 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (1400 330)  (1400 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (1362 331)  (1362 331)  routing T_26_20.sp4_v_b_36 <X> T_26_20.lc_trk_g2_4
 (16 11)  (1364 331)  (1364 331)  routing T_26_20.sp4_v_b_36 <X> T_26_20.lc_trk_g2_4
 (17 11)  (1365 331)  (1365 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1370 331)  (1370 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1371 331)  (1371 331)  routing T_26_20.sp4_h_r_38 <X> T_26_20.lc_trk_g2_6
 (24 11)  (1372 331)  (1372 331)  routing T_26_20.sp4_h_r_38 <X> T_26_20.lc_trk_g2_6
 (26 11)  (1374 331)  (1374 331)  routing T_26_20.lc_trk_g1_2 <X> T_26_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1375 331)  (1375 331)  routing T_26_20.lc_trk_g1_2 <X> T_26_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 331)  (1377 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1378 331)  (1378 331)  routing T_26_20.lc_trk_g2_2 <X> T_26_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1379 331)  (1379 331)  routing T_26_20.lc_trk_g2_6 <X> T_26_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1380 331)  (1380 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1381 331)  (1381 331)  routing T_26_20.lc_trk_g2_5 <X> T_26_20.input_2_5
 (38 11)  (1386 331)  (1386 331)  LC_5 Logic Functioning bit
 (40 11)  (1388 331)  (1388 331)  LC_5 Logic Functioning bit
 (41 11)  (1389 331)  (1389 331)  LC_5 Logic Functioning bit
 (42 11)  (1390 331)  (1390 331)  LC_5 Logic Functioning bit
 (22 12)  (1370 332)  (1370 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1371 332)  (1371 332)  routing T_26_20.sp4_v_t_30 <X> T_26_20.lc_trk_g3_3
 (24 12)  (1372 332)  (1372 332)  routing T_26_20.sp4_v_t_30 <X> T_26_20.lc_trk_g3_3
 (21 14)  (1369 334)  (1369 334)  routing T_26_20.sp4_h_r_39 <X> T_26_20.lc_trk_g3_7
 (22 14)  (1370 334)  (1370 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1371 334)  (1371 334)  routing T_26_20.sp4_h_r_39 <X> T_26_20.lc_trk_g3_7
 (24 14)  (1372 334)  (1372 334)  routing T_26_20.sp4_h_r_39 <X> T_26_20.lc_trk_g3_7
 (28 14)  (1376 334)  (1376 334)  routing T_26_20.lc_trk_g2_4 <X> T_26_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 334)  (1377 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 334)  (1378 334)  routing T_26_20.lc_trk_g2_4 <X> T_26_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1379 334)  (1379 334)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1380 334)  (1380 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1381 334)  (1381 334)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1382 334)  (1382 334)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (1383 334)  (1383 334)  routing T_26_20.lc_trk_g2_7 <X> T_26_20.input_2_7
 (37 14)  (1385 334)  (1385 334)  LC_7 Logic Functioning bit
 (41 14)  (1389 334)  (1389 334)  LC_7 Logic Functioning bit
 (42 14)  (1390 334)  (1390 334)  LC_7 Logic Functioning bit
 (43 14)  (1391 334)  (1391 334)  LC_7 Logic Functioning bit
 (45 14)  (1393 334)  (1393 334)  LC_7 Logic Functioning bit
 (26 15)  (1374 335)  (1374 335)  routing T_26_20.lc_trk_g1_2 <X> T_26_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1375 335)  (1375 335)  routing T_26_20.lc_trk_g1_2 <X> T_26_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 335)  (1377 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1379 335)  (1379 335)  routing T_26_20.lc_trk_g3_7 <X> T_26_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1380 335)  (1380 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1381 335)  (1381 335)  routing T_26_20.lc_trk_g2_7 <X> T_26_20.input_2_7
 (35 15)  (1383 335)  (1383 335)  routing T_26_20.lc_trk_g2_7 <X> T_26_20.input_2_7
 (38 15)  (1386 335)  (1386 335)  LC_7 Logic Functioning bit
 (40 15)  (1388 335)  (1388 335)  LC_7 Logic Functioning bit
 (41 15)  (1389 335)  (1389 335)  LC_7 Logic Functioning bit
 (42 15)  (1390 335)  (1390 335)  LC_7 Logic Functioning bit
 (46 15)  (1394 335)  (1394 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1399 335)  (1399 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_29_20

 (4 12)  (1514 332)  (1514 332)  routing T_29_20.sp4_h_l_38 <X> T_29_20.sp4_v_b_9
 (6 12)  (1516 332)  (1516 332)  routing T_29_20.sp4_h_l_38 <X> T_29_20.sp4_v_b_9
 (5 13)  (1515 333)  (1515 333)  routing T_29_20.sp4_h_l_38 <X> T_29_20.sp4_v_b_9


LogicTile_32_20

 (2 6)  (1674 326)  (1674 326)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_20

 (11 0)  (1737 320)  (1737 320)  routing T_33_20.span4_vert_b_0 <X> T_33_20.span4_vert_t_12
 (11 12)  (1737 332)  (1737 332)  routing T_33_20.span4_horz_19 <X> T_33_20.span4_vert_t_15
 (12 12)  (1738 332)  (1738 332)  routing T_33_20.span4_horz_19 <X> T_33_20.span4_vert_t_15


IO_Tile_0_19

 (11 2)  (6 306)  (6 306)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_t_13
 (12 2)  (5 306)  (5 306)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_t_13


LogicTile_4_19

 (9 10)  (189 314)  (189 314)  routing T_4_19.sp4_v_b_7 <X> T_4_19.sp4_h_l_42


LogicTile_5_19

 (12 8)  (246 312)  (246 312)  routing T_5_19.sp4_v_b_2 <X> T_5_19.sp4_h_r_8
 (11 9)  (245 313)  (245 313)  routing T_5_19.sp4_v_b_2 <X> T_5_19.sp4_h_r_8
 (13 9)  (247 313)  (247 313)  routing T_5_19.sp4_v_b_2 <X> T_5_19.sp4_h_r_8


LogicTile_7_19

 (8 7)  (350 311)  (350 311)  routing T_7_19.sp4_h_r_4 <X> T_7_19.sp4_v_t_41
 (9 7)  (351 311)  (351 311)  routing T_7_19.sp4_h_r_4 <X> T_7_19.sp4_v_t_41


RAM_Tile_8_19

 (10 0)  (406 304)  (406 304)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_r_1
 (17 0)  (413 304)  (413 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (422 304)  (422 304)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.input0_0
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (422 305)  (422 305)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.input0_0
 (27 1)  (423 305)  (423 305)  routing T_8_19.lc_trk_g1_7 <X> T_8_19.input0_0
 (29 1)  (425 305)  (425 305)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (396 306)  (396 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 306)  (410 306)  routing T_8_19.sp4_v_b_4 <X> T_8_19.lc_trk_g0_4
 (21 2)  (417 306)  (417 306)  routing T_8_19.sp12_h_r_7 <X> T_8_19.lc_trk_g0_7
 (22 2)  (418 306)  (418 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (420 306)  (420 306)  routing T_8_19.sp12_h_r_7 <X> T_8_19.lc_trk_g0_7
 (16 3)  (412 307)  (412 307)  routing T_8_19.sp4_v_b_4 <X> T_8_19.lc_trk_g0_4
 (17 3)  (413 307)  (413 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (417 307)  (417 307)  routing T_8_19.sp12_h_r_7 <X> T_8_19.lc_trk_g0_7
 (28 3)  (424 307)  (424 307)  routing T_8_19.lc_trk_g2_1 <X> T_8_19.input0_1
 (29 3)  (425 307)  (425 307)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (11 4)  (407 308)  (407 308)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_b_5
 (21 4)  (417 308)  (417 308)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g1_3
 (22 4)  (418 308)  (418 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (420 308)  (420 308)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g1_3
 (26 4)  (422 308)  (422 308)  routing T_8_19.lc_trk_g0_4 <X> T_8_19.input0_2
 (17 5)  (413 309)  (413 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (417 309)  (417 309)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g1_3
 (29 5)  (425 309)  (425 309)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (21 6)  (417 310)  (417 310)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g1_7
 (22 6)  (418 310)  (418 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_23 lc_trk_g1_7
 (23 6)  (419 310)  (419 310)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g1_7
 (24 6)  (420 310)  (420 310)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g1_7
 (21 7)  (417 311)  (417 311)  routing T_8_19.sp4_h_r_23 <X> T_8_19.lc_trk_g1_7
 (27 7)  (423 311)  (423 311)  routing T_8_19.lc_trk_g1_0 <X> T_8_19.input0_3
 (29 7)  (425 311)  (425 311)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (17 8)  (413 312)  (413 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (418 312)  (418 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (419 312)  (419 312)  routing T_8_19.sp12_v_b_19 <X> T_8_19.lc_trk_g2_3
 (26 8)  (422 312)  (422 312)  routing T_8_19.lc_trk_g2_6 <X> T_8_19.input0_4
 (28 8)  (424 312)  (424 312)  routing T_8_19.lc_trk_g2_3 <X> T_8_19.wire_bram/ram/WDATA_11
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (37 8)  (433 312)  (433 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (21 9)  (417 313)  (417 313)  routing T_8_19.sp12_v_b_19 <X> T_8_19.lc_trk_g2_3
 (26 9)  (422 313)  (422 313)  routing T_8_19.lc_trk_g2_6 <X> T_8_19.input0_4
 (28 9)  (424 313)  (424 313)  routing T_8_19.lc_trk_g2_6 <X> T_8_19.input0_4
 (29 9)  (425 313)  (425 313)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g2_3 <X> T_8_19.wire_bram/ram/WDATA_11
 (26 10)  (422 314)  (422 314)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.input0_5
 (8 11)  (404 315)  (404 315)  routing T_8_19.sp4_v_b_4 <X> T_8_19.sp4_v_t_42
 (10 11)  (406 315)  (406 315)  routing T_8_19.sp4_v_b_4 <X> T_8_19.sp4_v_t_42
 (22 11)  (418 315)  (418 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (419 315)  (419 315)  routing T_8_19.sp12_v_b_14 <X> T_8_19.lc_trk_g2_6
 (27 11)  (423 315)  (423 315)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.input0_5
 (28 11)  (424 315)  (424 315)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.input0_5
 (29 11)  (425 315)  (425 315)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (428 315)  (428 315)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (429 315)  (429 315)  routing T_8_19.lc_trk_g3_0 <X> T_8_19.input2_5
 (34 11)  (430 315)  (430 315)  routing T_8_19.lc_trk_g3_0 <X> T_8_19.input2_5
 (14 12)  (410 316)  (410 316)  routing T_8_19.sp4_h_r_40 <X> T_8_19.lc_trk_g3_0
 (26 12)  (422 316)  (422 316)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.input0_6
 (14 13)  (410 317)  (410 317)  routing T_8_19.sp4_h_r_40 <X> T_8_19.lc_trk_g3_0
 (15 13)  (411 317)  (411 317)  routing T_8_19.sp4_h_r_40 <X> T_8_19.lc_trk_g3_0
 (16 13)  (412 317)  (412 317)  routing T_8_19.sp4_h_r_40 <X> T_8_19.lc_trk_g3_0
 (17 13)  (413 317)  (413 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (422 317)  (422 317)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.input0_6
 (27 13)  (423 317)  (423 317)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.input0_6
 (28 13)  (424 317)  (424 317)  routing T_8_19.lc_trk_g3_7 <X> T_8_19.input0_6
 (29 13)  (425 317)  (425 317)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (428 317)  (428 317)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (430 317)  (430 317)  routing T_8_19.lc_trk_g1_3 <X> T_8_19.input2_6
 (35 13)  (431 317)  (431 317)  routing T_8_19.lc_trk_g1_3 <X> T_8_19.input2_6
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (407 318)  (407 318)  routing T_8_19.sp4_h_r_5 <X> T_8_19.sp4_v_t_46
 (13 14)  (409 318)  (409 318)  routing T_8_19.sp4_h_r_5 <X> T_8_19.sp4_v_t_46
 (15 14)  (411 318)  (411 318)  routing T_8_19.sp4_h_r_45 <X> T_8_19.lc_trk_g3_5
 (16 14)  (412 318)  (412 318)  routing T_8_19.sp4_h_r_45 <X> T_8_19.lc_trk_g3_5
 (17 14)  (413 318)  (413 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (414 318)  (414 318)  routing T_8_19.sp4_h_r_45 <X> T_8_19.lc_trk_g3_5
 (22 14)  (418 318)  (418 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (35 14)  (431 318)  (431 318)  routing T_8_19.lc_trk_g0_7 <X> T_8_19.input2_7
 (0 15)  (396 319)  (396 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (12 15)  (408 319)  (408 319)  routing T_8_19.sp4_h_r_5 <X> T_8_19.sp4_v_t_46
 (16 15)  (412 319)  (412 319)  routing T_8_19.sp12_v_t_11 <X> T_8_19.lc_trk_g3_4
 (17 15)  (413 319)  (413 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (18 15)  (414 319)  (414 319)  routing T_8_19.sp4_h_r_45 <X> T_8_19.lc_trk_g3_5
 (29 15)  (425 319)  (425 319)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (428 319)  (428 319)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (431 319)  (431 319)  routing T_8_19.lc_trk_g0_7 <X> T_8_19.input2_7


LogicTile_9_19

 (2 0)  (440 304)  (440 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 1)  (446 305)  (446 305)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_v_b_1
 (13 2)  (451 306)  (451 306)  routing T_9_19.sp4_h_r_2 <X> T_9_19.sp4_v_t_39
 (25 2)  (463 306)  (463 306)  routing T_9_19.sp4_h_l_11 <X> T_9_19.lc_trk_g0_6
 (10 3)  (448 307)  (448 307)  routing T_9_19.sp4_h_l_45 <X> T_9_19.sp4_v_t_36
 (12 3)  (450 307)  (450 307)  routing T_9_19.sp4_h_r_2 <X> T_9_19.sp4_v_t_39
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (461 307)  (461 307)  routing T_9_19.sp4_h_l_11 <X> T_9_19.lc_trk_g0_6
 (24 3)  (462 307)  (462 307)  routing T_9_19.sp4_h_l_11 <X> T_9_19.lc_trk_g0_6
 (25 3)  (463 307)  (463 307)  routing T_9_19.sp4_h_l_11 <X> T_9_19.lc_trk_g0_6
 (11 6)  (449 310)  (449 310)  routing T_9_19.sp4_v_b_2 <X> T_9_19.sp4_v_t_40
 (12 6)  (450 310)  (450 310)  routing T_9_19.sp4_h_r_2 <X> T_9_19.sp4_h_l_40
 (8 7)  (446 311)  (446 311)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_v_t_41
 (9 7)  (447 311)  (447 311)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_v_t_41
 (10 7)  (448 311)  (448 311)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_v_t_41
 (12 7)  (450 311)  (450 311)  routing T_9_19.sp4_v_b_2 <X> T_9_19.sp4_v_t_40
 (13 7)  (451 311)  (451 311)  routing T_9_19.sp4_h_r_2 <X> T_9_19.sp4_h_l_40
 (12 11)  (450 315)  (450 315)  routing T_9_19.sp4_h_l_45 <X> T_9_19.sp4_v_t_45
 (26 12)  (464 316)  (464 316)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 316)  (471 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (46 12)  (484 316)  (484 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (464 317)  (464 317)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 317)  (469 317)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 317)  (475 317)  LC_6 Logic Functioning bit
 (39 13)  (477 317)  (477 317)  LC_6 Logic Functioning bit
 (4 14)  (442 318)  (442 318)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_v_t_44
 (25 14)  (463 318)  (463 318)  routing T_9_19.sp4_h_r_46 <X> T_9_19.lc_trk_g3_6
 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (461 319)  (461 319)  routing T_9_19.sp4_h_r_46 <X> T_9_19.lc_trk_g3_6
 (24 15)  (462 319)  (462 319)  routing T_9_19.sp4_h_r_46 <X> T_9_19.lc_trk_g3_6
 (25 15)  (463 319)  (463 319)  routing T_9_19.sp4_h_r_46 <X> T_9_19.lc_trk_g3_6


LogicTile_10_19

 (14 0)  (506 304)  (506 304)  routing T_10_19.sp4_h_r_8 <X> T_10_19.lc_trk_g0_0
 (15 1)  (507 305)  (507 305)  routing T_10_19.sp4_h_r_8 <X> T_10_19.lc_trk_g0_0
 (16 1)  (508 305)  (508 305)  routing T_10_19.sp4_h_r_8 <X> T_10_19.lc_trk_g0_0
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (41 6)  (533 310)  (533 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (26 7)  (518 311)  (518 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 311)  (519 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (51 7)  (543 311)  (543 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (12 14)  (504 318)  (504 318)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_h_l_46
 (13 15)  (505 319)  (505 319)  routing T_10_19.sp4_h_r_8 <X> T_10_19.sp4_h_l_46


LogicTile_11_19

 (15 0)  (561 304)  (561 304)  routing T_11_19.sp4_h_r_9 <X> T_11_19.lc_trk_g0_1
 (16 0)  (562 304)  (562 304)  routing T_11_19.sp4_h_r_9 <X> T_11_19.lc_trk_g0_1
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.sp4_h_r_9 <X> T_11_19.lc_trk_g0_1
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (569 306)  (569 306)  routing T_11_19.sp4_h_r_7 <X> T_11_19.lc_trk_g0_7
 (24 2)  (570 306)  (570 306)  routing T_11_19.sp4_h_r_7 <X> T_11_19.lc_trk_g0_7
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (52 2)  (598 306)  (598 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (567 307)  (567 307)  routing T_11_19.sp4_h_r_7 <X> T_11_19.lc_trk_g0_7
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (12 5)  (558 309)  (558 309)  routing T_11_19.sp4_h_r_5 <X> T_11_19.sp4_v_b_5
 (14 8)  (560 312)  (560 312)  routing T_11_19.rgt_op_0 <X> T_11_19.lc_trk_g2_0
 (12 9)  (558 313)  (558 313)  routing T_11_19.sp4_h_r_8 <X> T_11_19.sp4_v_b_8
 (15 9)  (561 313)  (561 313)  routing T_11_19.rgt_op_0 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (586 316)  (586 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (40 13)  (586 317)  (586 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (48 13)  (594 317)  (594 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (8 14)  (554 318)  (554 318)  routing T_11_19.sp4_h_r_10 <X> T_11_19.sp4_h_l_47


LogicTile_12_19

 (8 0)  (608 304)  (608 304)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_h_r_1
 (14 0)  (614 304)  (614 304)  routing T_12_19.sp4_h_l_5 <X> T_12_19.lc_trk_g0_0
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g0_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (48 0)  (648 304)  (648 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (614 305)  (614 305)  routing T_12_19.sp4_h_l_5 <X> T_12_19.lc_trk_g0_0
 (15 1)  (615 305)  (615 305)  routing T_12_19.sp4_h_l_5 <X> T_12_19.lc_trk_g0_0
 (16 1)  (616 305)  (616 305)  routing T_12_19.sp4_h_l_5 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.input_2_0
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (47 1)  (647 305)  (647 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (605 306)  (605 306)  routing T_12_19.sp4_v_b_0 <X> T_12_19.sp4_h_l_37
 (14 2)  (614 306)  (614 306)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g0_4
 (15 2)  (615 306)  (615 306)  routing T_12_19.sp4_h_r_21 <X> T_12_19.lc_trk_g0_5
 (16 2)  (616 306)  (616 306)  routing T_12_19.sp4_h_r_21 <X> T_12_19.lc_trk_g0_5
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 306)  (618 306)  routing T_12_19.sp4_h_r_21 <X> T_12_19.lc_trk_g0_5
 (26 2)  (626 306)  (626 306)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 306)  (635 306)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.input_2_1
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (14 3)  (614 307)  (614 307)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g0_4
 (15 3)  (615 307)  (615 307)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g0_4
 (16 3)  (616 307)  (616 307)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (618 307)  (618 307)  routing T_12_19.sp4_h_r_21 <X> T_12_19.lc_trk_g0_5
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 307)  (633 307)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.input_2_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (46 3)  (646 307)  (646 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (12 4)  (612 308)  (612 308)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_h_r_5
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (42 4)  (642 308)  (642 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (50 4)  (650 308)  (650 308)  Cascade bit: LH_LC02_inmux02_5

 (42 5)  (642 309)  (642 309)  LC_2 Logic Functioning bit
 (43 5)  (643 309)  (643 309)  LC_2 Logic Functioning bit
 (47 5)  (647 309)  (647 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 7)  (615 311)  (615 311)  routing T_12_19.sp4_v_t_9 <X> T_12_19.lc_trk_g1_4
 (16 7)  (616 311)  (616 311)  routing T_12_19.sp4_v_t_9 <X> T_12_19.lc_trk_g1_4
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (14 8)  (614 312)  (614 312)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g2_0
 (15 8)  (615 312)  (615 312)  routing T_12_19.sp4_h_r_25 <X> T_12_19.lc_trk_g2_1
 (16 8)  (616 312)  (616 312)  routing T_12_19.sp4_h_r_25 <X> T_12_19.lc_trk_g2_1
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (618 313)  (618 313)  routing T_12_19.sp4_h_r_25 <X> T_12_19.lc_trk_g2_1
 (15 10)  (615 314)  (615 314)  routing T_12_19.sp12_v_t_2 <X> T_12_19.lc_trk_g2_5
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.sp12_v_t_2 <X> T_12_19.lc_trk_g2_5
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (18 11)  (618 315)  (618 315)  routing T_12_19.sp12_v_t_2 <X> T_12_19.lc_trk_g2_5
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.tnr_op_6 <X> T_12_19.lc_trk_g2_6
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (51 11)  (651 315)  (651 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (625 316)  (625 316)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 317)  (623 317)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (24 13)  (624 317)  (624 317)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (51 13)  (651 317)  (651 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (612 318)  (612 318)  routing T_12_19.sp4_v_b_11 <X> T_12_19.sp4_h_l_46
 (15 14)  (615 318)  (615 318)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (618 319)  (618 319)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5


LogicTile_13_19

 (3 0)  (657 304)  (657 304)  routing T_13_19.sp12_v_t_23 <X> T_13_19.sp12_v_b_0
 (5 0)  (659 304)  (659 304)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_h_r_0
 (15 0)  (669 304)  (669 304)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (4 1)  (658 305)  (658 305)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_h_r_0
 (6 1)  (660 305)  (660 305)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_h_r_0
 (14 1)  (668 305)  (668 305)  routing T_13_19.top_op_0 <X> T_13_19.lc_trk_g0_0
 (15 1)  (669 305)  (669 305)  routing T_13_19.top_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (672 305)  (672 305)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g0_1
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (51 1)  (705 305)  (705 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (12 2)  (666 306)  (666 306)  routing T_13_19.sp4_v_t_39 <X> T_13_19.sp4_h_l_39
 (21 2)  (675 306)  (675 306)  routing T_13_19.sp4_h_l_2 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_h_l_2 <X> T_13_19.lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.sp4_h_l_2 <X> T_13_19.lc_trk_g0_7
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.input_2_1
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (11 3)  (665 307)  (665 307)  routing T_13_19.sp4_v_t_39 <X> T_13_19.sp4_h_l_39
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (40 3)  (694 307)  (694 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (15 4)  (669 308)  (669 308)  routing T_13_19.lft_op_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.lft_op_1 <X> T_13_19.lc_trk_g1_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (706 308)  (706 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.top_op_7 <X> T_13_19.lc_trk_g1_7
 (14 7)  (668 311)  (668 311)  routing T_13_19.top_op_4 <X> T_13_19.lc_trk_g1_4
 (15 7)  (669 311)  (669 311)  routing T_13_19.top_op_4 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (675 311)  (675 311)  routing T_13_19.top_op_7 <X> T_13_19.lc_trk_g1_7
 (21 10)  (675 314)  (675 314)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g2_7
 (25 10)  (679 314)  (679 314)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g2_6
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 315)  (678 315)  routing T_13_19.rgt_op_6 <X> T_13_19.lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (51 11)  (705 315)  (705 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (675 316)  (675 316)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g3_3
 (25 12)  (679 316)  (679 316)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g3_2
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 317)  (678 317)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g3_2
 (9 14)  (663 318)  (663 318)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_h_l_47
 (10 14)  (664 318)  (664 318)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_h_l_47


LogicTile_14_19

 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (40 0)  (748 304)  (748 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (42 0)  (750 304)  (750 304)  LC_0 Logic Functioning bit
 (14 1)  (722 305)  (722 305)  routing T_14_19.sp4_r_v_b_35 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_0
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (8 2)  (716 306)  (716 306)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_h_l_36
 (9 2)  (717 306)  (717 306)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_h_l_36
 (10 2)  (718 306)  (718 306)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_h_l_36
 (14 2)  (722 306)  (722 306)  routing T_14_19.sp12_h_l_3 <X> T_14_19.lc_trk_g0_4
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.top_op_7 <X> T_14_19.lc_trk_g0_7
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (8 3)  (716 307)  (716 307)  routing T_14_19.sp4_h_r_7 <X> T_14_19.sp4_v_t_36
 (9 3)  (717 307)  (717 307)  routing T_14_19.sp4_h_r_7 <X> T_14_19.sp4_v_t_36
 (10 3)  (718 307)  (718 307)  routing T_14_19.sp4_h_r_7 <X> T_14_19.sp4_v_t_36
 (14 3)  (722 307)  (722 307)  routing T_14_19.sp12_h_l_3 <X> T_14_19.lc_trk_g0_4
 (15 3)  (723 307)  (723 307)  routing T_14_19.sp12_h_l_3 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (729 307)  (729 307)  routing T_14_19.top_op_7 <X> T_14_19.lc_trk_g0_7
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (14 4)  (722 308)  (722 308)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g1_0
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (50 4)  (758 308)  (758 308)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (723 309)  (723 309)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g1_0
 (16 5)  (724 309)  (724 309)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g1_2
 (25 5)  (733 309)  (733 309)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g1_2
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (12 6)  (720 310)  (720 310)  routing T_14_19.sp4_v_t_46 <X> T_14_19.sp4_h_l_40
 (14 6)  (722 310)  (722 310)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g1_4
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g1_5
 (21 6)  (729 310)  (729 310)  routing T_14_19.wire_logic_cluster/lc_7/out <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (40 6)  (748 310)  (748 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (11 7)  (719 311)  (719 311)  routing T_14_19.sp4_v_t_46 <X> T_14_19.sp4_h_l_40
 (13 7)  (721 311)  (721 311)  routing T_14_19.sp4_v_t_46 <X> T_14_19.sp4_h_l_40
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g1_6
 (25 7)  (733 311)  (733 311)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g1_6
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 311)  (742 311)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.input_2_3
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (14 8)  (722 312)  (722 312)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g2_0
 (15 8)  (723 312)  (723 312)  routing T_14_19.tnr_op_1 <X> T_14_19.lc_trk_g2_1
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 312)  (732 312)  routing T_14_19.tnl_op_3 <X> T_14_19.lc_trk_g2_3
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (12 9)  (720 313)  (720 313)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_v_b_8
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (729 313)  (729 313)  routing T_14_19.tnl_op_3 <X> T_14_19.lc_trk_g2_3
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.tnr_op_2 <X> T_14_19.lc_trk_g2_2
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 313)  (738 313)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (741 313)  (741 313)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_4
 (35 9)  (743 313)  (743 313)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_4
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (13 10)  (721 314)  (721 314)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_v_t_45
 (25 10)  (733 314)  (733 314)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g2_6
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (50 10)  (758 314)  (758 314)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (720 315)  (720 315)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_v_t_45
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.sp4_h_r_38 <X> T_14_19.lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (15 12)  (723 316)  (723 316)  routing T_14_19.tnr_op_1 <X> T_14_19.lc_trk_g3_1
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.tnl_op_3 <X> T_14_19.lc_trk_g3_3
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (13 13)  (721 317)  (721 317)  routing T_14_19.sp4_v_t_43 <X> T_14_19.sp4_h_r_11
 (21 13)  (729 317)  (729 317)  routing T_14_19.tnl_op_3 <X> T_14_19.lc_trk_g3_3
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 317)  (741 317)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.input_2_6
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (8 14)  (716 318)  (716 318)  routing T_14_19.sp4_v_t_41 <X> T_14_19.sp4_h_l_47
 (9 14)  (717 318)  (717 318)  routing T_14_19.sp4_v_t_41 <X> T_14_19.sp4_h_l_47
 (10 14)  (718 318)  (718 318)  routing T_14_19.sp4_v_t_41 <X> T_14_19.sp4_h_l_47
 (14 14)  (722 318)  (722 318)  routing T_14_19.sp4_v_b_36 <X> T_14_19.lc_trk_g3_4
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (50 14)  (758 318)  (758 318)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (722 319)  (722 319)  routing T_14_19.sp4_v_b_36 <X> T_14_19.lc_trk_g3_4
 (16 15)  (724 319)  (724 319)  routing T_14_19.sp4_v_b_36 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 319)  (732 319)  routing T_14_19.tnl_op_6 <X> T_14_19.lc_trk_g3_6
 (25 15)  (733 319)  (733 319)  routing T_14_19.tnl_op_6 <X> T_14_19.lc_trk_g3_6
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 319)  (735 319)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (8 3)  (770 307)  (770 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (9 3)  (771 307)  (771 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (10 3)  (772 307)  (772 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_t_36
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (15 4)  (777 308)  (777 308)  routing T_15_19.top_op_1 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.top_op_3 <X> T_15_19.lc_trk_g1_3
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (18 5)  (780 309)  (780 309)  routing T_15_19.top_op_1 <X> T_15_19.lc_trk_g1_1
 (21 5)  (783 309)  (783 309)  routing T_15_19.top_op_3 <X> T_15_19.lc_trk_g1_3
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (51 5)  (813 309)  (813 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_t_23
 (12 6)  (774 310)  (774 310)  routing T_15_19.sp4_v_t_46 <X> T_15_19.sp4_h_l_40
 (3 7)  (765 311)  (765 311)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_t_23
 (4 7)  (766 311)  (766 311)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_h_l_38
 (6 7)  (768 311)  (768 311)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_h_l_38
 (11 7)  (773 311)  (773 311)  routing T_15_19.sp4_v_t_46 <X> T_15_19.sp4_h_l_40
 (13 7)  (775 311)  (775 311)  routing T_15_19.sp4_v_t_46 <X> T_15_19.sp4_h_l_40
 (8 9)  (770 313)  (770 313)  routing T_15_19.sp4_h_r_7 <X> T_15_19.sp4_v_b_7
 (8 10)  (770 314)  (770 314)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_h_l_42
 (9 10)  (771 314)  (771 314)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_h_l_42
 (12 10)  (774 314)  (774 314)  routing T_15_19.sp4_v_t_45 <X> T_15_19.sp4_h_l_45
 (11 11)  (773 315)  (773 315)  routing T_15_19.sp4_v_t_45 <X> T_15_19.sp4_h_l_45
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (14 12)  (776 316)  (776 316)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (14 13)  (776 317)  (776 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (15 13)  (777 317)  (777 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_h_r_40 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (5 14)  (767 318)  (767 318)  routing T_15_19.sp4_v_t_44 <X> T_15_19.sp4_h_l_44
 (8 14)  (770 318)  (770 318)  routing T_15_19.sp4_h_r_10 <X> T_15_19.sp4_h_l_47
 (25 14)  (787 318)  (787 318)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6
 (6 15)  (768 319)  (768 319)  routing T_15_19.sp4_v_t_44 <X> T_15_19.sp4_h_l_44
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 319)  (785 319)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6
 (25 15)  (787 319)  (787 319)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6


LogicTile_16_19

 (25 0)  (841 304)  (841 304)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g0_2
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 304)  (846 304)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (47 0)  (863 304)  (863 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 305)  (839 305)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g0_2
 (25 1)  (841 305)  (841 305)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (47 1)  (863 305)  (863 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 306)  (842 306)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (41 2)  (857 306)  (857 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (46 2)  (862 306)  (862 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (9 4)  (825 308)  (825 308)  routing T_16_19.sp4_h_l_36 <X> T_16_19.sp4_h_r_4
 (10 4)  (826 308)  (826 308)  routing T_16_19.sp4_h_l_36 <X> T_16_19.sp4_h_r_4
 (14 4)  (830 308)  (830 308)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (4 10)  (820 314)  (820 314)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_43
 (6 10)  (822 314)  (822 314)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_43
 (15 10)  (831 314)  (831 314)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g2_5
 (16 10)  (832 314)  (832 314)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 314)  (834 314)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g2_5
 (5 11)  (821 315)  (821 315)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_t_43
 (0 14)  (816 318)  (816 318)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 318)  (831 318)  routing T_16_19.sp4_v_t_32 <X> T_16_19.lc_trk_g3_5
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp4_v_t_32 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (816 319)  (816 319)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 319)  (817 319)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (11 15)  (827 319)  (827 319)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_h_l_46


LogicTile_17_19

 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (37 0)  (911 304)  (911 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (39 0)  (913 304)  (913 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.bot_op_2 <X> T_17_19.lc_trk_g0_2
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 306)  (889 306)  routing T_17_19.sp4_v_b_21 <X> T_17_19.lc_trk_g0_5
 (16 2)  (890 306)  (890 306)  routing T_17_19.sp4_v_b_21 <X> T_17_19.lc_trk_g0_5
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (42 2)  (916 306)  (916 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (45 2)  (919 306)  (919 306)  LC_1 Logic Functioning bit
 (46 2)  (920 306)  (920 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (3 3)  (877 307)  (877 307)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_h_l_23
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 307)  (905 307)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 307)  (907 307)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_1
 (34 3)  (908 307)  (908 307)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_1
 (35 3)  (909 307)  (909 307)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_1
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (43 3)  (917 307)  (917 307)  LC_1 Logic Functioning bit
 (14 4)  (888 308)  (888 308)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (21 4)  (895 308)  (895 308)  routing T_17_19.wire_logic_cluster/lc_3/out <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (888 309)  (888 309)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (15 5)  (889 309)  (889 309)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (16 5)  (890 309)  (890 309)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 309)  (897 309)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g1_2
 (24 5)  (898 309)  (898 309)  routing T_17_19.sp4_v_b_18 <X> T_17_19.lc_trk_g1_2
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 310)  (904 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 310)  (909 310)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.input_2_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (41 6)  (915 310)  (915 310)  LC_3 Logic Functioning bit
 (42 6)  (916 310)  (916 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (45 6)  (919 310)  (919 310)  LC_3 Logic Functioning bit
 (46 6)  (920 310)  (920 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (927 310)  (927 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (888 311)  (888 311)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g1_4
 (15 7)  (889 311)  (889 311)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g1_4
 (16 7)  (890 311)  (890 311)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (43 7)  (917 311)  (917 311)  LC_3 Logic Functioning bit
 (53 7)  (927 311)  (927 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (886 312)  (886 312)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_8
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (896 312)  (896 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (897 312)  (897 312)  routing T_17_19.sp12_v_b_11 <X> T_17_19.lc_trk_g2_3
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 312)  (907 312)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (37 8)  (911 312)  (911 312)  LC_4 Logic Functioning bit
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (39 8)  (913 312)  (913 312)  LC_4 Logic Functioning bit
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (11 9)  (885 313)  (885 313)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_8
 (13 9)  (887 313)  (887 313)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_8
 (15 9)  (889 313)  (889 313)  routing T_17_19.sp4_v_t_29 <X> T_17_19.lc_trk_g2_0
 (16 9)  (890 313)  (890 313)  routing T_17_19.sp4_v_t_29 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (892 313)  (892 313)  routing T_17_19.sp4_r_v_b_33 <X> T_17_19.lc_trk_g2_1
 (26 9)  (900 313)  (900 313)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 313)  (901 313)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 313)  (905 313)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 313)  (910 313)  LC_4 Logic Functioning bit
 (38 9)  (912 313)  (912 313)  LC_4 Logic Functioning bit
 (8 10)  (882 314)  (882 314)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_h_l_42
 (9 10)  (883 314)  (883 314)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_h_l_42
 (10 10)  (884 314)  (884 314)  routing T_17_19.sp4_v_t_36 <X> T_17_19.sp4_h_l_42
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 314)  (897 314)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g2_7
 (24 10)  (898 314)  (898 314)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g2_7
 (25 10)  (899 314)  (899 314)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (39 10)  (913 314)  (913 314)  LC_5 Logic Functioning bit
 (40 10)  (914 314)  (914 314)  LC_5 Logic Functioning bit
 (50 10)  (924 314)  (924 314)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (882 315)  (882 315)  routing T_17_19.sp4_h_r_7 <X> T_17_19.sp4_v_t_42
 (9 11)  (883 315)  (883 315)  routing T_17_19.sp4_h_r_7 <X> T_17_19.sp4_v_t_42
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 315)  (897 315)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (25 11)  (899 315)  (899 315)  routing T_17_19.sp4_h_r_46 <X> T_17_19.lc_trk_g2_6
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (38 11)  (912 315)  (912 315)  LC_5 Logic Functioning bit
 (40 11)  (914 315)  (914 315)  LC_5 Logic Functioning bit
 (41 11)  (915 315)  (915 315)  LC_5 Logic Functioning bit
 (42 11)  (916 315)  (916 315)  LC_5 Logic Functioning bit
 (43 11)  (917 315)  (917 315)  LC_5 Logic Functioning bit
 (14 12)  (888 316)  (888 316)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g3_0
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.wire_logic_cluster/lc_1/out <X> T_17_19.lc_trk_g3_1
 (21 12)  (895 316)  (895 316)  routing T_17_19.sp4_v_t_14 <X> T_17_19.lc_trk_g3_3
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 316)  (897 316)  routing T_17_19.sp4_v_t_14 <X> T_17_19.lc_trk_g3_3
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 316)  (909 316)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_6
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (47 12)  (921 316)  (921 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (922 316)  (922 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (926 316)  (926 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (927 316)  (927 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (16 13)  (890 317)  (890 317)  routing T_17_19.sp4_v_b_24 <X> T_17_19.lc_trk_g3_0
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (908 317)  (908 317)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_6
 (35 13)  (909 317)  (909 317)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.input_2_6
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (40 13)  (914 317)  (914 317)  LC_6 Logic Functioning bit
 (43 13)  (917 317)  (917 317)  LC_6 Logic Functioning bit
 (21 14)  (895 318)  (895 318)  routing T_17_19.sp4_v_t_26 <X> T_17_19.lc_trk_g3_7
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 318)  (897 318)  routing T_17_19.sp4_v_t_26 <X> T_17_19.lc_trk_g3_7
 (26 14)  (900 318)  (900 318)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 318)  (902 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 318)  (908 318)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (21 15)  (895 319)  (895 319)  routing T_17_19.sp4_v_t_26 <X> T_17_19.lc_trk_g3_7
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 319)  (899 319)  routing T_17_19.sp4_r_v_b_46 <X> T_17_19.lc_trk_g3_6
 (26 15)  (900 319)  (900 319)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 319)  (901 319)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 319)  (902 319)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 319)  (904 319)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 319)  (911 319)  LC_7 Logic Functioning bit
 (39 15)  (913 319)  (913 319)  LC_7 Logic Functioning bit
 (41 15)  (915 319)  (915 319)  LC_7 Logic Functioning bit
 (43 15)  (917 319)  (917 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (15 0)  (943 304)  (943 304)  routing T_18_19.sp4_h_r_1 <X> T_18_19.lc_trk_g0_1
 (16 0)  (944 304)  (944 304)  routing T_18_19.sp4_h_r_1 <X> T_18_19.lc_trk_g0_1
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (950 304)  (950 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (951 304)  (951 304)  routing T_18_19.sp12_h_r_11 <X> T_18_19.lc_trk_g0_3
 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 304)  (958 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (37 0)  (965 304)  (965 304)  LC_0 Logic Functioning bit
 (38 0)  (966 304)  (966 304)  LC_0 Logic Functioning bit
 (39 0)  (967 304)  (967 304)  LC_0 Logic Functioning bit
 (41 0)  (969 304)  (969 304)  LC_0 Logic Functioning bit
 (43 0)  (971 304)  (971 304)  LC_0 Logic Functioning bit
 (14 1)  (942 305)  (942 305)  routing T_18_19.sp4_r_v_b_35 <X> T_18_19.lc_trk_g0_0
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (946 305)  (946 305)  routing T_18_19.sp4_h_r_1 <X> T_18_19.lc_trk_g0_1
 (26 1)  (954 305)  (954 305)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 305)  (955 305)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 305)  (958 305)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 305)  (964 305)  LC_0 Logic Functioning bit
 (38 1)  (966 305)  (966 305)  LC_0 Logic Functioning bit
 (15 2)  (943 306)  (943 306)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g0_5
 (16 2)  (944 306)  (944 306)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 306)  (946 306)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g0_5
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (39 2)  (967 306)  (967 306)  LC_1 Logic Functioning bit
 (40 2)  (968 306)  (968 306)  LC_1 Logic Functioning bit
 (42 2)  (970 306)  (970 306)  LC_1 Logic Functioning bit
 (52 2)  (980 306)  (980 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (38 3)  (966 307)  (966 307)  LC_1 Logic Functioning bit
 (41 3)  (969 307)  (969 307)  LC_1 Logic Functioning bit
 (43 3)  (971 307)  (971 307)  LC_1 Logic Functioning bit
 (12 4)  (940 308)  (940 308)  routing T_18_19.sp4_v_t_40 <X> T_18_19.sp4_h_r_5
 (15 4)  (943 308)  (943 308)  routing T_18_19.lft_op_1 <X> T_18_19.lc_trk_g1_1
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 308)  (946 308)  routing T_18_19.lft_op_1 <X> T_18_19.lc_trk_g1_1
 (21 4)  (949 308)  (949 308)  routing T_18_19.lft_op_3 <X> T_18_19.lc_trk_g1_3
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 308)  (952 308)  routing T_18_19.lft_op_3 <X> T_18_19.lc_trk_g1_3
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (37 4)  (965 308)  (965 308)  LC_2 Logic Functioning bit
 (38 4)  (966 308)  (966 308)  LC_2 Logic Functioning bit
 (39 4)  (967 308)  (967 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (17 5)  (945 309)  (945 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 309)  (955 309)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 309)  (958 309)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (38 5)  (966 309)  (966 309)  LC_2 Logic Functioning bit
 (25 6)  (953 310)  (953 310)  routing T_18_19.wire_logic_cluster/lc_6/out <X> T_18_19.lc_trk_g1_6
 (26 6)  (954 310)  (954 310)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 310)  (962 310)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (40 6)  (968 310)  (968 310)  LC_3 Logic Functioning bit
 (50 6)  (978 310)  (978 310)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (942 311)  (942 311)  routing T_18_19.sp4_h_r_4 <X> T_18_19.lc_trk_g1_4
 (15 7)  (943 311)  (943 311)  routing T_18_19.sp4_h_r_4 <X> T_18_19.lc_trk_g1_4
 (16 7)  (944 311)  (944 311)  routing T_18_19.sp4_h_r_4 <X> T_18_19.lc_trk_g1_4
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (950 311)  (950 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 311)  (956 311)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (38 7)  (966 311)  (966 311)  LC_3 Logic Functioning bit
 (40 7)  (968 311)  (968 311)  LC_3 Logic Functioning bit
 (41 7)  (969 311)  (969 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (43 7)  (971 311)  (971 311)  LC_3 Logic Functioning bit
 (8 8)  (936 312)  (936 312)  routing T_18_19.sp4_v_b_7 <X> T_18_19.sp4_h_r_7
 (9 8)  (937 312)  (937 312)  routing T_18_19.sp4_v_b_7 <X> T_18_19.sp4_h_r_7
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (956 312)  (956 312)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 312)  (959 312)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (40 8)  (968 312)  (968 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (50 8)  (978 312)  (978 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (979 312)  (979 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (946 313)  (946 313)  routing T_18_19.sp4_r_v_b_33 <X> T_18_19.lc_trk_g2_1
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 313)  (958 313)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (41 9)  (969 313)  (969 313)  LC_4 Logic Functioning bit
 (48 9)  (976 313)  (976 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (9 10)  (937 314)  (937 314)  routing T_18_19.sp4_v_b_7 <X> T_18_19.sp4_h_l_42
 (21 10)  (949 314)  (949 314)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g2_7
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 316)  (958 316)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (37 12)  (965 316)  (965 316)  LC_6 Logic Functioning bit
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (39 12)  (967 316)  (967 316)  LC_6 Logic Functioning bit
 (41 12)  (969 316)  (969 316)  LC_6 Logic Functioning bit
 (43 12)  (971 316)  (971 316)  LC_6 Logic Functioning bit
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 317)  (955 317)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 317)  (959 317)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (38 13)  (966 317)  (966 317)  LC_6 Logic Functioning bit
 (14 14)  (942 318)  (942 318)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g3_4
 (15 14)  (943 318)  (943 318)  routing T_18_19.tnr_op_5 <X> T_18_19.lc_trk_g3_5
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (953 318)  (953 318)  routing T_18_19.sp4_v_b_38 <X> T_18_19.lc_trk_g3_6
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 318)  (962 318)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 318)  (964 318)  LC_7 Logic Functioning bit
 (38 14)  (966 318)  (966 318)  LC_7 Logic Functioning bit
 (41 14)  (969 318)  (969 318)  LC_7 Logic Functioning bit
 (43 14)  (971 318)  (971 318)  LC_7 Logic Functioning bit
 (15 15)  (943 319)  (943 319)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 319)  (951 319)  routing T_18_19.sp4_v_b_38 <X> T_18_19.lc_trk_g3_6
 (25 15)  (953 319)  (953 319)  routing T_18_19.sp4_v_b_38 <X> T_18_19.lc_trk_g3_6
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 319)  (959 319)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 319)  (965 319)  LC_7 Logic Functioning bit
 (39 15)  (967 319)  (967 319)  LC_7 Logic Functioning bit
 (41 15)  (969 319)  (969 319)  LC_7 Logic Functioning bit
 (43 15)  (971 319)  (971 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (25 0)  (1007 304)  (1007 304)  routing T_19_19.sp4_h_l_7 <X> T_19_19.lc_trk_g0_2
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 304)  (1010 304)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 304)  (1013 304)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 304)  (1015 304)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 304)  (1016 304)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (37 0)  (1019 304)  (1019 304)  LC_0 Logic Functioning bit
 (38 0)  (1020 304)  (1020 304)  LC_0 Logic Functioning bit
 (52 0)  (1034 304)  (1034 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1005 305)  (1005 305)  routing T_19_19.sp4_h_l_7 <X> T_19_19.lc_trk_g0_2
 (24 1)  (1006 305)  (1006 305)  routing T_19_19.sp4_h_l_7 <X> T_19_19.lc_trk_g0_2
 (25 1)  (1007 305)  (1007 305)  routing T_19_19.sp4_h_l_7 <X> T_19_19.lc_trk_g0_2
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 305)  (1010 305)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1017 305)  (1017 305)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.input_2_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (37 1)  (1019 305)  (1019 305)  LC_0 Logic Functioning bit
 (38 1)  (1020 305)  (1020 305)  LC_0 Logic Functioning bit
 (39 1)  (1021 305)  (1021 305)  LC_0 Logic Functioning bit
 (41 1)  (1023 305)  (1023 305)  LC_0 Logic Functioning bit
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 306)  (996 306)  routing T_19_19.sp12_h_l_3 <X> T_19_19.lc_trk_g0_4
 (16 2)  (998 306)  (998 306)  routing T_19_19.sp12_h_r_13 <X> T_19_19.lc_trk_g0_5
 (17 2)  (999 306)  (999 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (25 2)  (1007 306)  (1007 306)  routing T_19_19.wire_logic_cluster/lc_6/out <X> T_19_19.lc_trk_g0_6
 (26 2)  (1008 306)  (1008 306)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 306)  (1010 306)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 306)  (1012 306)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 306)  (1015 306)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (37 2)  (1019 306)  (1019 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (39 2)  (1021 306)  (1021 306)  LC_1 Logic Functioning bit
 (41 2)  (1023 306)  (1023 306)  LC_1 Logic Functioning bit
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (14 3)  (996 307)  (996 307)  routing T_19_19.sp12_h_l_3 <X> T_19_19.lc_trk_g0_4
 (15 3)  (997 307)  (997 307)  routing T_19_19.sp12_h_l_3 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1008 307)  (1008 307)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 307)  (1009 307)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 307)  (1012 307)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (1018 307)  (1018 307)  LC_1 Logic Functioning bit
 (38 3)  (1020 307)  (1020 307)  LC_1 Logic Functioning bit
 (9 4)  (991 308)  (991 308)  routing T_19_19.sp4_v_t_41 <X> T_19_19.sp4_h_r_4
 (26 4)  (1008 308)  (1008 308)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 308)  (1009 308)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 308)  (1010 308)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 308)  (1013 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (39 4)  (1021 308)  (1021 308)  LC_2 Logic Functioning bit
 (40 4)  (1022 308)  (1022 308)  LC_2 Logic Functioning bit
 (50 4)  (1032 308)  (1032 308)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (1010 309)  (1010 309)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 309)  (1018 309)  LC_2 Logic Functioning bit
 (38 5)  (1020 309)  (1020 309)  LC_2 Logic Functioning bit
 (40 5)  (1022 309)  (1022 309)  LC_2 Logic Functioning bit
 (41 5)  (1023 309)  (1023 309)  LC_2 Logic Functioning bit
 (42 5)  (1024 309)  (1024 309)  LC_2 Logic Functioning bit
 (43 5)  (1025 309)  (1025 309)  LC_2 Logic Functioning bit
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1005 310)  (1005 310)  routing T_19_19.sp12_h_r_23 <X> T_19_19.lc_trk_g1_7
 (27 6)  (1009 310)  (1009 310)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 310)  (1010 310)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 310)  (1012 310)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 310)  (1013 310)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (38 6)  (1020 310)  (1020 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (40 6)  (1022 310)  (1022 310)  LC_3 Logic Functioning bit
 (41 6)  (1023 310)  (1023 310)  LC_3 Logic Functioning bit
 (48 6)  (1030 310)  (1030 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (1032 310)  (1032 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1034 310)  (1034 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (1003 311)  (1003 311)  routing T_19_19.sp12_h_r_23 <X> T_19_19.lc_trk_g1_7
 (26 7)  (1008 311)  (1008 311)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 311)  (1009 311)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 311)  (1010 311)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 311)  (1012 311)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (38 7)  (1020 311)  (1020 311)  LC_3 Logic Functioning bit
 (41 7)  (1023 311)  (1023 311)  LC_3 Logic Functioning bit
 (14 8)  (996 312)  (996 312)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g2_0
 (15 8)  (997 312)  (997 312)  routing T_19_19.sp4_h_r_25 <X> T_19_19.lc_trk_g2_1
 (16 8)  (998 312)  (998 312)  routing T_19_19.sp4_h_r_25 <X> T_19_19.lc_trk_g2_1
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1007 312)  (1007 312)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g2_2
 (26 8)  (1008 312)  (1008 312)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 312)  (1012 312)  routing T_19_19.lc_trk_g0_5 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 312)  (1018 312)  LC_4 Logic Functioning bit
 (37 8)  (1019 312)  (1019 312)  LC_4 Logic Functioning bit
 (38 8)  (1020 312)  (1020 312)  LC_4 Logic Functioning bit
 (45 8)  (1027 312)  (1027 312)  LC_4 Logic Functioning bit
 (15 9)  (997 313)  (997 313)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g2_0
 (16 9)  (998 313)  (998 313)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1000 313)  (1000 313)  routing T_19_19.sp4_h_r_25 <X> T_19_19.lc_trk_g2_1
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 313)  (1005 313)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g2_2
 (24 9)  (1006 313)  (1006 313)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g2_2
 (27 9)  (1009 313)  (1009 313)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 313)  (1010 313)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 313)  (1014 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 313)  (1017 313)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.input_2_4
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (38 9)  (1020 313)  (1020 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (41 9)  (1023 313)  (1023 313)  LC_4 Logic Functioning bit
 (47 9)  (1029 313)  (1029 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (1030 313)  (1030 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (996 314)  (996 314)  routing T_19_19.wire_logic_cluster/lc_4/out <X> T_19_19.lc_trk_g2_4
 (17 10)  (999 314)  (999 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 314)  (1000 314)  routing T_19_19.wire_logic_cluster/lc_5/out <X> T_19_19.lc_trk_g2_5
 (26 10)  (1008 314)  (1008 314)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 314)  (1016 314)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 314)  (1018 314)  LC_5 Logic Functioning bit
 (37 10)  (1019 314)  (1019 314)  LC_5 Logic Functioning bit
 (38 10)  (1020 314)  (1020 314)  LC_5 Logic Functioning bit
 (39 10)  (1021 314)  (1021 314)  LC_5 Logic Functioning bit
 (41 10)  (1023 314)  (1023 314)  LC_5 Logic Functioning bit
 (43 10)  (1025 314)  (1025 314)  LC_5 Logic Functioning bit
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 315)  (1005 315)  routing T_19_19.sp4_h_r_30 <X> T_19_19.lc_trk_g2_6
 (24 11)  (1006 315)  (1006 315)  routing T_19_19.sp4_h_r_30 <X> T_19_19.lc_trk_g2_6
 (25 11)  (1007 315)  (1007 315)  routing T_19_19.sp4_h_r_30 <X> T_19_19.lc_trk_g2_6
 (26 11)  (1008 315)  (1008 315)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 315)  (1009 315)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 315)  (1010 315)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 315)  (1013 315)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (38 11)  (1020 315)  (1020 315)  LC_5 Logic Functioning bit
 (6 12)  (988 316)  (988 316)  routing T_19_19.sp4_v_t_43 <X> T_19_19.sp4_v_b_9
 (15 12)  (997 316)  (997 316)  routing T_19_19.sp4_h_r_41 <X> T_19_19.lc_trk_g3_1
 (16 12)  (998 316)  (998 316)  routing T_19_19.sp4_h_r_41 <X> T_19_19.lc_trk_g3_1
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.sp4_h_r_41 <X> T_19_19.lc_trk_g3_1
 (21 12)  (1003 316)  (1003 316)  routing T_19_19.sp4_h_r_35 <X> T_19_19.lc_trk_g3_3
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 316)  (1005 316)  routing T_19_19.sp4_h_r_35 <X> T_19_19.lc_trk_g3_3
 (24 12)  (1006 316)  (1006 316)  routing T_19_19.sp4_h_r_35 <X> T_19_19.lc_trk_g3_3
 (25 12)  (1007 316)  (1007 316)  routing T_19_19.sp4_h_r_42 <X> T_19_19.lc_trk_g3_2
 (28 12)  (1010 316)  (1010 316)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 316)  (1013 316)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 316)  (1015 316)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (38 12)  (1020 316)  (1020 316)  LC_6 Logic Functioning bit
 (41 12)  (1023 316)  (1023 316)  LC_6 Logic Functioning bit
 (43 12)  (1025 316)  (1025 316)  LC_6 Logic Functioning bit
 (5 13)  (987 317)  (987 317)  routing T_19_19.sp4_v_t_43 <X> T_19_19.sp4_v_b_9
 (12 13)  (994 317)  (994 317)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_v_b_11
 (15 13)  (997 317)  (997 317)  routing T_19_19.sp4_v_t_29 <X> T_19_19.lc_trk_g3_0
 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_v_t_29 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (1000 317)  (1000 317)  routing T_19_19.sp4_h_r_41 <X> T_19_19.lc_trk_g3_1
 (22 13)  (1004 317)  (1004 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1005 317)  (1005 317)  routing T_19_19.sp4_h_r_42 <X> T_19_19.lc_trk_g3_2
 (24 13)  (1006 317)  (1006 317)  routing T_19_19.sp4_h_r_42 <X> T_19_19.lc_trk_g3_2
 (25 13)  (1007 317)  (1007 317)  routing T_19_19.sp4_h_r_42 <X> T_19_19.lc_trk_g3_2
 (26 13)  (1008 317)  (1008 317)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 317)  (1009 317)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (39 13)  (1021 317)  (1021 317)  LC_6 Logic Functioning bit
 (41 13)  (1023 317)  (1023 317)  LC_6 Logic Functioning bit
 (43 13)  (1025 317)  (1025 317)  LC_6 Logic Functioning bit
 (8 14)  (990 318)  (990 318)  routing T_19_19.sp4_v_t_41 <X> T_19_19.sp4_h_l_47
 (9 14)  (991 318)  (991 318)  routing T_19_19.sp4_v_t_41 <X> T_19_19.sp4_h_l_47
 (10 14)  (992 318)  (992 318)  routing T_19_19.sp4_v_t_41 <X> T_19_19.sp4_h_l_47
 (13 14)  (995 318)  (995 318)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_v_t_46
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1003 318)  (1003 318)  routing T_19_19.wire_logic_cluster/lc_7/out <X> T_19_19.lc_trk_g3_7
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (26 14)  (1008 318)  (1008 318)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 318)  (1015 318)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 318)  (1016 318)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (39 14)  (1021 318)  (1021 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (12 15)  (994 319)  (994 319)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_v_t_46
 (15 15)  (997 319)  (997 319)  routing T_19_19.sp4_v_t_33 <X> T_19_19.lc_trk_g3_4
 (16 15)  (998 319)  (998 319)  routing T_19_19.sp4_v_t_33 <X> T_19_19.lc_trk_g3_4
 (17 15)  (999 319)  (999 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1005 319)  (1005 319)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (24 15)  (1006 319)  (1006 319)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (25 15)  (1007 319)  (1007 319)  routing T_19_19.sp4_h_r_46 <X> T_19_19.lc_trk_g3_6
 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit


LogicTile_20_19

 (15 0)  (1051 304)  (1051 304)  routing T_20_19.top_op_1 <X> T_20_19.lc_trk_g0_1
 (17 0)  (1053 304)  (1053 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (1061 304)  (1061 304)  routing T_20_19.wire_logic_cluster/lc_2/out <X> T_20_19.lc_trk_g0_2
 (8 1)  (1044 305)  (1044 305)  routing T_20_19.sp4_h_r_1 <X> T_20_19.sp4_v_b_1
 (14 1)  (1050 305)  (1050 305)  routing T_20_19.sp4_h_r_0 <X> T_20_19.lc_trk_g0_0
 (15 1)  (1051 305)  (1051 305)  routing T_20_19.sp4_h_r_0 <X> T_20_19.lc_trk_g0_0
 (16 1)  (1052 305)  (1052 305)  routing T_20_19.sp4_h_r_0 <X> T_20_19.lc_trk_g0_0
 (17 1)  (1053 305)  (1053 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (1054 305)  (1054 305)  routing T_20_19.top_op_1 <X> T_20_19.lc_trk_g0_1
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 306)  (1040 306)  routing T_20_19.sp4_h_r_6 <X> T_20_19.sp4_v_t_37
 (5 2)  (1041 306)  (1041 306)  routing T_20_19.sp4_h_r_9 <X> T_20_19.sp4_h_l_37
 (6 2)  (1042 306)  (1042 306)  routing T_20_19.sp4_h_r_6 <X> T_20_19.sp4_v_t_37
 (14 2)  (1050 306)  (1050 306)  routing T_20_19.wire_logic_cluster/lc_4/out <X> T_20_19.lc_trk_g0_4
 (4 3)  (1040 307)  (1040 307)  routing T_20_19.sp4_h_r_9 <X> T_20_19.sp4_h_l_37
 (5 3)  (1041 307)  (1041 307)  routing T_20_19.sp4_h_r_6 <X> T_20_19.sp4_v_t_37
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 4)  (1057 308)  (1057 308)  routing T_20_19.wire_logic_cluster/lc_3/out <X> T_20_19.lc_trk_g1_3
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 308)  (1069 308)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (37 4)  (1073 308)  (1073 308)  LC_2 Logic Functioning bit
 (45 4)  (1081 308)  (1081 308)  LC_2 Logic Functioning bit
 (46 4)  (1082 308)  (1082 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (1089 308)  (1089 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (1062 309)  (1062 309)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 309)  (1065 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 309)  (1067 309)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 309)  (1068 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1070 309)  (1070 309)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.input_2_2
 (35 5)  (1071 309)  (1071 309)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.input_2_2
 (36 5)  (1072 309)  (1072 309)  LC_2 Logic Functioning bit
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (40 5)  (1076 309)  (1076 309)  LC_2 Logic Functioning bit
 (42 5)  (1078 309)  (1078 309)  LC_2 Logic Functioning bit
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1059 310)  (1059 310)  routing T_20_19.sp4_v_b_23 <X> T_20_19.lc_trk_g1_7
 (24 6)  (1060 310)  (1060 310)  routing T_20_19.sp4_v_b_23 <X> T_20_19.lc_trk_g1_7
 (27 6)  (1063 310)  (1063 310)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 310)  (1066 310)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 310)  (1069 310)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (1077 310)  (1077 310)  LC_3 Logic Functioning bit
 (43 6)  (1079 310)  (1079 310)  LC_3 Logic Functioning bit
 (30 7)  (1066 311)  (1066 311)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 311)  (1067 311)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (41 7)  (1077 311)  (1077 311)  LC_3 Logic Functioning bit
 (43 7)  (1079 311)  (1079 311)  LC_3 Logic Functioning bit
 (46 7)  (1082 311)  (1082 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (1057 312)  (1057 312)  routing T_20_19.sp4_h_r_35 <X> T_20_19.lc_trk_g2_3
 (22 8)  (1058 312)  (1058 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1059 312)  (1059 312)  routing T_20_19.sp4_h_r_35 <X> T_20_19.lc_trk_g2_3
 (24 8)  (1060 312)  (1060 312)  routing T_20_19.sp4_h_r_35 <X> T_20_19.lc_trk_g2_3
 (25 8)  (1061 312)  (1061 312)  routing T_20_19.sp4_h_r_34 <X> T_20_19.lc_trk_g2_2
 (26 8)  (1062 312)  (1062 312)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 312)  (1067 312)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 312)  (1069 312)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 312)  (1073 312)  LC_4 Logic Functioning bit
 (45 8)  (1081 312)  (1081 312)  LC_4 Logic Functioning bit
 (50 8)  (1086 312)  (1086 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1058 313)  (1058 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 313)  (1059 313)  routing T_20_19.sp4_h_r_34 <X> T_20_19.lc_trk_g2_2
 (24 9)  (1060 313)  (1060 313)  routing T_20_19.sp4_h_r_34 <X> T_20_19.lc_trk_g2_2
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (39 9)  (1075 313)  (1075 313)  LC_4 Logic Functioning bit
 (40 9)  (1076 313)  (1076 313)  LC_4 Logic Functioning bit
 (42 9)  (1078 313)  (1078 313)  LC_4 Logic Functioning bit
 (46 9)  (1082 313)  (1082 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (1053 314)  (1053 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 314)  (1054 314)  routing T_20_19.wire_logic_cluster/lc_5/out <X> T_20_19.lc_trk_g2_5
 (26 10)  (1062 314)  (1062 314)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 314)  (1069 314)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 314)  (1072 314)  LC_5 Logic Functioning bit
 (37 10)  (1073 314)  (1073 314)  LC_5 Logic Functioning bit
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (39 10)  (1075 314)  (1075 314)  LC_5 Logic Functioning bit
 (41 10)  (1077 314)  (1077 314)  LC_5 Logic Functioning bit
 (42 10)  (1078 314)  (1078 314)  LC_5 Logic Functioning bit
 (43 10)  (1079 314)  (1079 314)  LC_5 Logic Functioning bit
 (45 10)  (1081 314)  (1081 314)  LC_5 Logic Functioning bit
 (8 11)  (1044 315)  (1044 315)  routing T_20_19.sp4_h_r_1 <X> T_20_19.sp4_v_t_42
 (9 11)  (1045 315)  (1045 315)  routing T_20_19.sp4_h_r_1 <X> T_20_19.sp4_v_t_42
 (10 11)  (1046 315)  (1046 315)  routing T_20_19.sp4_h_r_1 <X> T_20_19.sp4_v_t_42
 (28 11)  (1064 315)  (1064 315)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 315)  (1067 315)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 315)  (1068 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1069 315)  (1069 315)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.input_2_5
 (34 11)  (1070 315)  (1070 315)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.input_2_5
 (36 11)  (1072 315)  (1072 315)  LC_5 Logic Functioning bit
 (37 11)  (1073 315)  (1073 315)  LC_5 Logic Functioning bit
 (38 11)  (1074 315)  (1074 315)  LC_5 Logic Functioning bit
 (39 11)  (1075 315)  (1075 315)  LC_5 Logic Functioning bit
 (42 11)  (1078 315)  (1078 315)  LC_5 Logic Functioning bit
 (43 11)  (1079 315)  (1079 315)  LC_5 Logic Functioning bit
 (22 12)  (1058 316)  (1058 316)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1060 316)  (1060 316)  routing T_20_19.tnl_op_3 <X> T_20_19.lc_trk_g3_3
 (15 13)  (1051 317)  (1051 317)  routing T_20_19.sp4_v_t_29 <X> T_20_19.lc_trk_g3_0
 (16 13)  (1052 317)  (1052 317)  routing T_20_19.sp4_v_t_29 <X> T_20_19.lc_trk_g3_0
 (17 13)  (1053 317)  (1053 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (1057 317)  (1057 317)  routing T_20_19.tnl_op_3 <X> T_20_19.lc_trk_g3_3
 (1 14)  (1037 318)  (1037 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (1040 318)  (1040 318)  routing T_20_19.sp4_h_r_9 <X> T_20_19.sp4_v_t_44
 (0 15)  (1036 319)  (1036 319)  routing T_20_19.glb_netwk_2 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (5 15)  (1041 319)  (1041 319)  routing T_20_19.sp4_h_r_9 <X> T_20_19.sp4_v_t_44
 (12 15)  (1048 319)  (1048 319)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_v_t_46


LogicTile_21_19

 (3 0)  (1093 304)  (1093 304)  routing T_21_19.sp12_h_r_0 <X> T_21_19.sp12_v_b_0
 (3 1)  (1093 305)  (1093 305)  routing T_21_19.sp12_h_r_0 <X> T_21_19.sp12_v_b_0
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (5 2)  (1095 306)  (1095 306)  routing T_21_19.sp4_v_t_37 <X> T_21_19.sp4_h_l_37
 (8 2)  (1098 306)  (1098 306)  routing T_21_19.sp4_h_r_5 <X> T_21_19.sp4_h_l_36
 (10 2)  (1100 306)  (1100 306)  routing T_21_19.sp4_h_r_5 <X> T_21_19.sp4_h_l_36
 (14 2)  (1104 306)  (1104 306)  routing T_21_19.wire_logic_cluster/lc_4/out <X> T_21_19.lc_trk_g0_4
 (15 2)  (1105 306)  (1105 306)  routing T_21_19.lft_op_5 <X> T_21_19.lc_trk_g0_5
 (17 2)  (1107 306)  (1107 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1108 306)  (1108 306)  routing T_21_19.lft_op_5 <X> T_21_19.lc_trk_g0_5
 (6 3)  (1096 307)  (1096 307)  routing T_21_19.sp4_v_t_37 <X> T_21_19.sp4_h_l_37
 (8 3)  (1098 307)  (1098 307)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_t_36
 (9 3)  (1099 307)  (1099 307)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_t_36
 (17 3)  (1107 307)  (1107 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (2 4)  (1092 308)  (1092 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 5)  (1098 309)  (1098 309)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_v_b_4
 (10 5)  (1100 309)  (1100 309)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_v_b_4
 (8 6)  (1098 310)  (1098 310)  routing T_21_19.sp4_v_t_41 <X> T_21_19.sp4_h_l_41
 (9 6)  (1099 310)  (1099 310)  routing T_21_19.sp4_v_t_41 <X> T_21_19.sp4_h_l_41
 (14 6)  (1104 310)  (1104 310)  routing T_21_19.sp4_h_l_1 <X> T_21_19.lc_trk_g1_4
 (15 7)  (1105 311)  (1105 311)  routing T_21_19.sp4_h_l_1 <X> T_21_19.lc_trk_g1_4
 (16 7)  (1106 311)  (1106 311)  routing T_21_19.sp4_h_l_1 <X> T_21_19.lc_trk_g1_4
 (17 7)  (1107 311)  (1107 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (15 8)  (1105 312)  (1105 312)  routing T_21_19.tnl_op_1 <X> T_21_19.lc_trk_g2_1
 (17 8)  (1107 312)  (1107 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (1116 312)  (1116 312)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 312)  (1120 312)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 312)  (1121 312)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 312)  (1124 312)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (1130 312)  (1130 312)  LC_4 Logic Functioning bit
 (42 8)  (1132 312)  (1132 312)  LC_4 Logic Functioning bit
 (18 9)  (1108 313)  (1108 313)  routing T_21_19.tnl_op_1 <X> T_21_19.lc_trk_g2_1
 (26 9)  (1116 313)  (1116 313)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 313)  (1118 313)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (46 9)  (1136 313)  (1136 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (1098 314)  (1098 314)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_h_l_42
 (9 10)  (1099 314)  (1099 314)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_h_l_42
 (10 10)  (1100 314)  (1100 314)  routing T_21_19.sp4_v_t_36 <X> T_21_19.sp4_h_l_42
 (14 10)  (1104 314)  (1104 314)  routing T_21_19.rgt_op_4 <X> T_21_19.lc_trk_g2_4
 (25 10)  (1115 314)  (1115 314)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (1130 314)  (1130 314)  LC_5 Logic Functioning bit
 (41 10)  (1131 314)  (1131 314)  LC_5 Logic Functioning bit
 (50 10)  (1140 314)  (1140 314)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1094 315)  (1094 315)  routing T_21_19.sp4_h_r_10 <X> T_21_19.sp4_h_l_43
 (6 11)  (1096 315)  (1096 315)  routing T_21_19.sp4_h_r_10 <X> T_21_19.sp4_h_l_43
 (15 11)  (1105 315)  (1105 315)  routing T_21_19.rgt_op_4 <X> T_21_19.lc_trk_g2_4
 (17 11)  (1107 315)  (1107 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1112 315)  (1112 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1113 315)  (1113 315)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (24 11)  (1114 315)  (1114 315)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (25 11)  (1115 315)  (1115 315)  routing T_21_19.sp4_h_r_46 <X> T_21_19.lc_trk_g2_6
 (31 11)  (1121 315)  (1121 315)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (1130 315)  (1130 315)  LC_5 Logic Functioning bit
 (41 11)  (1131 315)  (1131 315)  LC_5 Logic Functioning bit
 (5 12)  (1095 316)  (1095 316)  routing T_21_19.sp4_v_b_9 <X> T_21_19.sp4_h_r_9
 (14 12)  (1104 316)  (1104 316)  routing T_21_19.sp4_h_r_40 <X> T_21_19.lc_trk_g3_0
 (17 12)  (1107 316)  (1107 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (1117 316)  (1117 316)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 316)  (1118 316)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 316)  (1123 316)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (50 12)  (1140 316)  (1140 316)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (1096 317)  (1096 317)  routing T_21_19.sp4_v_b_9 <X> T_21_19.sp4_h_r_9
 (14 13)  (1104 317)  (1104 317)  routing T_21_19.sp4_h_r_40 <X> T_21_19.lc_trk_g3_0
 (15 13)  (1105 317)  (1105 317)  routing T_21_19.sp4_h_r_40 <X> T_21_19.lc_trk_g3_0
 (16 13)  (1106 317)  (1106 317)  routing T_21_19.sp4_h_r_40 <X> T_21_19.lc_trk_g3_0
 (17 13)  (1107 317)  (1107 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (1117 317)  (1117 317)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 317)  (1118 317)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (38 13)  (1128 317)  (1128 317)  LC_6 Logic Functioning bit
 (8 14)  (1098 318)  (1098 318)  routing T_21_19.sp4_h_r_2 <X> T_21_19.sp4_h_l_47
 (10 14)  (1100 318)  (1100 318)  routing T_21_19.sp4_h_r_2 <X> T_21_19.sp4_h_l_47
 (26 14)  (1116 318)  (1116 318)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 318)  (1120 318)  routing T_21_19.lc_trk_g0_4 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 318)  (1121 318)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 318)  (1123 318)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (1128 318)  (1128 318)  LC_7 Logic Functioning bit
 (39 14)  (1129 318)  (1129 318)  LC_7 Logic Functioning bit
 (40 14)  (1130 318)  (1130 318)  LC_7 Logic Functioning bit
 (41 14)  (1131 318)  (1131 318)  LC_7 Logic Functioning bit
 (50 14)  (1140 318)  (1140 318)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (1101 319)  (1101 319)  routing T_21_19.sp4_h_r_11 <X> T_21_19.sp4_h_l_46
 (22 15)  (1112 319)  (1112 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1114 319)  (1114 319)  routing T_21_19.tnl_op_6 <X> T_21_19.lc_trk_g3_6
 (25 15)  (1115 319)  (1115 319)  routing T_21_19.tnl_op_6 <X> T_21_19.lc_trk_g3_6
 (26 15)  (1116 319)  (1116 319)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 319)  (1117 319)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 319)  (1118 319)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (38 15)  (1128 319)  (1128 319)  LC_7 Logic Functioning bit
 (39 15)  (1129 319)  (1129 319)  LC_7 Logic Functioning bit
 (41 15)  (1131 319)  (1131 319)  LC_7 Logic Functioning bit


LogicTile_22_19

 (3 0)  (1147 304)  (1147 304)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (8 2)  (1152 306)  (1152 306)  routing T_22_19.sp4_h_r_1 <X> T_22_19.sp4_h_l_36
 (21 2)  (1165 306)  (1165 306)  routing T_22_19.sp4_v_b_15 <X> T_22_19.lc_trk_g0_7
 (22 2)  (1166 306)  (1166 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1167 306)  (1167 306)  routing T_22_19.sp4_v_b_15 <X> T_22_19.lc_trk_g0_7
 (28 2)  (1172 306)  (1172 306)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 306)  (1173 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 306)  (1174 306)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 306)  (1176 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 306)  (1177 306)  routing T_22_19.lc_trk_g2_0 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (40 2)  (1184 306)  (1184 306)  LC_1 Logic Functioning bit
 (42 2)  (1186 306)  (1186 306)  LC_1 Logic Functioning bit
 (21 3)  (1165 307)  (1165 307)  routing T_22_19.sp4_v_b_15 <X> T_22_19.lc_trk_g0_7
 (22 3)  (1166 307)  (1166 307)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (40 3)  (1184 307)  (1184 307)  LC_1 Logic Functioning bit
 (42 3)  (1186 307)  (1186 307)  LC_1 Logic Functioning bit
 (15 4)  (1159 308)  (1159 308)  routing T_22_19.sp4_v_b_17 <X> T_22_19.lc_trk_g1_1
 (16 4)  (1160 308)  (1160 308)  routing T_22_19.sp4_v_b_17 <X> T_22_19.lc_trk_g1_1
 (17 4)  (1161 308)  (1161 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (1170 308)  (1170 308)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 308)  (1171 308)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 308)  (1172 308)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 308)  (1173 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 308)  (1174 308)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 308)  (1176 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 308)  (1177 308)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 308)  (1178 308)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 308)  (1181 308)  LC_2 Logic Functioning bit
 (40 4)  (1184 308)  (1184 308)  LC_2 Logic Functioning bit
 (41 4)  (1185 308)  (1185 308)  LC_2 Logic Functioning bit
 (42 4)  (1186 308)  (1186 308)  LC_2 Logic Functioning bit
 (43 4)  (1187 308)  (1187 308)  LC_2 Logic Functioning bit
 (50 4)  (1194 308)  (1194 308)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (1170 309)  (1170 309)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 309)  (1172 309)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 309)  (1173 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 309)  (1175 309)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (40 5)  (1184 309)  (1184 309)  LC_2 Logic Functioning bit
 (41 5)  (1185 309)  (1185 309)  LC_2 Logic Functioning bit
 (42 5)  (1186 309)  (1186 309)  LC_2 Logic Functioning bit
 (8 6)  (1152 310)  (1152 310)  routing T_22_19.sp4_h_r_4 <X> T_22_19.sp4_h_l_41
 (26 6)  (1170 310)  (1170 310)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 310)  (1174 310)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 310)  (1178 310)  routing T_22_19.lc_trk_g1_1 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 310)  (1180 310)  LC_3 Logic Functioning bit
 (38 6)  (1182 310)  (1182 310)  LC_3 Logic Functioning bit
 (40 6)  (1184 310)  (1184 310)  LC_3 Logic Functioning bit
 (41 6)  (1185 310)  (1185 310)  LC_3 Logic Functioning bit
 (43 6)  (1187 310)  (1187 310)  LC_3 Logic Functioning bit
 (47 6)  (1191 310)  (1191 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1194 310)  (1194 310)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (1158 311)  (1158 311)  routing T_22_19.top_op_4 <X> T_22_19.lc_trk_g1_4
 (15 7)  (1159 311)  (1159 311)  routing T_22_19.top_op_4 <X> T_22_19.lc_trk_g1_4
 (17 7)  (1161 311)  (1161 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (1171 311)  (1171 311)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 311)  (1173 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 311)  (1174 311)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 311)  (1180 311)  LC_3 Logic Functioning bit
 (37 7)  (1181 311)  (1181 311)  LC_3 Logic Functioning bit
 (38 7)  (1182 311)  (1182 311)  LC_3 Logic Functioning bit
 (39 7)  (1183 311)  (1183 311)  LC_3 Logic Functioning bit
 (40 7)  (1184 311)  (1184 311)  LC_3 Logic Functioning bit
 (41 7)  (1185 311)  (1185 311)  LC_3 Logic Functioning bit
 (42 7)  (1186 311)  (1186 311)  LC_3 Logic Functioning bit
 (43 7)  (1187 311)  (1187 311)  LC_3 Logic Functioning bit
 (46 7)  (1190 311)  (1190 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (1197 311)  (1197 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (1158 312)  (1158 312)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (25 8)  (1169 312)  (1169 312)  routing T_22_19.sp4_v_b_26 <X> T_22_19.lc_trk_g2_2
 (31 8)  (1175 312)  (1175 312)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (1184 312)  (1184 312)  LC_4 Logic Functioning bit
 (42 8)  (1186 312)  (1186 312)  LC_4 Logic Functioning bit
 (46 8)  (1190 312)  (1190 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (1159 313)  (1159 313)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (16 9)  (1160 313)  (1160 313)  routing T_22_19.sp4_h_l_21 <X> T_22_19.lc_trk_g2_0
 (17 9)  (1161 313)  (1161 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1166 313)  (1166 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1167 313)  (1167 313)  routing T_22_19.sp4_v_b_26 <X> T_22_19.lc_trk_g2_2
 (26 9)  (1170 313)  (1170 313)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 313)  (1172 313)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 313)  (1173 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 313)  (1175 313)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (41 9)  (1185 313)  (1185 313)  LC_4 Logic Functioning bit
 (43 9)  (1187 313)  (1187 313)  LC_4 Logic Functioning bit
 (48 9)  (1192 313)  (1192 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (0 10)  (1144 314)  (1144 314)  routing T_22_19.glb_netwk_2 <X> T_22_19.glb2local_2
 (1 10)  (1145 314)  (1145 314)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (14 10)  (1158 314)  (1158 314)  routing T_22_19.sp4_h_r_44 <X> T_22_19.lc_trk_g2_4
 (25 10)  (1169 314)  (1169 314)  routing T_22_19.sp4_v_b_30 <X> T_22_19.lc_trk_g2_6
 (14 11)  (1158 315)  (1158 315)  routing T_22_19.sp4_h_r_44 <X> T_22_19.lc_trk_g2_4
 (15 11)  (1159 315)  (1159 315)  routing T_22_19.sp4_h_r_44 <X> T_22_19.lc_trk_g2_4
 (16 11)  (1160 315)  (1160 315)  routing T_22_19.sp4_h_r_44 <X> T_22_19.lc_trk_g2_4
 (17 11)  (1161 315)  (1161 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1166 315)  (1166 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1167 315)  (1167 315)  routing T_22_19.sp4_v_b_30 <X> T_22_19.lc_trk_g2_6
 (12 12)  (1156 316)  (1156 316)  routing T_22_19.sp4_v_t_46 <X> T_22_19.sp4_h_r_11
 (13 12)  (1157 316)  (1157 316)  routing T_22_19.sp4_v_t_46 <X> T_22_19.sp4_v_b_11
 (5 13)  (1149 317)  (1149 317)  routing T_22_19.sp4_h_r_9 <X> T_22_19.sp4_v_b_9
 (22 13)  (1166 317)  (1166 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (8 14)  (1152 318)  (1152 318)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_h_l_47
 (9 14)  (1153 318)  (1153 318)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_h_l_47
 (14 14)  (1158 318)  (1158 318)  routing T_22_19.sp4_v_b_36 <X> T_22_19.lc_trk_g3_4
 (13 15)  (1157 319)  (1157 319)  routing T_22_19.sp4_v_b_6 <X> T_22_19.sp4_h_l_46
 (14 15)  (1158 319)  (1158 319)  routing T_22_19.sp4_v_b_36 <X> T_22_19.lc_trk_g3_4
 (16 15)  (1160 319)  (1160 319)  routing T_22_19.sp4_v_b_36 <X> T_22_19.lc_trk_g3_4
 (17 15)  (1161 319)  (1161 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_23_19

 (0 2)  (1198 306)  (1198 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 306)  (1199 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 306)  (1212 306)  routing T_23_19.sp4_h_l_9 <X> T_23_19.lc_trk_g0_4
 (14 3)  (1212 307)  (1212 307)  routing T_23_19.sp4_h_l_9 <X> T_23_19.lc_trk_g0_4
 (15 3)  (1213 307)  (1213 307)  routing T_23_19.sp4_h_l_9 <X> T_23_19.lc_trk_g0_4
 (16 3)  (1214 307)  (1214 307)  routing T_23_19.sp4_h_l_9 <X> T_23_19.lc_trk_g0_4
 (17 3)  (1215 307)  (1215 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 4)  (1224 308)  (1224 308)  routing T_23_19.lc_trk_g0_4 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 308)  (1225 308)  routing T_23_19.lc_trk_g1_4 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 308)  (1227 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 308)  (1228 308)  routing T_23_19.lc_trk_g1_4 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 308)  (1229 308)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 308)  (1231 308)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 308)  (1232 308)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 308)  (1234 308)  LC_2 Logic Functioning bit
 (37 4)  (1235 308)  (1235 308)  LC_2 Logic Functioning bit
 (38 4)  (1236 308)  (1236 308)  LC_2 Logic Functioning bit
 (39 4)  (1237 308)  (1237 308)  LC_2 Logic Functioning bit
 (41 4)  (1239 308)  (1239 308)  LC_2 Logic Functioning bit
 (42 4)  (1240 308)  (1240 308)  LC_2 Logic Functioning bit
 (43 4)  (1241 308)  (1241 308)  LC_2 Logic Functioning bit
 (45 4)  (1243 308)  (1243 308)  LC_2 Logic Functioning bit
 (46 4)  (1244 308)  (1244 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (1227 309)  (1227 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 309)  (1229 309)  routing T_23_19.lc_trk_g3_6 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 309)  (1230 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1231 309)  (1231 309)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.input_2_2
 (34 5)  (1232 309)  (1232 309)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.input_2_2
 (36 5)  (1234 309)  (1234 309)  LC_2 Logic Functioning bit
 (37 5)  (1235 309)  (1235 309)  LC_2 Logic Functioning bit
 (38 5)  (1236 309)  (1236 309)  LC_2 Logic Functioning bit
 (39 5)  (1237 309)  (1237 309)  LC_2 Logic Functioning bit
 (42 5)  (1240 309)  (1240 309)  LC_2 Logic Functioning bit
 (43 5)  (1241 309)  (1241 309)  LC_2 Logic Functioning bit
 (47 5)  (1245 309)  (1245 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (1212 310)  (1212 310)  routing T_23_19.lft_op_4 <X> T_23_19.lc_trk_g1_4
 (15 7)  (1213 311)  (1213 311)  routing T_23_19.lft_op_4 <X> T_23_19.lc_trk_g1_4
 (17 7)  (1215 311)  (1215 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (9 8)  (1207 312)  (1207 312)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_h_r_7
 (10 8)  (1208 312)  (1208 312)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_h_r_7
 (13 8)  (1211 312)  (1211 312)  routing T_23_19.sp4_v_t_45 <X> T_23_19.sp4_v_b_8
 (14 8)  (1212 312)  (1212 312)  routing T_23_19.sp4_h_l_21 <X> T_23_19.lc_trk_g2_0
 (22 8)  (1220 312)  (1220 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1221 312)  (1221 312)  routing T_23_19.sp4_v_t_30 <X> T_23_19.lc_trk_g2_3
 (24 8)  (1222 312)  (1222 312)  routing T_23_19.sp4_v_t_30 <X> T_23_19.lc_trk_g2_3
 (15 9)  (1213 313)  (1213 313)  routing T_23_19.sp4_h_l_21 <X> T_23_19.lc_trk_g2_0
 (16 9)  (1214 313)  (1214 313)  routing T_23_19.sp4_h_l_21 <X> T_23_19.lc_trk_g2_0
 (17 9)  (1215 313)  (1215 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (25 10)  (1223 314)  (1223 314)  routing T_23_19.sp4_v_b_30 <X> T_23_19.lc_trk_g2_6
 (22 11)  (1220 315)  (1220 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1221 315)  (1221 315)  routing T_23_19.sp4_v_b_30 <X> T_23_19.lc_trk_g2_6
 (15 12)  (1213 316)  (1213 316)  routing T_23_19.sp4_h_r_33 <X> T_23_19.lc_trk_g3_1
 (16 12)  (1214 316)  (1214 316)  routing T_23_19.sp4_h_r_33 <X> T_23_19.lc_trk_g3_1
 (17 12)  (1215 316)  (1215 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1216 316)  (1216 316)  routing T_23_19.sp4_h_r_33 <X> T_23_19.lc_trk_g3_1
 (27 12)  (1225 316)  (1225 316)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 316)  (1226 316)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 316)  (1227 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 316)  (1228 316)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 316)  (1230 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 316)  (1231 316)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 316)  (1233 316)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.input_2_6
 (37 12)  (1235 316)  (1235 316)  LC_6 Logic Functioning bit
 (39 12)  (1237 316)  (1237 316)  LC_6 Logic Functioning bit
 (40 12)  (1238 316)  (1238 316)  LC_6 Logic Functioning bit
 (45 12)  (1243 316)  (1243 316)  LC_6 Logic Functioning bit
 (47 12)  (1245 316)  (1245 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (8 13)  (1206 317)  (1206 317)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_v_b_10
 (9 13)  (1207 317)  (1207 317)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_v_b_10
 (10 13)  (1208 317)  (1208 317)  routing T_23_19.sp4_h_l_41 <X> T_23_19.sp4_v_b_10
 (28 13)  (1226 317)  (1226 317)  routing T_23_19.lc_trk_g2_0 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 317)  (1227 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 317)  (1229 317)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 317)  (1230 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1231 317)  (1231 317)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.input_2_6
 (35 13)  (1233 317)  (1233 317)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.input_2_6
 (36 13)  (1234 317)  (1234 317)  LC_6 Logic Functioning bit
 (38 13)  (1236 317)  (1236 317)  LC_6 Logic Functioning bit
 (39 13)  (1237 317)  (1237 317)  LC_6 Logic Functioning bit
 (40 13)  (1238 317)  (1238 317)  LC_6 Logic Functioning bit
 (44 13)  (1242 317)  (1242 317)  LC_6 Logic Functioning bit
 (47 13)  (1245 317)  (1245 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (1246 317)  (1246 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (1199 318)  (1199 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (1202 318)  (1202 318)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_t_44
 (6 14)  (1204 318)  (1204 318)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_t_44
 (14 14)  (1212 318)  (1212 318)  routing T_23_19.sp4_v_t_17 <X> T_23_19.lc_trk_g3_4
 (0 15)  (1198 319)  (1198 319)  routing T_23_19.glb_netwk_2 <X> T_23_19.wire_logic_cluster/lc_7/s_r
 (5 15)  (1203 319)  (1203 319)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_t_44
 (11 15)  (1209 319)  (1209 319)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_h_l_46
 (12 15)  (1210 319)  (1210 319)  routing T_23_19.sp4_h_l_46 <X> T_23_19.sp4_v_t_46
 (13 15)  (1211 319)  (1211 319)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_h_l_46
 (16 15)  (1214 319)  (1214 319)  routing T_23_19.sp4_v_t_17 <X> T_23_19.lc_trk_g3_4
 (17 15)  (1215 319)  (1215 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1220 319)  (1220 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_24_19

 (11 0)  (1263 304)  (1263 304)  routing T_24_19.sp4_v_t_46 <X> T_24_19.sp4_v_b_2
 (12 1)  (1264 305)  (1264 305)  routing T_24_19.sp4_v_t_46 <X> T_24_19.sp4_v_b_2
 (22 1)  (1274 305)  (1274 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1275 305)  (1275 305)  routing T_24_19.sp12_h_l_17 <X> T_24_19.lc_trk_g0_2
 (25 1)  (1277 305)  (1277 305)  routing T_24_19.sp12_h_l_17 <X> T_24_19.lc_trk_g0_2
 (0 2)  (1252 306)  (1252 306)  routing T_24_19.glb_netwk_6 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 306)  (1253 306)  routing T_24_19.glb_netwk_6 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 306)  (1254 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1258 306)  (1258 306)  routing T_24_19.sp4_h_l_42 <X> T_24_19.sp4_v_t_37
 (1 4)  (1253 308)  (1253 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1253 309)  (1253 309)  routing T_24_19.lc_trk_g0_2 <X> T_24_19.wire_logic_cluster/lc_7/cen
 (21 6)  (1273 310)  (1273 310)  routing T_24_19.sp4_h_l_2 <X> T_24_19.lc_trk_g1_7
 (22 6)  (1274 310)  (1274 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1275 310)  (1275 310)  routing T_24_19.sp4_h_l_2 <X> T_24_19.lc_trk_g1_7
 (24 6)  (1276 310)  (1276 310)  routing T_24_19.sp4_h_l_2 <X> T_24_19.lc_trk_g1_7
 (26 6)  (1278 310)  (1278 310)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 310)  (1279 310)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 310)  (1280 310)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 310)  (1281 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 310)  (1282 310)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 310)  (1284 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 310)  (1285 310)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 310)  (1286 310)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 310)  (1288 310)  LC_3 Logic Functioning bit
 (41 6)  (1293 310)  (1293 310)  LC_3 Logic Functioning bit
 (43 6)  (1295 310)  (1295 310)  LC_3 Logic Functioning bit
 (45 6)  (1297 310)  (1297 310)  LC_3 Logic Functioning bit
 (52 6)  (1304 310)  (1304 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (1278 311)  (1278 311)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 311)  (1279 311)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 311)  (1280 311)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 311)  (1281 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 311)  (1282 311)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 311)  (1283 311)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 311)  (1284 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1285 311)  (1285 311)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.input_2_3
 (35 7)  (1287 311)  (1287 311)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.input_2_3
 (37 7)  (1289 311)  (1289 311)  LC_3 Logic Functioning bit
 (41 7)  (1293 311)  (1293 311)  LC_3 Logic Functioning bit
 (43 7)  (1295 311)  (1295 311)  LC_3 Logic Functioning bit
 (51 7)  (1303 311)  (1303 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (1268 312)  (1268 312)  routing T_24_19.sp4_v_t_12 <X> T_24_19.lc_trk_g2_1
 (17 8)  (1269 312)  (1269 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1270 312)  (1270 312)  routing T_24_19.sp4_v_t_12 <X> T_24_19.lc_trk_g2_1
 (21 8)  (1273 312)  (1273 312)  routing T_24_19.sp4_h_r_35 <X> T_24_19.lc_trk_g2_3
 (22 8)  (1274 312)  (1274 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1275 312)  (1275 312)  routing T_24_19.sp4_h_r_35 <X> T_24_19.lc_trk_g2_3
 (24 8)  (1276 312)  (1276 312)  routing T_24_19.sp4_h_r_35 <X> T_24_19.lc_trk_g2_3
 (22 10)  (1274 314)  (1274 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1276 314)  (1276 314)  routing T_24_19.tnl_op_7 <X> T_24_19.lc_trk_g2_7
 (21 11)  (1273 315)  (1273 315)  routing T_24_19.tnl_op_7 <X> T_24_19.lc_trk_g2_7
 (22 12)  (1274 316)  (1274 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (1280 316)  (1280 316)  routing T_24_19.lc_trk_g2_7 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 316)  (1281 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 316)  (1282 316)  routing T_24_19.lc_trk_g2_7 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 316)  (1284 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 316)  (1285 316)  routing T_24_19.lc_trk_g2_1 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 316)  (1287 316)  routing T_24_19.lc_trk_g1_7 <X> T_24_19.input_2_6
 (37 12)  (1289 316)  (1289 316)  LC_6 Logic Functioning bit
 (41 12)  (1293 316)  (1293 316)  LC_6 Logic Functioning bit
 (42 12)  (1294 316)  (1294 316)  LC_6 Logic Functioning bit
 (43 12)  (1295 316)  (1295 316)  LC_6 Logic Functioning bit
 (45 12)  (1297 316)  (1297 316)  LC_6 Logic Functioning bit
 (51 12)  (1303 316)  (1303 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1278 317)  (1278 317)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 317)  (1279 317)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 317)  (1280 317)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 317)  (1281 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 317)  (1282 317)  routing T_24_19.lc_trk_g2_7 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 317)  (1284 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1286 317)  (1286 317)  routing T_24_19.lc_trk_g1_7 <X> T_24_19.input_2_6
 (35 13)  (1287 317)  (1287 317)  routing T_24_19.lc_trk_g1_7 <X> T_24_19.input_2_6
 (36 13)  (1288 317)  (1288 317)  LC_6 Logic Functioning bit
 (43 13)  (1295 317)  (1295 317)  LC_6 Logic Functioning bit
 (52 13)  (1304 317)  (1304 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 14)  (1274 318)  (1274 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1275 318)  (1275 318)  routing T_24_19.sp4_h_r_31 <X> T_24_19.lc_trk_g3_7
 (24 14)  (1276 318)  (1276 318)  routing T_24_19.sp4_h_r_31 <X> T_24_19.lc_trk_g3_7
 (19 15)  (1271 319)  (1271 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (1273 319)  (1273 319)  routing T_24_19.sp4_h_r_31 <X> T_24_19.lc_trk_g3_7
 (22 15)  (1274 319)  (1274 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1275 319)  (1275 319)  routing T_24_19.sp4_v_b_46 <X> T_24_19.lc_trk_g3_6
 (24 15)  (1276 319)  (1276 319)  routing T_24_19.sp4_v_b_46 <X> T_24_19.lc_trk_g3_6


RAM_Tile_25_19

 (16 0)  (1322 304)  (1322 304)  routing T_25_19.sp4_v_b_9 <X> T_25_19.lc_trk_g0_1
 (17 0)  (1323 304)  (1323 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 304)  (1324 304)  routing T_25_19.sp4_v_b_9 <X> T_25_19.lc_trk_g0_1
 (26 0)  (1332 304)  (1332 304)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input0_0
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (1324 305)  (1324 305)  routing T_25_19.sp4_v_b_9 <X> T_25_19.lc_trk_g0_1
 (26 1)  (1332 305)  (1332 305)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input0_0
 (27 1)  (1333 305)  (1333 305)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input0_0
 (28 1)  (1334 305)  (1334 305)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input0_0
 (29 1)  (1335 305)  (1335 305)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 2)  (1309 306)  (1309 306)  routing T_25_19.sp12_v_t_23 <X> T_25_19.sp12_h_l_23
 (8 2)  (1314 306)  (1314 306)  routing T_25_19.sp4_h_r_1 <X> T_25_19.sp4_h_l_36
 (11 2)  (1317 306)  (1317 306)  routing T_25_19.sp4_v_b_6 <X> T_25_19.sp4_v_t_39
 (12 2)  (1318 306)  (1318 306)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_39
 (13 2)  (1319 306)  (1319 306)  routing T_25_19.sp4_v_b_6 <X> T_25_19.sp4_v_t_39
 (15 2)  (1321 306)  (1321 306)  routing T_25_19.sp4_v_t_8 <X> T_25_19.lc_trk_g0_5
 (16 2)  (1322 306)  (1322 306)  routing T_25_19.sp4_v_t_8 <X> T_25_19.lc_trk_g0_5
 (17 2)  (1323 306)  (1323 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (25 2)  (1331 306)  (1331 306)  routing T_25_19.sp4_h_l_11 <X> T_25_19.lc_trk_g0_6
 (26 2)  (1332 306)  (1332 306)  routing T_25_19.lc_trk_g0_5 <X> T_25_19.input0_1
 (11 3)  (1317 307)  (1317 307)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_39
 (13 3)  (1319 307)  (1319 307)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_39
 (14 3)  (1320 307)  (1320 307)  routing T_25_19.sp4_r_v_b_28 <X> T_25_19.lc_trk_g0_4
 (17 3)  (1323 307)  (1323 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1328 307)  (1328 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1329 307)  (1329 307)  routing T_25_19.sp4_h_l_11 <X> T_25_19.lc_trk_g0_6
 (24 3)  (1330 307)  (1330 307)  routing T_25_19.sp4_h_l_11 <X> T_25_19.lc_trk_g0_6
 (25 3)  (1331 307)  (1331 307)  routing T_25_19.sp4_h_l_11 <X> T_25_19.lc_trk_g0_6
 (29 3)  (1335 307)  (1335 307)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_5 input0_1
 (26 4)  (1332 308)  (1332 308)  routing T_25_19.lc_trk_g2_6 <X> T_25_19.input0_2
 (14 5)  (1320 309)  (1320 309)  routing T_25_19.sp4_r_v_b_24 <X> T_25_19.lc_trk_g1_0
 (17 5)  (1323 309)  (1323 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (1332 309)  (1332 309)  routing T_25_19.lc_trk_g2_6 <X> T_25_19.input0_2
 (28 5)  (1334 309)  (1334 309)  routing T_25_19.lc_trk_g2_6 <X> T_25_19.input0_2
 (29 5)  (1335 309)  (1335 309)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (25 6)  (1331 310)  (1331 310)  routing T_25_19.sp4_v_b_6 <X> T_25_19.lc_trk_g1_6
 (26 6)  (1332 310)  (1332 310)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_3
 (13 7)  (1319 311)  (1319 311)  routing T_25_19.sp4_v_b_0 <X> T_25_19.sp4_h_l_40
 (22 7)  (1328 311)  (1328 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1329 311)  (1329 311)  routing T_25_19.sp4_v_b_6 <X> T_25_19.lc_trk_g1_6
 (26 7)  (1332 311)  (1332 311)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_3
 (27 7)  (1333 311)  (1333 311)  routing T_25_19.lc_trk_g1_6 <X> T_25_19.input0_3
 (29 7)  (1335 311)  (1335 311)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (21 8)  (1327 312)  (1327 312)  routing T_25_19.sp4_v_b_35 <X> T_25_19.lc_trk_g2_3
 (22 8)  (1328 312)  (1328 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 312)  (1329 312)  routing T_25_19.sp4_v_b_35 <X> T_25_19.lc_trk_g2_3
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (21 9)  (1327 313)  (1327 313)  routing T_25_19.sp4_v_b_35 <X> T_25_19.lc_trk_g2_3
 (27 9)  (1333 313)  (1333 313)  routing T_25_19.lc_trk_g3_1 <X> T_25_19.input0_4
 (28 9)  (1334 313)  (1334 313)  routing T_25_19.lc_trk_g3_1 <X> T_25_19.input0_4
 (29 9)  (1335 313)  (1335 313)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (38 9)  (1344 313)  (1344 313)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (3 11)  (1309 315)  (1309 315)  routing T_25_19.sp12_v_b_1 <X> T_25_19.sp12_h_l_22
 (8 11)  (1314 315)  (1314 315)  routing T_25_19.sp4_h_r_1 <X> T_25_19.sp4_v_t_42
 (9 11)  (1315 315)  (1315 315)  routing T_25_19.sp4_h_r_1 <X> T_25_19.sp4_v_t_42
 (10 11)  (1316 315)  (1316 315)  routing T_25_19.sp4_h_r_1 <X> T_25_19.sp4_v_t_42
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1328 315)  (1328 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1331 315)  (1331 315)  routing T_25_19.sp4_r_v_b_38 <X> T_25_19.lc_trk_g2_6
 (29 11)  (1335 315)  (1335 315)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 315)  (1338 315)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_0 input2_5
 (34 11)  (1340 315)  (1340 315)  routing T_25_19.lc_trk_g1_0 <X> T_25_19.input2_5
 (2 12)  (1308 316)  (1308 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 12)  (1317 316)  (1317 316)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_v_b_11
 (13 12)  (1319 316)  (1319 316)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_v_b_11
 (16 12)  (1322 316)  (1322 316)  routing T_25_19.sp12_v_t_14 <X> T_25_19.lc_trk_g3_1
 (17 12)  (1323 316)  (1323 316)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (26 12)  (1332 316)  (1332 316)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.input0_6
 (35 12)  (1341 316)  (1341 316)  routing T_25_19.lc_trk_g0_6 <X> T_25_19.input2_6
 (16 13)  (1322 317)  (1322 317)  routing T_25_19.sp12_v_t_7 <X> T_25_19.lc_trk_g3_0
 (17 13)  (1323 317)  (1323 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (18 13)  (1324 317)  (1324 317)  routing T_25_19.sp12_v_t_14 <X> T_25_19.lc_trk_g3_1
 (28 13)  (1334 317)  (1334 317)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.input0_6
 (29 13)  (1335 317)  (1335 317)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 317)  (1338 317)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (1341 317)  (1341 317)  routing T_25_19.lc_trk_g0_6 <X> T_25_19.input2_6
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (4 14)  (1310 318)  (1310 318)  routing T_25_19.sp4_v_b_9 <X> T_25_19.sp4_v_t_44
 (8 14)  (1314 318)  (1314 318)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_h_l_47
 (9 14)  (1315 318)  (1315 318)  routing T_25_19.sp4_v_t_47 <X> T_25_19.sp4_h_l_47
 (12 14)  (1318 318)  (1318 318)  routing T_25_19.sp4_v_t_46 <X> T_25_19.sp4_h_l_46
 (14 14)  (1320 318)  (1320 318)  routing T_25_19.sp4_v_t_25 <X> T_25_19.lc_trk_g3_4
 (22 14)  (1328 318)  (1328 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1329 318)  (1329 318)  routing T_25_19.sp4_h_r_31 <X> T_25_19.lc_trk_g3_7
 (24 14)  (1330 318)  (1330 318)  routing T_25_19.sp4_h_r_31 <X> T_25_19.lc_trk_g3_7
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g0_4 <X> T_25_19.wire_bram/ram/RE
 (11 15)  (1317 319)  (1317 319)  routing T_25_19.sp4_v_t_46 <X> T_25_19.sp4_h_l_46
 (14 15)  (1320 319)  (1320 319)  routing T_25_19.sp4_v_t_25 <X> T_25_19.lc_trk_g3_4
 (16 15)  (1322 319)  (1322 319)  routing T_25_19.sp4_v_t_25 <X> T_25_19.lc_trk_g3_4
 (17 15)  (1323 319)  (1323 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (21 15)  (1327 319)  (1327 319)  routing T_25_19.sp4_h_r_31 <X> T_25_19.lc_trk_g3_7
 (26 15)  (1332 319)  (1332 319)  routing T_25_19.lc_trk_g2_3 <X> T_25_19.input0_7
 (28 15)  (1334 319)  (1334 319)  routing T_25_19.lc_trk_g2_3 <X> T_25_19.input0_7
 (29 15)  (1335 319)  (1335 319)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 319)  (1338 319)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_0 input2_7
 (33 15)  (1339 319)  (1339 319)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.input2_7
 (34 15)  (1340 319)  (1340 319)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.input2_7


LogicTile_26_19

 (9 2)  (1357 306)  (1357 306)  routing T_26_19.sp4_v_b_1 <X> T_26_19.sp4_h_l_36
 (9 6)  (1357 310)  (1357 310)  routing T_26_19.sp4_v_b_4 <X> T_26_19.sp4_h_l_41
 (8 10)  (1356 314)  (1356 314)  routing T_26_19.sp4_v_t_42 <X> T_26_19.sp4_h_l_42
 (9 10)  (1357 314)  (1357 314)  routing T_26_19.sp4_v_t_42 <X> T_26_19.sp4_h_l_42
 (5 11)  (1353 315)  (1353 315)  routing T_26_19.sp4_h_l_43 <X> T_26_19.sp4_v_t_43
 (11 14)  (1359 318)  (1359 318)  routing T_26_19.sp4_h_l_43 <X> T_26_19.sp4_v_t_46


LogicTile_27_19

 (12 2)  (1414 306)  (1414 306)  routing T_27_19.sp4_v_t_39 <X> T_27_19.sp4_h_l_39
 (11 3)  (1413 307)  (1413 307)  routing T_27_19.sp4_v_t_39 <X> T_27_19.sp4_h_l_39
 (3 7)  (1405 311)  (1405 311)  routing T_27_19.sp12_h_l_23 <X> T_27_19.sp12_v_t_23


LogicTile_29_19

 (8 2)  (1518 306)  (1518 306)  routing T_29_19.sp4_h_r_1 <X> T_29_19.sp4_h_l_36


LogicTile_30_19

 (3 0)  (1567 304)  (1567 304)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_v_b_0
 (3 1)  (1567 305)  (1567 305)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_v_b_0


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (2 9)  (1728 313)  (1728 313)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (5 14)  (12 302)  (12 302)  routing T_0_18.span12_horz_7 <X> T_0_18.lc_trk_g1_7
 (7 14)  (10 302)  (10 302)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (9 302)  (9 302)  routing T_0_18.span12_horz_7 <X> T_0_18.lc_trk_g1_7
 (8 15)  (9 303)  (9 303)  routing T_0_18.span12_horz_7 <X> T_0_18.lc_trk_g1_7


LogicTile_7_18

 (27 12)  (369 300)  (369 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 300)  (370 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 300)  (372 300)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 300)  (375 300)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 300)  (376 300)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 300)  (378 300)  LC_6 Logic Functioning bit
 (38 12)  (380 300)  (380 300)  LC_6 Logic Functioning bit
 (48 12)  (390 300)  (390 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (17 13)  (359 301)  (359 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (30 13)  (372 301)  (372 301)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 301)  (378 301)  LC_6 Logic Functioning bit
 (38 13)  (380 301)  (380 301)  LC_6 Logic Functioning bit
 (22 15)  (364 303)  (364 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (367 303)  (367 303)  routing T_7_18.sp4_r_v_b_46 <X> T_7_18.lc_trk_g3_6


RAM_Tile_8_18

 (22 0)  (418 288)  (418 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (419 288)  (419 288)  routing T_8_18.sp4_v_b_19 <X> T_8_18.lc_trk_g0_3
 (24 0)  (420 288)  (420 288)  routing T_8_18.sp4_v_b_19 <X> T_8_18.lc_trk_g0_3
 (26 0)  (422 288)  (422 288)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.input0_0
 (27 1)  (423 289)  (423 289)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.input0_0
 (28 1)  (424 289)  (424 289)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.input0_0
 (29 1)  (425 289)  (425 289)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (25 2)  (421 290)  (421 290)  routing T_8_18.sp12_h_l_5 <X> T_8_18.lc_trk_g0_6
 (26 2)  (422 290)  (422 290)  routing T_8_18.lc_trk_g2_5 <X> T_8_18.input0_1
 (16 3)  (412 291)  (412 291)  routing T_8_18.sp12_h_r_12 <X> T_8_18.lc_trk_g0_4
 (17 3)  (413 291)  (413 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (418 291)  (418 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (420 291)  (420 291)  routing T_8_18.sp12_h_l_5 <X> T_8_18.lc_trk_g0_6
 (25 3)  (421 291)  (421 291)  routing T_8_18.sp12_h_l_5 <X> T_8_18.lc_trk_g0_6
 (28 3)  (424 291)  (424 291)  routing T_8_18.lc_trk_g2_5 <X> T_8_18.input0_1
 (29 3)  (425 291)  (425 291)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (0 4)  (396 292)  (396 292)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 4)  (397 292)  (397 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0
 (15 4)  (411 292)  (411 292)  routing T_8_18.sp4_h_r_9 <X> T_8_18.lc_trk_g1_1
 (16 4)  (412 292)  (412 292)  routing T_8_18.sp4_h_r_9 <X> T_8_18.lc_trk_g1_1
 (17 4)  (413 292)  (413 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 292)  (414 292)  routing T_8_18.sp4_h_r_9 <X> T_8_18.lc_trk_g1_1
 (25 4)  (421 292)  (421 292)  routing T_8_18.sp12_h_r_2 <X> T_8_18.lc_trk_g1_2
 (0 5)  (396 293)  (396 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 5)  (397 293)  (397 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (22 5)  (418 293)  (418 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (420 293)  (420 293)  routing T_8_18.sp12_h_r_2 <X> T_8_18.lc_trk_g1_2
 (25 5)  (421 293)  (421 293)  routing T_8_18.sp12_h_r_2 <X> T_8_18.lc_trk_g1_2
 (27 5)  (423 293)  (423 293)  routing T_8_18.lc_trk_g1_1 <X> T_8_18.input0_2
 (29 5)  (425 293)  (425 293)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (16 6)  (412 294)  (412 294)  routing T_8_18.sp4_v_b_13 <X> T_8_18.lc_trk_g1_5
 (17 6)  (413 294)  (413 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 294)  (414 294)  routing T_8_18.sp4_v_b_13 <X> T_8_18.lc_trk_g1_5
 (26 6)  (422 294)  (422 294)  routing T_8_18.lc_trk_g3_4 <X> T_8_18.input0_3
 (18 7)  (414 295)  (414 295)  routing T_8_18.sp4_v_b_13 <X> T_8_18.lc_trk_g1_5
 (27 7)  (423 295)  (423 295)  routing T_8_18.lc_trk_g3_4 <X> T_8_18.input0_3
 (28 7)  (424 295)  (424 295)  routing T_8_18.lc_trk_g3_4 <X> T_8_18.input0_3
 (29 7)  (425 295)  (425 295)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (12 8)  (408 296)  (408 296)  routing T_8_18.sp4_v_t_45 <X> T_8_18.sp4_h_r_8
 (21 8)  (417 296)  (417 296)  routing T_8_18.sp4_h_r_35 <X> T_8_18.lc_trk_g2_3
 (22 8)  (418 296)  (418 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 296)  (419 296)  routing T_8_18.sp4_h_r_35 <X> T_8_18.lc_trk_g2_3
 (24 8)  (420 296)  (420 296)  routing T_8_18.sp4_h_r_35 <X> T_8_18.lc_trk_g2_3
 (28 8)  (424 296)  (424 296)  routing T_8_18.lc_trk_g2_3 <X> T_8_18.wire_bram/ram/WDATA_3
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (41 8)  (437 296)  (437 296)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (14 9)  (410 297)  (410 297)  routing T_8_18.sp4_h_l_13 <X> T_8_18.lc_trk_g2_0
 (15 9)  (411 297)  (411 297)  routing T_8_18.sp4_h_l_13 <X> T_8_18.lc_trk_g2_0
 (16 9)  (412 297)  (412 297)  routing T_8_18.sp4_h_l_13 <X> T_8_18.lc_trk_g2_0
 (17 9)  (413 297)  (413 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_13 lc_trk_g2_0
 (28 9)  (424 297)  (424 297)  routing T_8_18.lc_trk_g2_0 <X> T_8_18.input0_4
 (29 9)  (425 297)  (425 297)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (30 9)  (426 297)  (426 297)  routing T_8_18.lc_trk_g2_3 <X> T_8_18.wire_bram/ram/WDATA_3
 (17 10)  (413 298)  (413 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (425 298)  (425 298)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_4 wire_bram/ram/WDATA_2
 (30 10)  (426 298)  (426 298)  routing T_8_18.lc_trk_g0_4 <X> T_8_18.wire_bram/ram/WDATA_2
 (41 10)  (437 298)  (437 298)  Enable bit of Mux _out_links/OutMuxb_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_43
 (18 11)  (414 299)  (414 299)  routing T_8_18.sp4_r_v_b_37 <X> T_8_18.lc_trk_g2_5
 (22 11)  (418 299)  (418 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (419 299)  (419 299)  routing T_8_18.sp12_v_t_21 <X> T_8_18.lc_trk_g2_6
 (25 11)  (421 299)  (421 299)  routing T_8_18.sp12_v_t_21 <X> T_8_18.lc_trk_g2_6
 (26 11)  (422 299)  (422 299)  routing T_8_18.lc_trk_g0_3 <X> T_8_18.input0_5
 (29 11)  (425 299)  (425 299)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_3 input0_5
 (22 12)  (418 300)  (418 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (419 300)  (419 300)  routing T_8_18.sp4_v_t_30 <X> T_8_18.lc_trk_g3_3
 (24 12)  (420 300)  (420 300)  routing T_8_18.sp4_v_t_30 <X> T_8_18.lc_trk_g3_3
 (26 12)  (422 300)  (422 300)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input0_6
 (27 12)  (423 300)  (423 300)  routing T_8_18.lc_trk_g1_2 <X> T_8_18.wire_bram/ram/WDATA_1
 (29 12)  (425 300)  (425 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_2 wire_bram/ram/WDATA_1
 (41 12)  (437 300)  (437 300)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (26 13)  (422 301)  (422 301)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input0_6
 (28 13)  (424 301)  (424 301)  routing T_8_18.lc_trk_g2_6 <X> T_8_18.input0_6
 (29 13)  (425 301)  (425 301)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (30 13)  (426 301)  (426 301)  routing T_8_18.lc_trk_g1_2 <X> T_8_18.wire_bram/ram/WDATA_1
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (14 14)  (410 302)  (410 302)  routing T_8_18.sp4_v_t_25 <X> T_8_18.lc_trk_g3_4
 (16 14)  (412 302)  (412 302)  routing T_8_18.sp12_v_b_21 <X> T_8_18.lc_trk_g3_5
 (17 14)  (413 302)  (413 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (422 302)  (422 302)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.input0_7
 (29 14)  (425 302)  (425 302)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_6 wire_bram/ram/WDATA_0
 (30 14)  (426 302)  (426 302)  routing T_8_18.lc_trk_g0_6 <X> T_8_18.wire_bram/ram/WDATA_0
 (41 14)  (437 302)  (437 302)  Enable bit of Mux _out_links/OutMuxb_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_47
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WE
 (14 15)  (410 303)  (410 303)  routing T_8_18.sp4_v_t_25 <X> T_8_18.lc_trk_g3_4
 (16 15)  (412 303)  (412 303)  routing T_8_18.sp4_v_t_25 <X> T_8_18.lc_trk_g3_4
 (17 15)  (413 303)  (413 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (18 15)  (414 303)  (414 303)  routing T_8_18.sp12_v_b_21 <X> T_8_18.lc_trk_g3_5
 (22 15)  (418 303)  (418 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (422 303)  (422 303)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.input0_7
 (27 15)  (423 303)  (423 303)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.input0_7
 (28 15)  (424 303)  (424 303)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.input0_7
 (29 15)  (425 303)  (425 303)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (30 15)  (426 303)  (426 303)  routing T_8_18.lc_trk_g0_6 <X> T_8_18.wire_bram/ram/WDATA_0


LogicTile_10_18

 (5 2)  (497 290)  (497 290)  routing T_10_18.sp4_h_r_9 <X> T_10_18.sp4_h_l_37
 (4 3)  (496 291)  (496 291)  routing T_10_18.sp4_h_r_9 <X> T_10_18.sp4_h_l_37
 (11 15)  (503 303)  (503 303)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_h_l_46


LogicTile_11_18

 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 288)  (586 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (40 1)  (586 289)  (586 289)  LC_0 Logic Functioning bit
 (41 1)  (587 289)  (587 289)  LC_0 Logic Functioning bit
 (42 1)  (588 289)  (588 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (560 292)  (560 292)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 303)  (546 303)  routing T_11_18.glb_netwk_2 <X> T_11_18.wire_logic_cluster/lc_7/s_r


LogicTile_12_18

 (14 0)  (614 288)  (614 288)  routing T_12_18.lft_op_0 <X> T_12_18.lc_trk_g0_0
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (15 1)  (615 289)  (615 289)  routing T_12_18.lft_op_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (46 2)  (646 290)  (646 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (653 290)  (653 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 291)  (628 291)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (8 4)  (608 292)  (608 292)  routing T_12_18.sp4_h_l_45 <X> T_12_18.sp4_h_r_4
 (10 4)  (610 292)  (610 292)  routing T_12_18.sp4_h_l_45 <X> T_12_18.sp4_h_r_4
 (14 4)  (614 292)  (614 292)  routing T_12_18.lft_op_0 <X> T_12_18.lc_trk_g1_0
 (15 5)  (615 293)  (615 293)  routing T_12_18.lft_op_0 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (0 6)  (600 294)  (600 294)  routing T_12_18.glb_netwk_2 <X> T_12_18.glb2local_0
 (1 6)  (601 294)  (601 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (19 11)  (619 299)  (619 299)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (14 12)  (614 300)  (614 300)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (5 14)  (605 302)  (605 302)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_h_l_44
 (6 15)  (606 303)  (606 303)  routing T_12_18.sp4_v_t_44 <X> T_12_18.sp4_h_l_44


LogicTile_13_18

 (14 0)  (668 288)  (668 288)  routing T_13_18.bnr_op_0 <X> T_13_18.lc_trk_g0_0
 (21 0)  (675 288)  (675 288)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g0_3
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 288)  (679 288)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g0_2
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (14 1)  (668 289)  (668 289)  routing T_13_18.bnr_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.input_2_0
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (669 292)  (669 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 292)  (677 292)  routing T_13_18.sp4_v_b_19 <X> T_13_18.lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.sp4_v_b_19 <X> T_13_18.lc_trk_g1_3
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (0 5)  (654 293)  (654 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 5)  (655 293)  (655 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 293)  (689 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.input_2_2
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (21 6)  (675 294)  (675 294)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (21 7)  (675 295)  (675 295)  routing T_13_18.bnr_op_7 <X> T_13_18.lc_trk_g1_7
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (14 14)  (668 302)  (668 302)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g3_4
 (15 15)  (669 303)  (669 303)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_14_18

 (3 2)  (711 290)  (711 290)  routing T_14_18.sp12_h_r_0 <X> T_14_18.sp12_h_l_23
 (15 2)  (723 290)  (723 290)  routing T_14_18.sp4_v_b_21 <X> T_14_18.lc_trk_g0_5
 (16 2)  (724 290)  (724 290)  routing T_14_18.sp4_v_b_21 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (3 3)  (711 291)  (711 291)  routing T_14_18.sp12_h_r_0 <X> T_14_18.sp12_h_l_23
 (14 3)  (722 291)  (722 291)  routing T_14_18.sp4_r_v_b_28 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (48 3)  (756 291)  (756 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (761 291)  (761 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 294)  (743 294)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.input_2_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (15 8)  (723 296)  (723 296)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g2_1
 (25 8)  (733 296)  (733 296)  routing T_14_18.sp4_h_r_42 <X> T_14_18.lc_trk_g2_2
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (50 8)  (758 296)  (758 296)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 297)  (731 297)  routing T_14_18.sp4_h_r_42 <X> T_14_18.lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.sp4_h_r_42 <X> T_14_18.lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.sp4_h_r_42 <X> T_14_18.lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (48 9)  (756 297)  (756 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (760 297)  (760 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (46 10)  (754 298)  (754 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (759 298)  (759 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (761 298)  (761 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (18 11)  (726 299)  (726 299)  routing T_14_18.sp4_r_v_b_37 <X> T_14_18.lc_trk_g2_5
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_r_v_b_38 <X> T_14_18.lc_trk_g2_6
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (14 12)  (722 300)  (722 300)  routing T_14_18.sp4_v_t_21 <X> T_14_18.lc_trk_g3_0
 (15 12)  (723 300)  (723 300)  routing T_14_18.tnr_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (14 13)  (722 301)  (722 301)  routing T_14_18.sp4_v_t_21 <X> T_14_18.lc_trk_g3_0
 (16 13)  (724 301)  (724 301)  routing T_14_18.sp4_v_t_21 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (5 14)  (713 302)  (713 302)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_l_44
 (6 15)  (714 303)  (714 303)  routing T_14_18.sp4_v_t_44 <X> T_14_18.sp4_h_l_44
 (11 15)  (719 303)  (719 303)  routing T_14_18.sp4_h_r_11 <X> T_14_18.sp4_h_l_46


LogicTile_15_18

 (9 0)  (771 288)  (771 288)  routing T_15_18.sp4_v_t_36 <X> T_15_18.sp4_h_r_1
 (8 1)  (770 289)  (770 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (9 1)  (771 289)  (771 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (10 1)  (772 289)  (772 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (6 2)  (768 290)  (768 290)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_t_37
 (15 2)  (777 290)  (777 290)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 290)  (780 290)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g0_5
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (52 2)  (814 290)  (814 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_1
 (34 3)  (796 291)  (796 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_1
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (14 8)  (776 296)  (776 296)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.input_2_4
 (40 8)  (802 296)  (802 296)  LC_4 Logic Functioning bit
 (46 8)  (808 296)  (808 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (813 296)  (813 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (770 297)  (770 297)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_7
 (9 9)  (771 297)  (771 297)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_7
 (15 9)  (777 297)  (777 297)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_v_b_42 <X> T_15_18.lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.sp4_v_b_42 <X> T_15_18.lc_trk_g2_2
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.input_2_4
 (14 10)  (776 298)  (776 298)  routing T_15_18.rgt_op_4 <X> T_15_18.lc_trk_g2_4
 (21 10)  (783 298)  (783 298)  routing T_15_18.rgt_op_7 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.rgt_op_7 <X> T_15_18.lc_trk_g2_7
 (15 11)  (777 299)  (777 299)  routing T_15_18.rgt_op_4 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (776 300)  (776 300)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g3_0
 (15 13)  (777 301)  (777 301)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_r_v_b_42 <X> T_15_18.lc_trk_g3_2
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (783 303)  (783 303)  routing T_15_18.sp4_r_v_b_47 <X> T_15_18.lc_trk_g3_7


LogicTile_16_18

 (14 0)  (830 288)  (830 288)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g0_0
 (15 0)  (831 288)  (831 288)  routing T_16_18.bot_op_1 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (45 0)  (861 288)  (861 288)  LC_0 Logic Functioning bit
 (4 1)  (820 289)  (820 289)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_h_r_0
 (6 1)  (822 289)  (822 289)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_h_r_0
 (11 1)  (827 289)  (827 289)  routing T_16_18.sp4_h_l_39 <X> T_16_18.sp4_h_r_2
 (14 1)  (830 289)  (830 289)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g0_0
 (16 1)  (832 289)  (832 289)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (853 289)  (853 289)  LC_0 Logic Functioning bit
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (841 290)  (841 290)  routing T_16_18.bnr_op_6 <X> T_16_18.lc_trk_g0_6
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (841 291)  (841 291)  routing T_16_18.bnr_op_6 <X> T_16_18.lc_trk_g0_6
 (14 4)  (830 292)  (830 292)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 293)  (840 293)  routing T_16_18.bot_op_2 <X> T_16_18.lc_trk_g1_2
 (15 7)  (831 295)  (831 295)  routing T_16_18.bot_op_4 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (2 8)  (818 296)  (818 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 296)  (846 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (40 9)  (856 297)  (856 297)  LC_4 Logic Functioning bit
 (11 10)  (827 298)  (827 298)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_v_t_45
 (13 10)  (829 298)  (829 298)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_v_t_45
 (21 10)  (837 298)  (837 298)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (12 11)  (828 299)  (828 299)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_v_t_45
 (14 14)  (830 302)  (830 302)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g3_4
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (4 0)  (878 288)  (878 288)  routing T_17_18.sp4_h_l_37 <X> T_17_18.sp4_v_b_0
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 288)  (905 288)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (40 0)  (914 288)  (914 288)  LC_0 Logic Functioning bit
 (42 0)  (916 288)  (916 288)  LC_0 Logic Functioning bit
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (5 1)  (879 289)  (879 289)  routing T_17_18.sp4_h_l_37 <X> T_17_18.sp4_v_b_0
 (30 1)  (904 289)  (904 289)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 290)  (889 290)  routing T_17_18.sp4_h_r_13 <X> T_17_18.lc_trk_g0_5
 (16 2)  (890 290)  (890 290)  routing T_17_18.sp4_h_r_13 <X> T_17_18.lc_trk_g0_5
 (17 2)  (891 290)  (891 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (892 290)  (892 290)  routing T_17_18.sp4_h_r_13 <X> T_17_18.lc_trk_g0_5
 (19 2)  (893 290)  (893 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 3)  (882 291)  (882 291)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_v_t_36
 (9 3)  (883 291)  (883 291)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_v_t_36
 (10 3)  (884 291)  (884 291)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_v_t_36
 (14 4)  (888 292)  (888 292)  routing T_17_18.sp4_h_r_8 <X> T_17_18.lc_trk_g1_0
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 292)  (898 292)  routing T_17_18.top_op_3 <X> T_17_18.lc_trk_g1_3
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (41 4)  (915 292)  (915 292)  LC_2 Logic Functioning bit
 (43 4)  (917 292)  (917 292)  LC_2 Logic Functioning bit
 (15 5)  (889 293)  (889 293)  routing T_17_18.sp4_h_r_8 <X> T_17_18.lc_trk_g1_0
 (16 5)  (890 293)  (890 293)  routing T_17_18.sp4_h_r_8 <X> T_17_18.lc_trk_g1_0
 (17 5)  (891 293)  (891 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (895 293)  (895 293)  routing T_17_18.top_op_3 <X> T_17_18.lc_trk_g1_3
 (26 5)  (900 293)  (900 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 293)  (901 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (26 6)  (900 294)  (900 294)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 294)  (907 294)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (40 6)  (914 294)  (914 294)  LC_3 Logic Functioning bit
 (42 6)  (916 294)  (916 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (26 7)  (900 295)  (900 295)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (41 7)  (915 295)  (915 295)  LC_3 Logic Functioning bit
 (43 7)  (917 295)  (917 295)  LC_3 Logic Functioning bit
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 296)  (904 296)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 296)  (908 296)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (40 8)  (914 296)  (914 296)  LC_4 Logic Functioning bit
 (42 8)  (916 296)  (916 296)  LC_4 Logic Functioning bit
 (45 8)  (919 296)  (919 296)  LC_4 Logic Functioning bit
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (897 297)  (897 297)  routing T_17_18.sp12_v_t_9 <X> T_17_18.lc_trk_g2_2
 (30 9)  (904 297)  (904 297)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (40 9)  (914 297)  (914 297)  LC_4 Logic Functioning bit
 (42 9)  (916 297)  (916 297)  LC_4 Logic Functioning bit
 (3 10)  (877 298)  (877 298)  routing T_17_18.sp12_h_r_1 <X> T_17_18.sp12_h_l_22
 (17 10)  (891 298)  (891 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 298)  (892 298)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g2_5
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (897 298)  (897 298)  routing T_17_18.sp12_v_b_23 <X> T_17_18.lc_trk_g2_7
 (26 10)  (900 298)  (900 298)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 298)  (907 298)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 298)  (908 298)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (40 10)  (914 298)  (914 298)  LC_5 Logic Functioning bit
 (42 10)  (916 298)  (916 298)  LC_5 Logic Functioning bit
 (45 10)  (919 298)  (919 298)  LC_5 Logic Functioning bit
 (3 11)  (877 299)  (877 299)  routing T_17_18.sp12_h_r_1 <X> T_17_18.sp12_h_l_22
 (13 11)  (887 299)  (887 299)  routing T_17_18.sp4_v_b_3 <X> T_17_18.sp4_h_l_45
 (21 11)  (895 299)  (895 299)  routing T_17_18.sp12_v_b_23 <X> T_17_18.lc_trk_g2_7
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 299)  (905 299)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (39 11)  (913 299)  (913 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (14 12)  (888 300)  (888 300)  routing T_17_18.wire_logic_cluster/lc_0/out <X> T_17_18.lc_trk_g3_0
 (21 12)  (895 300)  (895 300)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g3_3
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0


LogicTile_18_18

 (10 0)  (938 288)  (938 288)  routing T_18_18.sp4_v_t_45 <X> T_18_18.sp4_h_r_1
 (12 0)  (940 288)  (940 288)  routing T_18_18.sp4_v_t_39 <X> T_18_18.sp4_h_r_2
 (15 0)  (943 288)  (943 288)  routing T_18_18.bot_op_1 <X> T_18_18.lc_trk_g0_1
 (17 0)  (945 288)  (945 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (954 288)  (954 288)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g1_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 288)  (959 288)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (40 0)  (968 288)  (968 288)  LC_0 Logic Functioning bit
 (41 0)  (969 288)  (969 288)  LC_0 Logic Functioning bit
 (43 0)  (971 288)  (971 288)  LC_0 Logic Functioning bit
 (47 0)  (975 288)  (975 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (954 289)  (954 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 289)  (955 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 289)  (956 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 289)  (960 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 289)  (961 289)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.input_2_0
 (34 1)  (962 289)  (962 289)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.input_2_0
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (40 1)  (968 289)  (968 289)  LC_0 Logic Functioning bit
 (41 1)  (969 289)  (969 289)  LC_0 Logic Functioning bit
 (42 1)  (970 289)  (970 289)  LC_0 Logic Functioning bit
 (21 4)  (949 292)  (949 292)  routing T_18_18.sp4_h_r_11 <X> T_18_18.lc_trk_g1_3
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 292)  (951 292)  routing T_18_18.sp4_h_r_11 <X> T_18_18.lc_trk_g1_3
 (24 4)  (952 292)  (952 292)  routing T_18_18.sp4_h_r_11 <X> T_18_18.lc_trk_g1_3
 (14 5)  (942 293)  (942 293)  routing T_18_18.top_op_0 <X> T_18_18.lc_trk_g1_0
 (15 5)  (943 293)  (943 293)  routing T_18_18.top_op_0 <X> T_18_18.lc_trk_g1_0
 (17 5)  (945 293)  (945 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (5 8)  (933 296)  (933 296)  routing T_18_18.sp4_v_t_43 <X> T_18_18.sp4_h_r_6
 (15 8)  (943 296)  (943 296)  routing T_18_18.tnl_op_1 <X> T_18_18.lc_trk_g2_1
 (17 8)  (945 296)  (945 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 296)  (961 296)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 296)  (963 296)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.input_2_4
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (40 8)  (968 296)  (968 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (42 8)  (970 296)  (970 296)  LC_4 Logic Functioning bit
 (8 9)  (936 297)  (936 297)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_b_7
 (18 9)  (946 297)  (946 297)  routing T_18_18.tnl_op_1 <X> T_18_18.lc_trk_g2_1
 (27 9)  (955 297)  (955 297)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 297)  (956 297)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 297)  (960 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (961 297)  (961 297)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.input_2_4
 (34 9)  (962 297)  (962 297)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.input_2_4
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (40 9)  (968 297)  (968 297)  LC_4 Logic Functioning bit
 (43 9)  (971 297)  (971 297)  LC_4 Logic Functioning bit
 (14 10)  (942 298)  (942 298)  routing T_18_18.sp4_h_r_36 <X> T_18_18.lc_trk_g2_4
 (15 10)  (943 298)  (943 298)  routing T_18_18.tnl_op_5 <X> T_18_18.lc_trk_g2_5
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (28 10)  (956 298)  (956 298)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 298)  (958 298)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 298)  (962 298)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (40 10)  (968 298)  (968 298)  LC_5 Logic Functioning bit
 (41 10)  (969 298)  (969 298)  LC_5 Logic Functioning bit
 (47 10)  (975 298)  (975 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (978 298)  (978 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (943 299)  (943 299)  routing T_18_18.sp4_h_r_36 <X> T_18_18.lc_trk_g2_4
 (16 11)  (944 299)  (944 299)  routing T_18_18.sp4_h_r_36 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (946 299)  (946 299)  routing T_18_18.tnl_op_5 <X> T_18_18.lc_trk_g2_5
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 299)  (959 299)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (41 11)  (969 299)  (969 299)  LC_5 Logic Functioning bit
 (15 12)  (943 300)  (943 300)  routing T_18_18.tnl_op_1 <X> T_18_18.lc_trk_g3_1
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (14 13)  (942 301)  (942 301)  routing T_18_18.tnl_op_0 <X> T_18_18.lc_trk_g3_0
 (15 13)  (943 301)  (943 301)  routing T_18_18.tnl_op_0 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (946 301)  (946 301)  routing T_18_18.tnl_op_1 <X> T_18_18.lc_trk_g3_1
 (11 14)  (939 302)  (939 302)  routing T_18_18.sp4_h_r_5 <X> T_18_18.sp4_v_t_46
 (12 14)  (940 302)  (940 302)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_l_46
 (13 14)  (941 302)  (941 302)  routing T_18_18.sp4_h_r_5 <X> T_18_18.sp4_v_t_46
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (952 302)  (952 302)  routing T_18_18.tnl_op_7 <X> T_18_18.lc_trk_g3_7
 (11 15)  (939 303)  (939 303)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_l_46
 (12 15)  (940 303)  (940 303)  routing T_18_18.sp4_h_r_5 <X> T_18_18.sp4_v_t_46
 (13 15)  (941 303)  (941 303)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_l_46
 (21 15)  (949 303)  (949 303)  routing T_18_18.tnl_op_7 <X> T_18_18.lc_trk_g3_7


LogicTile_19_18

 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (2 4)  (984 292)  (984 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 6)  (995 294)  (995 294)  routing T_19_18.sp4_h_r_5 <X> T_19_18.sp4_v_t_40
 (12 7)  (994 295)  (994 295)  routing T_19_18.sp4_h_r_5 <X> T_19_18.sp4_v_t_40
 (17 8)  (999 296)  (999 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 296)  (1010 296)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 296)  (1012 296)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g2_1 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 296)  (1017 296)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.input_2_4
 (45 8)  (1027 296)  (1027 296)  LC_4 Logic Functioning bit
 (18 9)  (1000 297)  (1000 297)  routing T_19_18.sp4_r_v_b_33 <X> T_19_18.lc_trk_g2_1
 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 297)  (1009 297)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 297)  (1010 297)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 297)  (1012 297)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 297)  (1014 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1015 297)  (1015 297)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.input_2_4
 (37 9)  (1019 297)  (1019 297)  LC_4 Logic Functioning bit
 (39 9)  (1021 297)  (1021 297)  LC_4 Logic Functioning bit
 (42 9)  (1024 297)  (1024 297)  LC_4 Logic Functioning bit
 (46 9)  (1028 297)  (1028 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (3 10)  (985 298)  (985 298)  routing T_19_18.sp12_v_t_22 <X> T_19_18.sp12_h_l_22
 (14 10)  (996 298)  (996 298)  routing T_19_18.sp4_v_t_17 <X> T_19_18.lc_trk_g2_4
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (16 11)  (998 299)  (998 299)  routing T_19_18.sp4_v_t_17 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (1003 299)  (1003 299)  routing T_19_18.sp4_r_v_b_39 <X> T_19_18.lc_trk_g2_7
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (982 303)  (982 303)  routing T_19_18.glb_netwk_2 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (987 303)  (987 303)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_t_44
 (21 15)  (1003 303)  (1003 303)  routing T_19_18.sp4_r_v_b_47 <X> T_19_18.lc_trk_g3_7


LogicTile_20_18

 (22 1)  (1058 289)  (1058 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1060 289)  (1060 289)  routing T_20_18.top_op_2 <X> T_20_18.lc_trk_g0_2
 (25 1)  (1061 289)  (1061 289)  routing T_20_18.top_op_2 <X> T_20_18.lc_trk_g0_2
 (14 2)  (1050 290)  (1050 290)  routing T_20_18.sp4_v_t_1 <X> T_20_18.lc_trk_g0_4
 (15 2)  (1051 290)  (1051 290)  routing T_20_18.top_op_5 <X> T_20_18.lc_trk_g0_5
 (17 2)  (1053 290)  (1053 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (14 3)  (1050 291)  (1050 291)  routing T_20_18.sp4_v_t_1 <X> T_20_18.lc_trk_g0_4
 (16 3)  (1052 291)  (1052 291)  routing T_20_18.sp4_v_t_1 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1054 291)  (1054 291)  routing T_20_18.top_op_5 <X> T_20_18.lc_trk_g0_5
 (19 4)  (1055 292)  (1055 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (14 5)  (1050 293)  (1050 293)  routing T_20_18.sp4_r_v_b_24 <X> T_20_18.lc_trk_g1_0
 (17 5)  (1053 293)  (1053 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (15 6)  (1051 294)  (1051 294)  routing T_20_18.sp4_h_r_21 <X> T_20_18.lc_trk_g1_5
 (16 6)  (1052 294)  (1052 294)  routing T_20_18.sp4_h_r_21 <X> T_20_18.lc_trk_g1_5
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1054 294)  (1054 294)  routing T_20_18.sp4_h_r_21 <X> T_20_18.lc_trk_g1_5
 (26 6)  (1062 294)  (1062 294)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 294)  (1063 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 294)  (1064 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 294)  (1066 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (52 6)  (1088 294)  (1088 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (1050 295)  (1050 295)  routing T_20_18.top_op_4 <X> T_20_18.lc_trk_g1_4
 (15 7)  (1051 295)  (1051 295)  routing T_20_18.top_op_4 <X> T_20_18.lc_trk_g1_4
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (1054 295)  (1054 295)  routing T_20_18.sp4_h_r_21 <X> T_20_18.lc_trk_g1_5
 (28 7)  (1064 295)  (1064 295)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 295)  (1066 295)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 295)  (1068 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1070 295)  (1070 295)  routing T_20_18.lc_trk_g1_0 <X> T_20_18.input_2_3
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (39 7)  (1075 295)  (1075 295)  LC_3 Logic Functioning bit
 (42 7)  (1078 295)  (1078 295)  LC_3 Logic Functioning bit
 (53 7)  (1089 295)  (1089 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (3 8)  (1039 296)  (1039 296)  routing T_20_18.sp12_v_t_22 <X> T_20_18.sp12_v_b_1
 (14 8)  (1050 296)  (1050 296)  routing T_20_18.sp4_h_l_21 <X> T_20_18.lc_trk_g2_0
 (15 9)  (1051 297)  (1051 297)  routing T_20_18.sp4_h_l_21 <X> T_20_18.lc_trk_g2_0
 (16 9)  (1052 297)  (1052 297)  routing T_20_18.sp4_h_l_21 <X> T_20_18.lc_trk_g2_0
 (17 9)  (1053 297)  (1053 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (16 10)  (1052 298)  (1052 298)  routing T_20_18.sp12_v_b_21 <X> T_20_18.lc_trk_g2_5
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 298)  (1063 298)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 298)  (1066 298)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (1076 298)  (1076 298)  LC_5 Logic Functioning bit
 (42 10)  (1078 298)  (1078 298)  LC_5 Logic Functioning bit
 (18 11)  (1054 299)  (1054 299)  routing T_20_18.sp12_v_b_21 <X> T_20_18.lc_trk_g2_5
 (27 11)  (1063 299)  (1063 299)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 299)  (1067 299)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (47 11)  (1083 299)  (1083 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (16 12)  (1052 300)  (1052 300)  routing T_20_18.sp4_v_b_33 <X> T_20_18.lc_trk_g3_1
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1054 300)  (1054 300)  routing T_20_18.sp4_v_b_33 <X> T_20_18.lc_trk_g3_1
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1059 300)  (1059 300)  routing T_20_18.sp12_v_b_19 <X> T_20_18.lc_trk_g3_3
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 300)  (1066 300)  routing T_20_18.lc_trk_g0_5 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 300)  (1069 300)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (42 12)  (1078 300)  (1078 300)  LC_6 Logic Functioning bit
 (50 12)  (1086 300)  (1086 300)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (1054 301)  (1054 301)  routing T_20_18.sp4_v_b_33 <X> T_20_18.lc_trk_g3_1
 (21 13)  (1057 301)  (1057 301)  routing T_20_18.sp12_v_b_19 <X> T_20_18.lc_trk_g3_3
 (28 13)  (1064 301)  (1064 301)  routing T_20_18.lc_trk_g2_0 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (21 14)  (1057 302)  (1057 302)  routing T_20_18.sp4_v_t_26 <X> T_20_18.lc_trk_g3_7
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1059 302)  (1059 302)  routing T_20_18.sp4_v_t_26 <X> T_20_18.lc_trk_g3_7
 (26 14)  (1062 302)  (1062 302)  routing T_20_18.lc_trk_g0_5 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 302)  (1066 302)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 302)  (1069 302)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 302)  (1070 302)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 302)  (1071 302)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.input_2_7
 (40 14)  (1076 302)  (1076 302)  LC_7 Logic Functioning bit
 (21 15)  (1057 303)  (1057 303)  routing T_20_18.sp4_v_t_26 <X> T_20_18.lc_trk_g3_7
 (29 15)  (1065 303)  (1065 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 303)  (1067 303)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 303)  (1068 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1070 303)  (1070 303)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.input_2_7


LogicTile_21_18

 (15 0)  (1105 288)  (1105 288)  routing T_21_18.sp4_v_b_17 <X> T_21_18.lc_trk_g0_1
 (16 0)  (1106 288)  (1106 288)  routing T_21_18.sp4_v_b_17 <X> T_21_18.lc_trk_g0_1
 (17 0)  (1107 288)  (1107 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (1111 288)  (1111 288)  routing T_21_18.lft_op_3 <X> T_21_18.lc_trk_g0_3
 (22 0)  (1112 288)  (1112 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1114 288)  (1114 288)  routing T_21_18.lft_op_3 <X> T_21_18.lc_trk_g0_3
 (26 4)  (1116 292)  (1116 292)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 292)  (1123 292)  routing T_21_18.lc_trk_g2_1 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 292)  (1127 292)  LC_2 Logic Functioning bit
 (39 4)  (1129 292)  (1129 292)  LC_2 Logic Functioning bit
 (27 5)  (1117 293)  (1117 293)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 293)  (1118 293)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 293)  (1119 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (48 5)  (1138 293)  (1138 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (14 7)  (1104 295)  (1104 295)  routing T_21_18.sp4_h_r_4 <X> T_21_18.lc_trk_g1_4
 (15 7)  (1105 295)  (1105 295)  routing T_21_18.sp4_h_r_4 <X> T_21_18.lc_trk_g1_4
 (16 7)  (1106 295)  (1106 295)  routing T_21_18.sp4_h_r_4 <X> T_21_18.lc_trk_g1_4
 (17 7)  (1107 295)  (1107 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (6 8)  (1096 296)  (1096 296)  routing T_21_18.sp4_v_t_38 <X> T_21_18.sp4_v_b_6
 (15 8)  (1105 296)  (1105 296)  routing T_21_18.sp4_v_t_28 <X> T_21_18.lc_trk_g2_1
 (16 8)  (1106 296)  (1106 296)  routing T_21_18.sp4_v_t_28 <X> T_21_18.lc_trk_g2_1
 (17 8)  (1107 296)  (1107 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 296)  (1121 296)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 296)  (1123 296)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 296)  (1124 296)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (1130 296)  (1130 296)  LC_4 Logic Functioning bit
 (42 8)  (1132 296)  (1132 296)  LC_4 Logic Functioning bit
 (47 8)  (1137 296)  (1137 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (1141 296)  (1141 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (1143 296)  (1143 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (1095 297)  (1095 297)  routing T_21_18.sp4_v_t_38 <X> T_21_18.sp4_v_b_6
 (30 9)  (1120 297)  (1120 297)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (40 9)  (1130 297)  (1130 297)  LC_4 Logic Functioning bit
 (42 9)  (1132 297)  (1132 297)  LC_4 Logic Functioning bit
 (11 11)  (1101 299)  (1101 299)  routing T_21_18.sp4_h_r_8 <X> T_21_18.sp4_h_l_45
 (14 14)  (1104 302)  (1104 302)  routing T_21_18.sp4_h_r_36 <X> T_21_18.lc_trk_g3_4
 (16 14)  (1106 302)  (1106 302)  routing T_21_18.sp4_v_b_37 <X> T_21_18.lc_trk_g3_5
 (17 14)  (1107 302)  (1107 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 302)  (1108 302)  routing T_21_18.sp4_v_b_37 <X> T_21_18.lc_trk_g3_5
 (21 14)  (1111 302)  (1111 302)  routing T_21_18.sp4_h_r_39 <X> T_21_18.lc_trk_g3_7
 (22 14)  (1112 302)  (1112 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1113 302)  (1113 302)  routing T_21_18.sp4_h_r_39 <X> T_21_18.lc_trk_g3_7
 (24 14)  (1114 302)  (1114 302)  routing T_21_18.sp4_h_r_39 <X> T_21_18.lc_trk_g3_7
 (26 14)  (1116 302)  (1116 302)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 302)  (1117 302)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 302)  (1119 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 302)  (1120 302)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 302)  (1121 302)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 302)  (1122 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 302)  (1123 302)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 302)  (1124 302)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 302)  (1126 302)  LC_7 Logic Functioning bit
 (38 14)  (1128 302)  (1128 302)  LC_7 Logic Functioning bit
 (41 14)  (1131 302)  (1131 302)  LC_7 Logic Functioning bit
 (43 14)  (1133 302)  (1133 302)  LC_7 Logic Functioning bit
 (15 15)  (1105 303)  (1105 303)  routing T_21_18.sp4_h_r_36 <X> T_21_18.lc_trk_g3_4
 (16 15)  (1106 303)  (1106 303)  routing T_21_18.sp4_h_r_36 <X> T_21_18.lc_trk_g3_4
 (17 15)  (1107 303)  (1107 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1108 303)  (1108 303)  routing T_21_18.sp4_v_b_37 <X> T_21_18.lc_trk_g3_5
 (27 15)  (1117 303)  (1117 303)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 303)  (1119 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 303)  (1121 303)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (1127 303)  (1127 303)  LC_7 Logic Functioning bit
 (39 15)  (1129 303)  (1129 303)  LC_7 Logic Functioning bit
 (41 15)  (1131 303)  (1131 303)  LC_7 Logic Functioning bit
 (43 15)  (1133 303)  (1133 303)  LC_7 Logic Functioning bit
 (47 15)  (1137 303)  (1137 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_22_18

 (4 0)  (1148 288)  (1148 288)  routing T_22_18.sp4_h_l_43 <X> T_22_18.sp4_v_b_0
 (6 0)  (1150 288)  (1150 288)  routing T_22_18.sp4_h_l_43 <X> T_22_18.sp4_v_b_0
 (5 1)  (1149 289)  (1149 289)  routing T_22_18.sp4_h_l_43 <X> T_22_18.sp4_v_b_0
 (8 3)  (1152 291)  (1152 291)  routing T_22_18.sp4_h_l_36 <X> T_22_18.sp4_v_t_36
 (8 7)  (1152 295)  (1152 295)  routing T_22_18.sp4_h_r_4 <X> T_22_18.sp4_v_t_41
 (9 7)  (1153 295)  (1153 295)  routing T_22_18.sp4_h_r_4 <X> T_22_18.sp4_v_t_41
 (11 7)  (1155 295)  (1155 295)  routing T_22_18.sp4_h_r_5 <X> T_22_18.sp4_h_l_40
 (6 9)  (1150 297)  (1150 297)  routing T_22_18.sp4_h_l_43 <X> T_22_18.sp4_h_r_6
 (13 11)  (1157 299)  (1157 299)  routing T_22_18.sp4_v_b_3 <X> T_22_18.sp4_h_l_45


LogicTile_23_18

 (13 7)  (1211 295)  (1211 295)  routing T_23_18.sp4_v_b_0 <X> T_23_18.sp4_h_l_40


LogicTile_24_18

 (21 2)  (1273 290)  (1273 290)  routing T_24_18.sp4_v_b_15 <X> T_24_18.lc_trk_g0_7
 (22 2)  (1274 290)  (1274 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1275 290)  (1275 290)  routing T_24_18.sp4_v_b_15 <X> T_24_18.lc_trk_g0_7
 (21 3)  (1273 291)  (1273 291)  routing T_24_18.sp4_v_b_15 <X> T_24_18.lc_trk_g0_7
 (14 4)  (1266 292)  (1266 292)  routing T_24_18.sp4_v_b_8 <X> T_24_18.lc_trk_g1_0
 (14 5)  (1266 293)  (1266 293)  routing T_24_18.sp4_v_b_8 <X> T_24_18.lc_trk_g1_0
 (16 5)  (1268 293)  (1268 293)  routing T_24_18.sp4_v_b_8 <X> T_24_18.lc_trk_g1_0
 (17 5)  (1269 293)  (1269 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 6)  (1273 294)  (1273 294)  routing T_24_18.sp12_h_l_4 <X> T_24_18.lc_trk_g1_7
 (22 6)  (1274 294)  (1274 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1276 294)  (1276 294)  routing T_24_18.sp12_h_l_4 <X> T_24_18.lc_trk_g1_7
 (21 7)  (1273 295)  (1273 295)  routing T_24_18.sp12_h_l_4 <X> T_24_18.lc_trk_g1_7
 (10 8)  (1262 296)  (1262 296)  routing T_24_18.sp4_v_t_39 <X> T_24_18.sp4_h_r_7
 (13 8)  (1265 296)  (1265 296)  routing T_24_18.sp4_v_t_45 <X> T_24_18.sp4_v_b_8
 (25 8)  (1277 296)  (1277 296)  routing T_24_18.sp4_v_b_26 <X> T_24_18.lc_trk_g2_2
 (22 9)  (1274 297)  (1274 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1275 297)  (1275 297)  routing T_24_18.sp4_v_b_26 <X> T_24_18.lc_trk_g2_2
 (27 14)  (1279 302)  (1279 302)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 302)  (1281 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 302)  (1282 302)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 302)  (1284 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 302)  (1285 302)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 302)  (1287 302)  routing T_24_18.lc_trk_g0_7 <X> T_24_18.input_2_7
 (27 15)  (1279 303)  (1279 303)  routing T_24_18.lc_trk_g1_0 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 303)  (1281 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 303)  (1282 303)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 303)  (1283 303)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 303)  (1284 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1287 303)  (1287 303)  routing T_24_18.lc_trk_g0_7 <X> T_24_18.input_2_7
 (37 15)  (1289 303)  (1289 303)  LC_7 Logic Functioning bit
 (46 15)  (1298 303)  (1298 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1303 303)  (1303 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 288)  (1331 288)  routing T_25_18.sp4_h_l_7 <X> T_25_18.lc_trk_g0_2
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 289)  (1328 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 289)  (1329 289)  routing T_25_18.sp4_h_l_7 <X> T_25_18.lc_trk_g0_2
 (24 1)  (1330 289)  (1330 289)  routing T_25_18.sp4_h_l_7 <X> T_25_18.lc_trk_g0_2
 (25 1)  (1331 289)  (1331 289)  routing T_25_18.sp4_h_l_7 <X> T_25_18.lc_trk_g0_2
 (26 1)  (1332 289)  (1332 289)  routing T_25_18.lc_trk_g0_2 <X> T_25_18.input0_0
 (29 1)  (1335 289)  (1335 289)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 290)  (1309 290)  routing T_25_18.sp12_v_t_23 <X> T_25_18.sp12_h_l_23
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (1333 291)  (1333 291)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.input0_1
 (28 3)  (1334 291)  (1334 291)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.input0_1
 (29 3)  (1335 291)  (1335 291)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (0 4)  (1306 292)  (1306 292)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (6 4)  (1312 292)  (1312 292)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_v_b_3
 (14 4)  (1320 292)  (1320 292)  routing T_25_18.sp4_h_r_8 <X> T_25_18.lc_trk_g1_0
 (22 4)  (1328 292)  (1328 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1332 292)  (1332 292)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (0 5)  (1306 293)  (1306 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (5 5)  (1311 293)  (1311 293)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_v_b_3
 (13 5)  (1319 293)  (1319 293)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_r_5
 (15 5)  (1321 293)  (1321 293)  routing T_25_18.sp4_h_r_8 <X> T_25_18.lc_trk_g1_0
 (16 5)  (1322 293)  (1322 293)  routing T_25_18.sp4_h_r_8 <X> T_25_18.lc_trk_g1_0
 (17 5)  (1323 293)  (1323 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (1327 293)  (1327 293)  routing T_25_18.sp4_r_v_b_27 <X> T_25_18.lc_trk_g1_3
 (26 5)  (1332 293)  (1332 293)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (27 5)  (1333 293)  (1333 293)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (28 5)  (1334 293)  (1334 293)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_2
 (29 5)  (1335 293)  (1335 293)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (8 6)  (1314 294)  (1314 294)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_h_l_41
 (9 6)  (1315 294)  (1315 294)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_h_l_41
 (10 6)  (1316 294)  (1316 294)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_h_l_41
 (15 6)  (1321 294)  (1321 294)  routing T_25_18.sp4_h_r_5 <X> T_25_18.lc_trk_g1_5
 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp4_h_r_5 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (1328 294)  (1328 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1329 294)  (1329 294)  routing T_25_18.sp4_h_r_7 <X> T_25_18.lc_trk_g1_7
 (24 6)  (1330 294)  (1330 294)  routing T_25_18.sp4_h_r_7 <X> T_25_18.lc_trk_g1_7
 (18 7)  (1324 295)  (1324 295)  routing T_25_18.sp4_h_r_5 <X> T_25_18.lc_trk_g1_5
 (21 7)  (1327 295)  (1327 295)  routing T_25_18.sp4_h_r_7 <X> T_25_18.lc_trk_g1_7
 (22 7)  (1328 295)  (1328 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 295)  (1329 295)  routing T_25_18.sp4_v_b_22 <X> T_25_18.lc_trk_g1_6
 (24 7)  (1330 295)  (1330 295)  routing T_25_18.sp4_v_b_22 <X> T_25_18.lc_trk_g1_6
 (26 7)  (1332 295)  (1332 295)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.input0_3
 (28 7)  (1334 295)  (1334 295)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.input0_3
 (29 7)  (1335 295)  (1335 295)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (9 8)  (1315 296)  (1315 296)  routing T_25_18.sp4_v_t_42 <X> T_25_18.sp4_h_r_7
 (16 8)  (1322 296)  (1322 296)  routing T_25_18.sp12_v_b_9 <X> T_25_18.lc_trk_g2_1
 (17 8)  (1323 296)  (1323 296)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_9 lc_trk_g2_1
 (21 8)  (1327 296)  (1327 296)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g2_3
 (22 8)  (1328 296)  (1328 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 296)  (1329 296)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g2_3
 (24 8)  (1330 296)  (1330 296)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g2_3
 (26 8)  (1332 296)  (1332 296)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.input0_4
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g1_0 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (36 8)  (1342 296)  (1342 296)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_3 sp4_h_l_29
 (9 9)  (1315 297)  (1315 297)  routing T_25_18.sp4_v_t_42 <X> T_25_18.sp4_v_b_7
 (13 9)  (1319 297)  (1319 297)  routing T_25_18.sp4_v_t_38 <X> T_25_18.sp4_h_r_8
 (21 9)  (1327 297)  (1327 297)  routing T_25_18.sp4_h_l_30 <X> T_25_18.lc_trk_g2_3
 (26 9)  (1332 297)  (1332 297)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.input0_4
 (27 9)  (1333 297)  (1333 297)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.input0_4
 (29 9)  (1335 297)  (1335 297)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (12 10)  (1318 298)  (1318 298)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_h_l_45
 (16 10)  (1322 298)  (1322 298)  routing T_25_18.sp4_v_b_29 <X> T_25_18.lc_trk_g2_5
 (17 10)  (1323 298)  (1323 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (1324 298)  (1324 298)  routing T_25_18.sp4_v_b_29 <X> T_25_18.lc_trk_g2_5
 (26 10)  (1332 298)  (1332 298)  routing T_25_18.lc_trk_g2_5 <X> T_25_18.input0_5
 (35 10)  (1341 298)  (1341 298)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input2_5
 (11 11)  (1317 299)  (1317 299)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_h_l_45
 (14 11)  (1320 299)  (1320 299)  routing T_25_18.sp4_r_v_b_36 <X> T_25_18.lc_trk_g2_4
 (17 11)  (1323 299)  (1323 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (1334 299)  (1334 299)  routing T_25_18.lc_trk_g2_5 <X> T_25_18.input0_5
 (29 11)  (1335 299)  (1335 299)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_5 input0_5
 (32 11)  (1338 299)  (1338 299)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 299)  (1339 299)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input2_5
 (34 11)  (1340 299)  (1340 299)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input2_5
 (35 11)  (1341 299)  (1341 299)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input2_5
 (11 12)  (1317 300)  (1317 300)  routing T_25_18.sp4_v_t_38 <X> T_25_18.sp4_v_b_11
 (13 12)  (1319 300)  (1319 300)  routing T_25_18.sp4_v_t_38 <X> T_25_18.sp4_v_b_11
 (22 12)  (1328 300)  (1328 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1329 300)  (1329 300)  routing T_25_18.sp4_h_r_27 <X> T_25_18.lc_trk_g3_3
 (24 12)  (1330 300)  (1330 300)  routing T_25_18.sp4_h_r_27 <X> T_25_18.lc_trk_g3_3
 (26 12)  (1332 300)  (1332 300)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.input0_6
 (14 13)  (1320 301)  (1320 301)  routing T_25_18.sp4_r_v_b_40 <X> T_25_18.lc_trk_g3_0
 (17 13)  (1323 301)  (1323 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1327 301)  (1327 301)  routing T_25_18.sp4_h_r_27 <X> T_25_18.lc_trk_g3_3
 (27 13)  (1333 301)  (1333 301)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.input0_6
 (29 13)  (1335 301)  (1335 301)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 301)  (1338 301)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 301)  (1340 301)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.input2_6
 (35 13)  (1341 301)  (1341 301)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.input2_6
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (21 14)  (1327 302)  (1327 302)  routing T_25_18.sp4_h_l_26 <X> T_25_18.lc_trk_g3_7
 (22 14)  (1328 302)  (1328 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 302)  (1329 302)  routing T_25_18.sp4_h_l_26 <X> T_25_18.lc_trk_g3_7
 (24 14)  (1330 302)  (1330 302)  routing T_25_18.sp4_h_l_26 <X> T_25_18.lc_trk_g3_7
 (35 14)  (1341 302)  (1341 302)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.input2_7
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE
 (22 15)  (1328 303)  (1328 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1329 303)  (1329 303)  routing T_25_18.sp12_v_b_14 <X> T_25_18.lc_trk_g3_6
 (28 15)  (1334 303)  (1334 303)  routing T_25_18.lc_trk_g2_1 <X> T_25_18.input0_7
 (29 15)  (1335 303)  (1335 303)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (1338 303)  (1338 303)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1340 303)  (1340 303)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.input2_7
 (35 15)  (1341 303)  (1341 303)  routing T_25_18.lc_trk_g1_6 <X> T_25_18.input2_7


LogicTile_26_18

 (13 0)  (1361 288)  (1361 288)  routing T_26_18.sp4_h_l_39 <X> T_26_18.sp4_v_b_2
 (12 1)  (1360 289)  (1360 289)  routing T_26_18.sp4_h_l_39 <X> T_26_18.sp4_v_b_2
 (12 2)  (1360 290)  (1360 290)  routing T_26_18.sp4_v_t_39 <X> T_26_18.sp4_h_l_39
 (11 3)  (1359 291)  (1359 291)  routing T_26_18.sp4_v_t_39 <X> T_26_18.sp4_h_l_39
 (9 6)  (1357 294)  (1357 294)  routing T_26_18.sp4_v_b_4 <X> T_26_18.sp4_h_l_41
 (4 8)  (1352 296)  (1352 296)  routing T_26_18.sp4_h_l_43 <X> T_26_18.sp4_v_b_6
 (5 9)  (1353 297)  (1353 297)  routing T_26_18.sp4_h_l_43 <X> T_26_18.sp4_v_b_6
 (11 14)  (1359 302)  (1359 302)  routing T_26_18.sp4_h_l_43 <X> T_26_18.sp4_v_t_46


LogicTile_27_18

 (4 4)  (1406 292)  (1406 292)  routing T_27_18.sp4_v_t_38 <X> T_27_18.sp4_v_b_3


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (12 4)  (5 276)  (5 276)  routing T_0_17.lc_trk_g1_5 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 276)  (4 276)  routing T_0_17.lc_trk_g1_5 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (6 12)  (11 284)  (11 284)  routing T_0_17.span12_horz_21 <X> T_0_17.lc_trk_g1_5
 (7 12)  (10 284)  (10 284)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (9 285)  (9 285)  routing T_0_17.span12_horz_21 <X> T_0_17.lc_trk_g1_5


LogicTile_2_17

 (3 10)  (75 282)  (75 282)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_h_l_22
 (3 11)  (75 283)  (75 283)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_h_l_22


LogicTile_5_17

 (12 5)  (246 277)  (246 277)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_v_b_5
 (13 6)  (247 278)  (247 278)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_v_t_40
 (12 7)  (246 279)  (246 279)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_v_t_40


LogicTile_6_17

 (2 0)  (290 272)  (290 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 4)  (300 276)  (300 276)  routing T_6_17.sp4_v_b_11 <X> T_6_17.sp4_h_r_5
 (11 5)  (299 277)  (299 277)  routing T_6_17.sp4_v_b_11 <X> T_6_17.sp4_h_r_5
 (13 5)  (301 277)  (301 277)  routing T_6_17.sp4_v_b_11 <X> T_6_17.sp4_h_r_5


LogicTile_7_17

 (25 2)  (367 274)  (367 274)  routing T_7_17.sp12_h_l_5 <X> T_7_17.lc_trk_g0_6
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 274)  (372 274)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 274)  (373 274)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 274)  (376 274)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 274)  (378 274)  LC_1 Logic Functioning bit
 (38 2)  (380 274)  (380 274)  LC_1 Logic Functioning bit
 (47 2)  (389 274)  (389 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (364 275)  (364 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (366 275)  (366 275)  routing T_7_17.sp12_h_l_5 <X> T_7_17.lc_trk_g0_6
 (25 3)  (367 275)  (367 275)  routing T_7_17.sp12_h_l_5 <X> T_7_17.lc_trk_g0_6
 (30 3)  (372 275)  (372 275)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (378 275)  (378 275)  LC_1 Logic Functioning bit
 (38 3)  (380 275)  (380 275)  LC_1 Logic Functioning bit
 (17 6)  (359 278)  (359 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (360 279)  (360 279)  routing T_7_17.sp4_r_v_b_29 <X> T_7_17.lc_trk_g1_5


RAM_Tile_8_17

 (26 0)  (422 272)  (422 272)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input0_0
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (418 273)  (418 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 273)  (419 273)  routing T_8_17.sp4_h_r_2 <X> T_8_17.lc_trk_g0_2
 (24 1)  (420 273)  (420 273)  routing T_8_17.sp4_h_r_2 <X> T_8_17.lc_trk_g0_2
 (25 1)  (421 273)  (421 273)  routing T_8_17.sp4_h_r_2 <X> T_8_17.lc_trk_g0_2
 (26 1)  (422 273)  (422 273)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input0_0
 (27 1)  (423 273)  (423 273)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input0_0
 (28 1)  (424 273)  (424 273)  routing T_8_17.lc_trk_g3_7 <X> T_8_17.input0_0
 (29 1)  (425 273)  (425 273)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (396 274)  (396 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (418 274)  (418 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 274)  (419 274)  routing T_8_17.sp12_h_l_12 <X> T_8_17.lc_trk_g0_7
 (8 3)  (404 275)  (404 275)  routing T_8_17.sp4_h_r_7 <X> T_8_17.sp4_v_t_36
 (9 3)  (405 275)  (405 275)  routing T_8_17.sp4_h_r_7 <X> T_8_17.sp4_v_t_36
 (10 3)  (406 275)  (406 275)  routing T_8_17.sp4_h_r_7 <X> T_8_17.sp4_v_t_36
 (27 3)  (423 275)  (423 275)  routing T_8_17.lc_trk_g1_0 <X> T_8_17.input0_1
 (29 3)  (425 275)  (425 275)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0
 (14 4)  (410 276)  (410 276)  routing T_8_17.sp4_h_r_16 <X> T_8_17.lc_trk_g1_0
 (17 4)  (413 276)  (413 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (421 276)  (421 276)  routing T_8_17.sp4_h_r_10 <X> T_8_17.lc_trk_g1_2
 (14 5)  (410 277)  (410 277)  routing T_8_17.sp4_h_r_16 <X> T_8_17.lc_trk_g1_0
 (15 5)  (411 277)  (411 277)  routing T_8_17.sp4_h_r_16 <X> T_8_17.lc_trk_g1_0
 (16 5)  (412 277)  (412 277)  routing T_8_17.sp4_h_r_16 <X> T_8_17.lc_trk_g1_0
 (17 5)  (413 277)  (413 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (18 5)  (414 277)  (414 277)  routing T_8_17.sp4_r_v_b_25 <X> T_8_17.lc_trk_g1_1
 (22 5)  (418 277)  (418 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (419 277)  (419 277)  routing T_8_17.sp4_h_r_10 <X> T_8_17.lc_trk_g1_2
 (24 5)  (420 277)  (420 277)  routing T_8_17.sp4_h_r_10 <X> T_8_17.lc_trk_g1_2
 (27 5)  (423 277)  (423 277)  routing T_8_17.lc_trk_g1_1 <X> T_8_17.input0_2
 (29 5)  (425 277)  (425 277)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (26 7)  (422 279)  (422 279)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.input0_3
 (27 7)  (423 279)  (423 279)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.input0_3
 (29 7)  (425 279)  (425 279)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (26 9)  (422 281)  (422 281)  routing T_8_17.lc_trk_g0_2 <X> T_8_17.input0_4
 (29 9)  (425 281)  (425 281)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (4 10)  (400 282)  (400 282)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_43
 (6 10)  (402 282)  (402 282)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_43
 (21 10)  (417 282)  (417 282)  routing T_8_17.sp4_h_l_26 <X> T_8_17.lc_trk_g2_7
 (22 10)  (418 282)  (418 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (419 282)  (419 282)  routing T_8_17.sp4_h_l_26 <X> T_8_17.lc_trk_g2_7
 (24 10)  (420 282)  (420 282)  routing T_8_17.sp4_h_l_26 <X> T_8_17.lc_trk_g2_7
 (26 10)  (422 282)  (422 282)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.input0_5
 (5 11)  (401 283)  (401 283)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_43
 (26 11)  (422 283)  (422 283)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.input0_5
 (28 11)  (424 283)  (424 283)  routing T_8_17.lc_trk_g2_7 <X> T_8_17.input0_5
 (29 11)  (425 283)  (425 283)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (15 12)  (411 284)  (411 284)  routing T_8_17.sp4_h_l_28 <X> T_8_17.lc_trk_g3_1
 (16 12)  (412 284)  (412 284)  routing T_8_17.sp4_h_l_28 <X> T_8_17.lc_trk_g3_1
 (17 12)  (413 284)  (413 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (414 284)  (414 284)  routing T_8_17.sp4_h_l_28 <X> T_8_17.lc_trk_g3_1
 (18 13)  (414 285)  (414 285)  routing T_8_17.sp4_h_l_28 <X> T_8_17.lc_trk_g3_1
 (27 13)  (423 285)  (423 285)  routing T_8_17.lc_trk_g3_1 <X> T_8_17.input0_6
 (28 13)  (424 285)  (424 285)  routing T_8_17.lc_trk_g3_1 <X> T_8_17.input0_6
 (29 13)  (425 285)  (425 285)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 286)  (399 286)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_t_22
 (13 14)  (409 286)  (409 286)  routing T_8_17.sp4_h_r_11 <X> T_8_17.sp4_v_t_46
 (15 14)  (411 286)  (411 286)  routing T_8_17.sp4_h_r_29 <X> T_8_17.lc_trk_g3_5
 (16 14)  (412 286)  (412 286)  routing T_8_17.sp4_h_r_29 <X> T_8_17.lc_trk_g3_5
 (17 14)  (413 286)  (413 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_29 lc_trk_g3_5
 (21 14)  (417 286)  (417 286)  routing T_8_17.sp4_h_r_47 <X> T_8_17.lc_trk_g3_7
 (22 14)  (418 286)  (418 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (419 286)  (419 286)  routing T_8_17.sp4_h_r_47 <X> T_8_17.lc_trk_g3_7
 (24 14)  (420 286)  (420 286)  routing T_8_17.sp4_h_r_47 <X> T_8_17.lc_trk_g3_7
 (26 14)  (422 286)  (422 286)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.input0_7
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (3 15)  (399 287)  (399 287)  routing T_8_17.sp12_h_r_1 <X> T_8_17.sp12_v_t_22
 (12 15)  (408 287)  (408 287)  routing T_8_17.sp4_h_r_11 <X> T_8_17.sp4_v_t_46
 (18 15)  (414 287)  (414 287)  routing T_8_17.sp4_h_r_29 <X> T_8_17.lc_trk_g3_5
 (21 15)  (417 287)  (417 287)  routing T_8_17.sp4_h_r_47 <X> T_8_17.lc_trk_g3_7
 (26 15)  (422 287)  (422 287)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.input0_7
 (29 15)  (425 287)  (425 287)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7


LogicTile_9_17

 (10 0)  (448 272)  (448 272)  routing T_9_17.sp4_v_t_45 <X> T_9_17.sp4_h_r_1
 (4 2)  (442 274)  (442 274)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_37
 (5 3)  (443 275)  (443 275)  routing T_9_17.sp4_h_r_0 <X> T_9_17.sp4_v_t_37
 (8 3)  (446 275)  (446 275)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_36
 (9 3)  (447 275)  (447 275)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_36
 (10 3)  (448 275)  (448 275)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_36
 (11 3)  (449 275)  (449 275)  routing T_9_17.sp4_h_r_2 <X> T_9_17.sp4_h_l_39
 (2 4)  (440 276)  (440 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 4)  (447 276)  (447 276)  routing T_9_17.sp4_v_t_41 <X> T_9_17.sp4_h_r_4
 (4 5)  (442 277)  (442 277)  routing T_9_17.sp4_v_t_47 <X> T_9_17.sp4_h_r_3
 (8 6)  (446 278)  (446 278)  routing T_9_17.sp4_h_r_8 <X> T_9_17.sp4_h_l_41
 (10 6)  (448 278)  (448 278)  routing T_9_17.sp4_h_r_8 <X> T_9_17.sp4_h_l_41
 (5 8)  (443 280)  (443 280)  routing T_9_17.sp4_v_t_43 <X> T_9_17.sp4_h_r_6
 (8 14)  (446 286)  (446 286)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_h_l_47


LogicTile_10_17

 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (513 273)  (513 273)  routing T_10_17.sp4_r_v_b_32 <X> T_10_17.lc_trk_g0_3
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (510 275)  (510 275)  routing T_10_17.sp4_r_v_b_29 <X> T_10_17.lc_trk_g0_5
 (12 8)  (504 280)  (504 280)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_h_r_8
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 280)  (527 280)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.input_2_4
 (13 9)  (505 281)  (505 281)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_h_r_8
 (26 9)  (518 281)  (518 281)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 281)  (519 281)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 281)  (520 281)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 281)  (522 281)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 281)  (525 281)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.input_2_4
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (47 9)  (539 281)  (539 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 11)  (506 283)  (506 283)  routing T_10_17.sp4_r_v_b_36 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 14)  (513 286)  (513 286)  routing T_10_17.sp4_v_t_26 <X> T_10_17.lc_trk_g3_7
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp4_v_t_26 <X> T_10_17.lc_trk_g3_7
 (21 15)  (513 287)  (513 287)  routing T_10_17.sp4_v_t_26 <X> T_10_17.lc_trk_g3_7


LogicTile_11_17

 (14 0)  (560 272)  (560 272)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g0_0
 (21 0)  (567 272)  (567 272)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (560 273)  (560 273)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g0_0
 (15 1)  (561 273)  (561 273)  routing T_11_17.sp12_h_r_0 <X> T_11_17.lc_trk_g0_0
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (51 2)  (597 274)  (597 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 275)  (569 275)  routing T_11_17.sp4_h_r_6 <X> T_11_17.lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.sp4_h_r_6 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.sp4_h_r_6 <X> T_11_17.lc_trk_g0_6
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 276)  (586 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (14 5)  (560 277)  (560 277)  routing T_11_17.sp4_r_v_b_24 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (579 277)  (579 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_2
 (34 5)  (580 277)  (580 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_2
 (35 5)  (581 277)  (581 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_2
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (39 6)  (585 278)  (585 278)  LC_3 Logic Functioning bit
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (47 6)  (593 278)  (593 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (596 278)  (596 278)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (15 8)  (561 280)  (561 280)  routing T_11_17.sp4_h_r_25 <X> T_11_17.lc_trk_g2_1
 (16 8)  (562 280)  (562 280)  routing T_11_17.sp4_h_r_25 <X> T_11_17.lc_trk_g2_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (564 281)  (564 281)  routing T_11_17.sp4_h_r_25 <X> T_11_17.lc_trk_g2_1
 (21 10)  (567 282)  (567 282)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 282)  (571 282)  routing T_11_17.rgt_op_6 <X> T_11_17.lc_trk_g2_6
 (14 11)  (560 283)  (560 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (15 11)  (561 283)  (561 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 283)  (570 283)  routing T_11_17.rgt_op_6 <X> T_11_17.lc_trk_g2_6
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g3_3
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (40 12)  (586 284)  (586 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (21 13)  (567 285)  (567 285)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g3_3
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (579 285)  (579 285)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_6
 (34 13)  (580 285)  (580 285)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_6
 (35 13)  (581 285)  (581 285)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_6
 (40 13)  (586 285)  (586 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (50 14)  (596 286)  (596 286)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (569 287)  (569 287)  routing T_11_17.sp4_h_r_30 <X> T_11_17.lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.sp4_h_r_30 <X> T_11_17.lc_trk_g3_6
 (25 15)  (571 287)  (571 287)  routing T_11_17.sp4_h_r_30 <X> T_11_17.lc_trk_g3_6
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 287)  (574 287)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit
 (40 15)  (586 287)  (586 287)  LC_7 Logic Functioning bit
 (42 15)  (588 287)  (588 287)  LC_7 Logic Functioning bit
 (47 15)  (593 287)  (593 287)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_17

 (12 0)  (612 272)  (612 272)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_h_r_2
 (21 0)  (621 272)  (621 272)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (11 1)  (611 273)  (611 273)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_h_r_2
 (13 1)  (613 273)  (613 273)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_h_r_2
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (612 274)  (612 274)  routing T_12_17.sp4_v_t_39 <X> T_12_17.sp4_h_l_39
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (40 2)  (640 274)  (640 274)  LC_1 Logic Functioning bit
 (42 2)  (642 274)  (642 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (6 3)  (606 275)  (606 275)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_h_l_37
 (11 3)  (611 275)  (611 275)  routing T_12_17.sp4_v_t_39 <X> T_12_17.sp4_h_l_39
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (633 275)  (633 275)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.input_2_1
 (35 3)  (635 275)  (635 275)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.input_2_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (21 4)  (621 276)  (621 276)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 276)  (624 276)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g1_3
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (40 4)  (640 276)  (640 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (21 5)  (621 277)  (621 277)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g1_3
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 277)  (633 277)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.input_2_2
 (34 5)  (634 277)  (634 277)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.input_2_2
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (652 278)  (652 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (15 8)  (615 280)  (615 280)  routing T_12_17.tnr_op_1 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (621 280)  (621 280)  routing T_12_17.sp4_h_r_43 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (623 280)  (623 280)  routing T_12_17.sp4_h_r_43 <X> T_12_17.lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.sp4_h_r_43 <X> T_12_17.lc_trk_g2_3
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (45 8)  (645 280)  (645 280)  LC_4 Logic Functioning bit
 (51 8)  (651 280)  (651 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (621 281)  (621 281)  routing T_12_17.sp4_h_r_43 <X> T_12_17.lc_trk_g2_3
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (634 281)  (634 281)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.input_2_4
 (35 9)  (635 281)  (635 281)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.input_2_4
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (14 10)  (614 282)  (614 282)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (21 10)  (621 282)  (621 282)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 282)  (625 282)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g2_6
 (26 10)  (626 282)  (626 282)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 282)  (628 282)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (15 11)  (615 283)  (615 283)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (16 11)  (616 283)  (616 283)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 283)  (626 283)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (39 11)  (639 283)  (639 283)  LC_5 Logic Functioning bit
 (40 11)  (640 283)  (640 283)  LC_5 Logic Functioning bit
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (42 11)  (642 283)  (642 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (15 12)  (615 284)  (615 284)  routing T_12_17.sp4_h_r_41 <X> T_12_17.lc_trk_g3_1
 (16 12)  (616 284)  (616 284)  routing T_12_17.sp4_h_r_41 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.sp4_h_r_41 <X> T_12_17.lc_trk_g3_1
 (21 12)  (621 284)  (621 284)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g3_3
 (25 12)  (625 284)  (625 284)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g3_2
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (51 12)  (651 284)  (651 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (618 285)  (618 285)  routing T_12_17.sp4_h_r_41 <X> T_12_17.lc_trk_g3_1
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g3_2
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (3 14)  (603 286)  (603 286)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_t_22
 (8 14)  (608 286)  (608 286)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_h_l_47
 (9 14)  (609 286)  (609 286)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_h_l_47
 (10 14)  (610 286)  (610 286)  routing T_12_17.sp4_v_t_41 <X> T_12_17.sp4_h_l_47
 (14 14)  (614 286)  (614 286)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g3_4
 (25 14)  (625 286)  (625 286)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g3_6
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (638 286)  (638 286)  LC_7 Logic Functioning bit
 (39 14)  (639 286)  (639 286)  LC_7 Logic Functioning bit
 (40 14)  (640 286)  (640 286)  LC_7 Logic Functioning bit
 (3 15)  (603 287)  (603 287)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_t_22
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 287)  (623 287)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g3_6
 (24 15)  (624 287)  (624 287)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g3_6
 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 287)  (627 287)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 287)  (628 287)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 287)  (633 287)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.input_2_7
 (35 15)  (635 287)  (635 287)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.input_2_7
 (39 15)  (639 287)  (639 287)  LC_7 Logic Functioning bit
 (40 15)  (640 287)  (640 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (8 0)  (662 272)  (662 272)  routing T_13_17.sp4_v_b_7 <X> T_13_17.sp4_h_r_1
 (9 0)  (663 272)  (663 272)  routing T_13_17.sp4_v_b_7 <X> T_13_17.sp4_h_r_1
 (10 0)  (664 272)  (664 272)  routing T_13_17.sp4_v_b_7 <X> T_13_17.sp4_h_r_1
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g0_3
 (21 1)  (675 273)  (675 273)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g0_3
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (657 274)  (657 274)  routing T_13_17.sp12_v_t_23 <X> T_13_17.sp12_h_l_23
 (12 2)  (666 274)  (666 274)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_l_39
 (14 2)  (668 274)  (668 274)  routing T_13_17.sp12_h_l_3 <X> T_13_17.lc_trk_g0_4
 (15 2)  (669 274)  (669 274)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 274)  (672 274)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g0_5
 (21 2)  (675 274)  (675 274)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (679 274)  (679 274)  routing T_13_17.lft_op_6 <X> T_13_17.lc_trk_g0_6
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (6 3)  (660 275)  (660 275)  routing T_13_17.sp4_h_r_0 <X> T_13_17.sp4_h_l_37
 (11 3)  (665 275)  (665 275)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_l_39
 (14 3)  (668 275)  (668 275)  routing T_13_17.sp12_h_l_3 <X> T_13_17.lc_trk_g0_4
 (15 3)  (669 275)  (669 275)  routing T_13_17.sp12_h_l_3 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.lft_op_6 <X> T_13_17.lc_trk_g0_6
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (12 4)  (666 276)  (666 276)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_5
 (15 4)  (669 276)  (669 276)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (665 277)  (665 277)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_5
 (18 5)  (672 277)  (672 277)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g1_1
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (50 6)  (704 278)  (704 278)  Cascade bit: LH_LC03_inmux02_5

 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (14 8)  (668 280)  (668 280)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g2_0
 (16 8)  (670 280)  (670 280)  routing T_13_17.sp12_v_t_6 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 280)  (677 280)  routing T_13_17.sp12_v_b_11 <X> T_13_17.lc_trk_g2_3
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 280)  (694 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (15 9)  (669 281)  (669 281)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (8 10)  (662 282)  (662 282)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_h_l_42
 (10 10)  (664 282)  (664 282)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_h_l_42
 (12 10)  (666 282)  (666 282)  routing T_13_17.sp4_v_t_45 <X> T_13_17.sp4_h_l_45
 (21 10)  (675 282)  (675 282)  routing T_13_17.sp12_v_b_7 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.sp12_v_b_7 <X> T_13_17.lc_trk_g2_7
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 282)  (694 282)  LC_5 Logic Functioning bit
 (42 10)  (696 282)  (696 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (46 10)  (700 282)  (700 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (704 282)  (704 282)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (665 283)  (665 283)  routing T_13_17.sp4_v_t_45 <X> T_13_17.sp4_h_l_45
 (21 11)  (675 283)  (675 283)  routing T_13_17.sp12_v_b_7 <X> T_13_17.lc_trk_g2_7
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (15 12)  (669 284)  (669 284)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (672 285)  (672 285)  routing T_13_17.tnl_op_1 <X> T_13_17.lc_trk_g3_1
 (3 14)  (657 286)  (657 286)  routing T_13_17.sp12_v_b_1 <X> T_13_17.sp12_v_t_22
 (9 14)  (663 286)  (663 286)  routing T_13_17.sp4_v_b_10 <X> T_13_17.sp4_h_l_47
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp12_v_t_10 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (675 286)  (675 286)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 286)  (689 286)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_7
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (46 14)  (700 286)  (700 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (669 287)  (669 287)  routing T_13_17.tnr_op_4 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_7
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (3 0)  (711 272)  (711 272)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_b_0
 (21 0)  (729 272)  (729 272)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 272)  (733 272)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g0_2
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 272)  (748 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (42 0)  (750 272)  (750 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (3 1)  (711 273)  (711 273)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_v_b_0
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g0_2
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (711 274)  (711 274)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_h_l_23
 (15 2)  (723 274)  (723 274)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 274)  (726 274)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g0_5
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 274)  (731 274)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (25 2)  (733 274)  (733 274)  routing T_14_17.sp4_h_r_14 <X> T_14_17.lc_trk_g0_6
 (3 3)  (711 275)  (711 275)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_h_l_23
 (8 3)  (716 275)  (716 275)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_36
 (9 3)  (717 275)  (717 275)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_36
 (14 3)  (722 275)  (722 275)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (729 275)  (729 275)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 275)  (731 275)  routing T_14_17.sp4_h_r_14 <X> T_14_17.lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.sp4_h_r_14 <X> T_14_17.lc_trk_g0_6
 (2 4)  (710 276)  (710 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 4)  (716 276)  (716 276)  routing T_14_17.sp4_h_l_45 <X> T_14_17.sp4_h_r_4
 (10 4)  (718 276)  (718 276)  routing T_14_17.sp4_h_l_45 <X> T_14_17.sp4_h_r_4
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (53 4)  (761 276)  (761 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (741 277)  (741 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_2
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (729 278)  (729 278)  routing T_14_17.sp12_h_l_4 <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.sp12_h_l_4 <X> T_14_17.lc_trk_g1_7
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (761 278)  (761 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (726 279)  (726 279)  routing T_14_17.sp4_r_v_b_29 <X> T_14_17.lc_trk_g1_5
 (21 7)  (729 279)  (729 279)  routing T_14_17.sp12_h_l_4 <X> T_14_17.lc_trk_g1_7
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (15 8)  (723 280)  (723 280)  routing T_14_17.tnl_op_1 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (729 280)  (729 280)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (51 8)  (759 280)  (759 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (726 281)  (726 281)  routing T_14_17.tnl_op_1 <X> T_14_17.lc_trk_g2_1
 (21 9)  (729 281)  (729 281)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g2_2
 (25 9)  (733 281)  (733 281)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g2_2
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g2_5
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 282)  (743 282)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.input_2_5
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (42 10)  (750 282)  (750 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (47 10)  (755 282)  (755 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (759 282)  (759 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 283)  (741 283)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.input_2_5
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (39 11)  (747 283)  (747 283)  LC_5 Logic Functioning bit
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (3 14)  (711 286)  (711 286)  routing T_14_17.sp12_h_r_1 <X> T_14_17.sp12_v_t_22
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (748 286)  (748 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (42 14)  (750 286)  (750 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (3 15)  (711 287)  (711 287)  routing T_14_17.sp12_h_r_1 <X> T_14_17.sp12_v_t_22
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (5 0)  (767 272)  (767 272)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_h_r_0
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (46 0)  (808 272)  (808 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (776 273)  (776 273)  routing T_15_17.sp4_h_r_0 <X> T_15_17.lc_trk_g0_0
 (15 1)  (777 273)  (777 273)  routing T_15_17.sp4_h_r_0 <X> T_15_17.lc_trk_g0_0
 (16 1)  (778 273)  (778 273)  routing T_15_17.sp4_h_r_0 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_h_r_2 <X> T_15_17.lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.sp4_h_r_2 <X> T_15_17.lc_trk_g0_2
 (25 1)  (787 273)  (787 273)  routing T_15_17.sp4_h_r_2 <X> T_15_17.lc_trk_g0_2
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (51 1)  (813 273)  (813 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 274)  (765 274)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_h_l_23
 (21 2)  (783 274)  (783 274)  routing T_15_17.bnr_op_7 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (3 3)  (765 275)  (765 275)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_h_l_23
 (21 3)  (783 275)  (783 275)  routing T_15_17.bnr_op_7 <X> T_15_17.lc_trk_g0_7
 (4 4)  (766 276)  (766 276)  routing T_15_17.sp4_v_t_38 <X> T_15_17.sp4_v_b_3
 (12 4)  (774 276)  (774 276)  routing T_15_17.sp4_v_t_40 <X> T_15_17.sp4_h_r_5
 (3 6)  (765 278)  (765 278)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_t_23
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 278)  (802 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (48 6)  (810 278)  (810 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (3 7)  (765 279)  (765 279)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_t_23
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (40 7)  (802 279)  (802 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (15 8)  (777 280)  (777 280)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g2_1
 (16 8)  (778 280)  (778 280)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (780 281)  (780 281)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g2_1
 (21 10)  (783 282)  (783 282)  routing T_15_17.rgt_op_7 <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 282)  (786 282)  routing T_15_17.rgt_op_7 <X> T_15_17.lc_trk_g2_7
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_l_39 <X> T_15_17.sp4_v_t_42
 (4 12)  (766 284)  (766 284)  routing T_15_17.sp4_v_t_36 <X> T_15_17.sp4_v_b_9
 (6 12)  (768 284)  (768 284)  routing T_15_17.sp4_v_t_36 <X> T_15_17.sp4_v_b_9
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 285)  (790 285)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 286)  (777 286)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g3_5
 (16 14)  (778 286)  (778 286)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (787 286)  (787 286)  routing T_15_17.bnl_op_6 <X> T_15_17.lc_trk_g3_6
 (0 15)  (762 287)  (762 287)  routing T_15_17.glb_netwk_2 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 287)  (780 287)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g3_5
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.bnl_op_6 <X> T_15_17.lc_trk_g3_6


LogicTile_16_17

 (15 0)  (831 272)  (831 272)  routing T_16_17.bot_op_1 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (839 272)  (839 272)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g0_3
 (24 0)  (840 272)  (840 272)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g0_3
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (860 272)  (860 272)  LC_0 Logic Functioning bit
 (21 1)  (837 273)  (837 273)  routing T_16_17.sp4_h_r_3 <X> T_16_17.lc_trk_g0_3
 (50 1)  (866 273)  (866 273)  Carry_In_Mux bit 

 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 274)  (840 274)  routing T_16_17.top_op_7 <X> T_16_17.lc_trk_g0_7
 (28 2)  (844 274)  (844 274)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 274)  (846 274)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (851 274)  (851 274)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.input_2_1
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (37 2)  (853 274)  (853 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (39 2)  (855 274)  (855 274)  LC_1 Logic Functioning bit
 (44 2)  (860 274)  (860 274)  LC_1 Logic Functioning bit
 (6 3)  (822 275)  (822 275)  routing T_16_17.sp4_h_r_0 <X> T_16_17.sp4_h_l_37
 (21 3)  (837 275)  (837 275)  routing T_16_17.top_op_7 <X> T_16_17.lc_trk_g0_7
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 275)  (851 275)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.input_2_1
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (851 276)  (851 276)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_2
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (44 4)  (860 276)  (860 276)  LC_2 Logic Functioning bit
 (14 5)  (830 277)  (830 277)  routing T_16_17.top_op_0 <X> T_16_17.lc_trk_g1_0
 (15 5)  (831 277)  (831 277)  routing T_16_17.top_op_0 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (849 277)  (849 277)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_2
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 278)  (840 278)  routing T_16_17.bot_op_7 <X> T_16_17.lc_trk_g1_7
 (28 6)  (844 278)  (844 278)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 278)  (846 278)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (44 6)  (860 278)  (860 278)  LC_3 Logic Functioning bit
 (14 7)  (830 279)  (830 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (15 7)  (831 279)  (831 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (32 7)  (848 279)  (848 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 279)  (851 279)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.input_2_3
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (15 8)  (831 280)  (831 280)  routing T_16_17.rgt_op_1 <X> T_16_17.lc_trk_g2_1
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.rgt_op_1 <X> T_16_17.lc_trk_g2_1
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 280)  (846 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 280)  (851 280)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_4
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (44 8)  (860 280)  (860 280)  LC_4 Logic Functioning bit
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 281)  (849 281)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_4
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (15 10)  (831 282)  (831 282)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g2_5
 (16 10)  (832 282)  (832 282)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g2_5
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (837 282)  (837 282)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 282)  (839 282)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g2_7
 (24 10)  (840 282)  (840 282)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g2_7
 (28 10)  (844 282)  (844 282)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 282)  (846 282)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (44 10)  (860 282)  (860 282)  LC_5 Logic Functioning bit
 (10 11)  (826 283)  (826 283)  routing T_16_17.sp4_h_l_39 <X> T_16_17.sp4_v_t_42
 (14 11)  (830 283)  (830 283)  routing T_16_17.sp4_h_l_17 <X> T_16_17.lc_trk_g2_4
 (15 11)  (831 283)  (831 283)  routing T_16_17.sp4_h_l_17 <X> T_16_17.lc_trk_g2_4
 (16 11)  (832 283)  (832 283)  routing T_16_17.sp4_h_l_17 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (834 283)  (834 283)  routing T_16_17.sp4_h_l_16 <X> T_16_17.lc_trk_g2_5
 (21 11)  (837 283)  (837 283)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g2_7
 (32 11)  (848 283)  (848 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 283)  (849 283)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.input_2_5
 (34 11)  (850 283)  (850 283)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.input_2_5
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (14 12)  (830 284)  (830 284)  routing T_16_17.rgt_op_0 <X> T_16_17.lc_trk_g3_0
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (851 284)  (851 284)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_6
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (44 12)  (860 284)  (860 284)  LC_6 Logic Functioning bit
 (52 12)  (868 284)  (868 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (831 285)  (831 285)  routing T_16_17.rgt_op_0 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 285)  (849 285)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_6
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 286)  (843 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (851 286)  (851 286)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.input_2_7
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (41 14)  (857 286)  (857 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (8 15)  (824 287)  (824 287)  routing T_16_17.sp4_v_b_7 <X> T_16_17.sp4_v_t_47
 (10 15)  (826 287)  (826 287)  routing T_16_17.sp4_v_b_7 <X> T_16_17.sp4_v_t_47
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 287)  (844 287)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 287)  (848 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 287)  (849 287)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.input_2_7
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (40 15)  (856 287)  (856 287)  LC_7 Logic Functioning bit
 (41 15)  (857 287)  (857 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (14 0)  (888 272)  (888 272)  routing T_17_17.sp4_v_b_0 <X> T_17_17.lc_trk_g0_0
 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 272)  (892 272)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g0_1
 (21 0)  (895 272)  (895 272)  routing T_17_17.lft_op_3 <X> T_17_17.lc_trk_g0_3
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 272)  (898 272)  routing T_17_17.lft_op_3 <X> T_17_17.lc_trk_g0_3
 (26 0)  (900 272)  (900 272)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 272)  (901 272)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.input_2_0
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (43 0)  (917 272)  (917 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (16 1)  (890 273)  (890 273)  routing T_17_17.sp4_v_b_0 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 273)  (902 273)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.input_2_0
 (40 1)  (914 273)  (914 273)  LC_0 Logic Functioning bit
 (48 1)  (922 273)  (922 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (880 274)  (880 274)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_t_37
 (16 2)  (890 274)  (890 274)  routing T_17_17.sp4_v_b_5 <X> T_17_17.lc_trk_g0_5
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (892 274)  (892 274)  routing T_17_17.sp4_v_b_5 <X> T_17_17.lc_trk_g0_5
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 274)  (905 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 274)  (907 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (37 2)  (911 274)  (911 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (39 2)  (913 274)  (913 274)  LC_1 Logic Functioning bit
 (45 2)  (919 274)  (919 274)  LC_1 Logic Functioning bit
 (6 3)  (880 275)  (880 275)  routing T_17_17.sp4_h_r_0 <X> T_17_17.sp4_h_l_37
 (15 3)  (889 275)  (889 275)  routing T_17_17.sp4_v_t_9 <X> T_17_17.lc_trk_g0_4
 (16 3)  (890 275)  (890 275)  routing T_17_17.sp4_v_t_9 <X> T_17_17.lc_trk_g0_4
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (48 3)  (922 275)  (922 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (888 276)  (888 276)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g1_0
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp12_h_r_9 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (895 276)  (895 276)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (40 4)  (914 276)  (914 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (47 4)  (921 276)  (921 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (51 5)  (925 277)  (925 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (926 277)  (926 277)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (3 6)  (877 278)  (877 278)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_v_t_23
 (4 6)  (878 278)  (878 278)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_38
 (6 6)  (880 278)  (880 278)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_38
 (15 6)  (889 278)  (889 278)  routing T_17_17.lft_op_5 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.lft_op_5 <X> T_17_17.lc_trk_g1_5
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (40 6)  (914 278)  (914 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (4 7)  (878 279)  (878 279)  routing T_17_17.sp4_v_b_10 <X> T_17_17.sp4_h_l_38
 (5 7)  (879 279)  (879 279)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_38
 (14 7)  (888 279)  (888 279)  routing T_17_17.top_op_4 <X> T_17_17.lc_trk_g1_4
 (15 7)  (889 279)  (889 279)  routing T_17_17.top_op_4 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (14 8)  (888 280)  (888 280)  routing T_17_17.bnl_op_0 <X> T_17_17.lc_trk_g2_0
 (21 8)  (895 280)  (895 280)  routing T_17_17.bnl_op_3 <X> T_17_17.lc_trk_g2_3
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (14 9)  (888 281)  (888 281)  routing T_17_17.bnl_op_0 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (895 281)  (895 281)  routing T_17_17.bnl_op_3 <X> T_17_17.lc_trk_g2_3
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (26 10)  (900 282)  (900 282)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 282)  (904 282)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 282)  (905 282)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 282)  (907 282)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 282)  (908 282)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (46 10)  (920 282)  (920 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (47 11)  (921 283)  (921 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (888 284)  (888 284)  routing T_17_17.bnl_op_0 <X> T_17_17.lc_trk_g3_0
 (25 12)  (899 284)  (899 284)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g3_2
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 284)  (902 284)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (40 12)  (914 284)  (914 284)  LC_6 Logic Functioning bit
 (50 12)  (924 284)  (924 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (888 285)  (888 285)  routing T_17_17.bnl_op_0 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (10 14)  (884 286)  (884 286)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_h_l_47
 (15 14)  (889 286)  (889 286)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g3_5
 (16 14)  (890 286)  (890 286)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (895 286)  (895 286)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g3_7
 (22 14)  (896 286)  (896 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 286)  (901 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (42 14)  (916 286)  (916 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (50 14)  (924 286)  (924 286)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (885 287)  (885 287)  routing T_17_17.sp4_h_r_11 <X> T_17_17.sp4_h_l_46
 (18 15)  (892 287)  (892 287)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g3_5
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 287)  (904 287)  routing T_17_17.lc_trk_g3_7 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 287)  (910 287)  LC_7 Logic Functioning bit
 (46 15)  (920 287)  (920 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (922 287)  (922 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_17

 (16 0)  (944 272)  (944 272)  routing T_18_17.sp4_v_b_1 <X> T_18_17.lc_trk_g0_1
 (17 0)  (945 272)  (945 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (946 272)  (946 272)  routing T_18_17.sp4_v_b_1 <X> T_18_17.lc_trk_g0_1
 (22 1)  (950 273)  (950 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 273)  (951 273)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g0_2
 (24 1)  (952 273)  (952 273)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g0_2
 (9 2)  (937 274)  (937 274)  routing T_18_17.sp4_v_b_1 <X> T_18_17.sp4_h_l_36
 (14 2)  (942 274)  (942 274)  routing T_18_17.sp4_h_l_1 <X> T_18_17.lc_trk_g0_4
 (22 2)  (950 274)  (950 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (954 274)  (954 274)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (41 2)  (969 274)  (969 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (15 3)  (943 275)  (943 275)  routing T_18_17.sp4_h_l_1 <X> T_18_17.lc_trk_g0_4
 (16 3)  (944 275)  (944 275)  routing T_18_17.sp4_h_l_1 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (949 275)  (949 275)  routing T_18_17.sp4_r_v_b_31 <X> T_18_17.lc_trk_g0_7
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.sp4_r_v_b_30 <X> T_18_17.lc_trk_g0_6
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 275)  (956 275)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (8 5)  (936 277)  (936 277)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_v_b_4
 (9 5)  (937 277)  (937 277)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_v_b_4
 (14 5)  (942 277)  (942 277)  routing T_18_17.top_op_0 <X> T_18_17.lc_trk_g1_0
 (15 5)  (943 277)  (943 277)  routing T_18_17.top_op_0 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (943 278)  (943 278)  routing T_18_17.top_op_5 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (968 278)  (968 278)  LC_3 Logic Functioning bit
 (48 6)  (976 278)  (976 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (979 278)  (979 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (946 279)  (946 279)  routing T_18_17.top_op_5 <X> T_18_17.lc_trk_g1_5
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 279)  (958 279)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 279)  (960 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (961 279)  (961 279)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.input_2_3
 (34 7)  (962 279)  (962 279)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.input_2_3
 (5 8)  (933 280)  (933 280)  routing T_18_17.sp4_v_t_43 <X> T_18_17.sp4_h_r_6
 (9 8)  (937 280)  (937 280)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_h_r_7
 (10 8)  (938 280)  (938 280)  routing T_18_17.sp4_h_l_41 <X> T_18_17.sp4_h_r_7
 (14 8)  (942 280)  (942 280)  routing T_18_17.rgt_op_0 <X> T_18_17.lc_trk_g2_0
 (15 8)  (943 280)  (943 280)  routing T_18_17.rgt_op_1 <X> T_18_17.lc_trk_g2_1
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 280)  (946 280)  routing T_18_17.rgt_op_1 <X> T_18_17.lc_trk_g2_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 280)  (959 280)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (39 8)  (967 280)  (967 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (46 8)  (974 280)  (974 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (978 280)  (978 280)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (943 281)  (943 281)  routing T_18_17.rgt_op_0 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g0_7 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (41 9)  (969 281)  (969 281)  LC_4 Logic Functioning bit
 (43 9)  (971 281)  (971 281)  LC_4 Logic Functioning bit
 (52 9)  (980 281)  (980 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (16 10)  (944 282)  (944 282)  routing T_18_17.sp4_v_t_16 <X> T_18_17.lc_trk_g2_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (946 282)  (946 282)  routing T_18_17.sp4_v_t_16 <X> T_18_17.lc_trk_g2_5
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (951 282)  (951 282)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g2_7
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 282)  (958 282)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 282)  (961 282)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (50 10)  (978 282)  (978 282)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (944 283)  (944 283)  routing T_18_17.sp12_v_b_12 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (30 11)  (958 283)  (958 283)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (10 12)  (938 284)  (938 284)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_h_r_10
 (14 12)  (942 284)  (942 284)  routing T_18_17.sp4_v_t_21 <X> T_18_17.lc_trk_g3_0
 (28 12)  (956 284)  (956 284)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 284)  (959 284)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (50 12)  (978 284)  (978 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (942 285)  (942 285)  routing T_18_17.sp4_v_t_21 <X> T_18_17.lc_trk_g3_0
 (16 13)  (944 285)  (944 285)  routing T_18_17.sp4_v_t_21 <X> T_18_17.lc_trk_g3_0
 (17 13)  (945 285)  (945 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (28 13)  (956 285)  (956 285)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (3 14)  (931 286)  (931 286)  routing T_18_17.sp12_v_b_1 <X> T_18_17.sp12_v_t_22
 (4 14)  (932 286)  (932 286)  routing T_18_17.sp4_v_b_1 <X> T_18_17.sp4_v_t_44
 (6 14)  (934 286)  (934 286)  routing T_18_17.sp4_v_b_1 <X> T_18_17.sp4_v_t_44
 (21 14)  (949 286)  (949 286)  routing T_18_17.rgt_op_7 <X> T_18_17.lc_trk_g3_7
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 286)  (952 286)  routing T_18_17.rgt_op_7 <X> T_18_17.lc_trk_g3_7


LogicTile_19_17

 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 272)  (1000 272)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g0_1
 (26 0)  (1008 272)  (1008 272)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 272)  (1016 272)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 272)  (1019 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (39 0)  (1021 272)  (1021 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (45 0)  (1027 272)  (1027 272)  LC_0 Logic Functioning bit
 (47 0)  (1029 272)  (1029 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (1033 272)  (1033 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (27 1)  (1009 273)  (1009 273)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 273)  (1015 273)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.input_2_0
 (35 1)  (1017 273)  (1017 273)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.input_2_0
 (36 1)  (1018 273)  (1018 273)  LC_0 Logic Functioning bit
 (37 1)  (1019 273)  (1019 273)  LC_0 Logic Functioning bit
 (38 1)  (1020 273)  (1020 273)  LC_0 Logic Functioning bit
 (39 1)  (1021 273)  (1021 273)  LC_0 Logic Functioning bit
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 274)  (996 274)  routing T_19_17.lft_op_4 <X> T_19_17.lc_trk_g0_4
 (25 2)  (1007 274)  (1007 274)  routing T_19_17.lft_op_6 <X> T_19_17.lc_trk_g0_6
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 274)  (1016 274)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (41 2)  (1023 274)  (1023 274)  LC_1 Logic Functioning bit
 (43 2)  (1025 274)  (1025 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (47 2)  (1029 274)  (1029 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (1030 274)  (1030 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (997 275)  (997 275)  routing T_19_17.lft_op_4 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 275)  (1006 275)  routing T_19_17.lft_op_6 <X> T_19_17.lc_trk_g0_6
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 275)  (1012 275)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (38 3)  (1020 275)  (1020 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (40 3)  (1022 275)  (1022 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (8 4)  (990 276)  (990 276)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_h_r_4
 (9 4)  (991 276)  (991 276)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_h_r_4
 (10 4)  (992 276)  (992 276)  routing T_19_17.sp4_v_b_10 <X> T_19_17.sp4_h_r_4
 (14 4)  (996 276)  (996 276)  routing T_19_17.wire_logic_cluster/lc_0/out <X> T_19_17.lc_trk_g1_0
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.wire_logic_cluster/lc_3/out <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 276)  (1010 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 276)  (1013 276)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 276)  (1016 276)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (45 4)  (1027 276)  (1027 276)  LC_2 Logic Functioning bit
 (47 4)  (1029 276)  (1029 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (1033 276)  (1033 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1008 277)  (1008 277)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 277)  (1012 277)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 277)  (1014 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1016 277)  (1016 277)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.input_2_2
 (35 5)  (1017 277)  (1017 277)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.input_2_2
 (36 5)  (1018 277)  (1018 277)  LC_2 Logic Functioning bit
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (38 5)  (1020 277)  (1020 277)  LC_2 Logic Functioning bit
 (41 5)  (1023 277)  (1023 277)  LC_2 Logic Functioning bit
 (43 5)  (1025 277)  (1025 277)  LC_2 Logic Functioning bit
 (3 6)  (985 278)  (985 278)  routing T_19_17.sp12_h_r_0 <X> T_19_17.sp12_v_t_23
 (14 6)  (996 278)  (996 278)  routing T_19_17.wire_logic_cluster/lc_4/out <X> T_19_17.lc_trk_g1_4
 (15 6)  (997 278)  (997 278)  routing T_19_17.lft_op_5 <X> T_19_17.lc_trk_g1_5
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 278)  (1000 278)  routing T_19_17.lft_op_5 <X> T_19_17.lc_trk_g1_5
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (39 6)  (1021 278)  (1021 278)  LC_3 Logic Functioning bit
 (41 6)  (1023 278)  (1023 278)  LC_3 Logic Functioning bit
 (43 6)  (1025 278)  (1025 278)  LC_3 Logic Functioning bit
 (45 6)  (1027 278)  (1027 278)  LC_3 Logic Functioning bit
 (47 6)  (1029 278)  (1029 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (1035 278)  (1035 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (985 279)  (985 279)  routing T_19_17.sp12_h_r_0 <X> T_19_17.sp12_v_t_23
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (1012 279)  (1012 279)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (41 7)  (1023 279)  (1023 279)  LC_3 Logic Functioning bit
 (43 7)  (1025 279)  (1025 279)  LC_3 Logic Functioning bit
 (25 8)  (1007 280)  (1007 280)  routing T_19_17.sp12_v_t_1 <X> T_19_17.lc_trk_g2_2
 (26 8)  (1008 280)  (1008 280)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 280)  (1016 280)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 280)  (1019 280)  LC_4 Logic Functioning bit
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (39 8)  (1021 280)  (1021 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (45 8)  (1027 280)  (1027 280)  LC_4 Logic Functioning bit
 (46 8)  (1028 280)  (1028 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (1029 280)  (1029 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1006 281)  (1006 281)  routing T_19_17.sp12_v_t_1 <X> T_19_17.lc_trk_g2_2
 (25 9)  (1007 281)  (1007 281)  routing T_19_17.sp12_v_t_1 <X> T_19_17.lc_trk_g2_2
 (26 9)  (1008 281)  (1008 281)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 281)  (1014 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1016 281)  (1016 281)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.input_2_4
 (35 9)  (1017 281)  (1017 281)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.input_2_4
 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (38 9)  (1020 281)  (1020 281)  LC_4 Logic Functioning bit
 (39 9)  (1021 281)  (1021 281)  LC_4 Logic Functioning bit
 (42 9)  (1024 281)  (1024 281)  LC_4 Logic Functioning bit
 (48 9)  (1030 281)  (1030 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (1003 282)  (1003 282)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g2_7
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 11)  (997 283)  (997 283)  routing T_19_17.sp4_v_t_33 <X> T_19_17.lc_trk_g2_4
 (16 11)  (998 283)  (998 283)  routing T_19_17.sp4_v_t_33 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (25 12)  (1007 284)  (1007 284)  routing T_19_17.wire_logic_cluster/lc_2/out <X> T_19_17.lc_trk_g3_2
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (982 286)  (982 286)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 286)  (986 286)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_v_t_44
 (15 14)  (997 286)  (997 286)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g3_5
 (16 14)  (998 286)  (998 286)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 286)  (1009 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 286)  (1010 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (1023 286)  (1023 286)  LC_7 Logic Functioning bit
 (43 14)  (1025 286)  (1025 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (48 14)  (1030 286)  (1030 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (1 15)  (983 287)  (983 287)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (987 287)  (987 287)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_v_t_44
 (26 15)  (1008 287)  (1008 287)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 287)  (1010 287)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (1018 287)  (1018 287)  LC_7 Logic Functioning bit
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (38 15)  (1020 287)  (1020 287)  LC_7 Logic Functioning bit
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit
 (40 15)  (1022 287)  (1022 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit
 (48 15)  (1030 287)  (1030 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (1034 287)  (1034 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_17

 (15 1)  (1051 273)  (1051 273)  routing T_20_17.sp4_v_t_5 <X> T_20_17.lc_trk_g0_0
 (16 1)  (1052 273)  (1052 273)  routing T_20_17.sp4_v_t_5 <X> T_20_17.lc_trk_g0_0
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 2)  (1058 274)  (1058 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1060 274)  (1060 274)  routing T_20_17.top_op_7 <X> T_20_17.lc_trk_g0_7
 (26 2)  (1062 274)  (1062 274)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 274)  (1069 274)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 274)  (1071 274)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.input_2_1
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (39 2)  (1075 274)  (1075 274)  LC_1 Logic Functioning bit
 (40 2)  (1076 274)  (1076 274)  LC_1 Logic Functioning bit
 (41 2)  (1077 274)  (1077 274)  LC_1 Logic Functioning bit
 (42 2)  (1078 274)  (1078 274)  LC_1 Logic Functioning bit
 (21 3)  (1057 275)  (1057 275)  routing T_20_17.top_op_7 <X> T_20_17.lc_trk_g0_7
 (26 3)  (1062 275)  (1062 275)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 275)  (1064 275)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 275)  (1067 275)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 275)  (1068 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1071 275)  (1071 275)  routing T_20_17.lc_trk_g0_7 <X> T_20_17.input_2_1
 (38 3)  (1074 275)  (1074 275)  LC_1 Logic Functioning bit
 (40 3)  (1076 275)  (1076 275)  LC_1 Logic Functioning bit
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (42 3)  (1078 275)  (1078 275)  LC_1 Logic Functioning bit
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (1063 276)  (1063 276)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 276)  (1066 276)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 276)  (1069 276)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (41 4)  (1077 276)  (1077 276)  LC_2 Logic Functioning bit
 (43 4)  (1079 276)  (1079 276)  LC_2 Logic Functioning bit
 (46 4)  (1082 276)  (1082 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (1083 276)  (1083 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1086 276)  (1086 276)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (1064 277)  (1064 277)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 277)  (1066 277)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (38 5)  (1074 277)  (1074 277)  LC_2 Logic Functioning bit
 (41 5)  (1077 277)  (1077 277)  LC_2 Logic Functioning bit
 (14 7)  (1050 279)  (1050 279)  routing T_20_17.sp4_r_v_b_28 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (1058 279)  (1058 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1060 279)  (1060 279)  routing T_20_17.top_op_6 <X> T_20_17.lc_trk_g1_6
 (25 7)  (1061 279)  (1061 279)  routing T_20_17.top_op_6 <X> T_20_17.lc_trk_g1_6
 (16 8)  (1052 280)  (1052 280)  routing T_20_17.sp4_v_t_12 <X> T_20_17.lc_trk_g2_1
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1054 280)  (1054 280)  routing T_20_17.sp4_v_t_12 <X> T_20_17.lc_trk_g2_1
 (27 8)  (1063 280)  (1063 280)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 280)  (1066 280)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 280)  (1067 280)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (46 8)  (1082 280)  (1082 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1084 280)  (1084 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (1088 280)  (1088 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (1051 281)  (1051 281)  routing T_20_17.sp4_v_t_29 <X> T_20_17.lc_trk_g2_0
 (16 9)  (1052 281)  (1052 281)  routing T_20_17.sp4_v_t_29 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (1062 281)  (1062 281)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 281)  (1063 281)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (46 9)  (1082 281)  (1082 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (1052 282)  (1052 282)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g2_5
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1054 282)  (1054 282)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g2_5
 (21 10)  (1057 282)  (1057 282)  routing T_20_17.rgt_op_7 <X> T_20_17.lc_trk_g2_7
 (22 10)  (1058 282)  (1058 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 282)  (1060 282)  routing T_20_17.rgt_op_7 <X> T_20_17.lc_trk_g2_7
 (18 11)  (1054 283)  (1054 283)  routing T_20_17.sp4_v_b_37 <X> T_20_17.lc_trk_g2_5
 (22 12)  (1058 284)  (1058 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1059 284)  (1059 284)  routing T_20_17.sp12_v_b_19 <X> T_20_17.lc_trk_g3_3
 (21 13)  (1057 285)  (1057 285)  routing T_20_17.sp12_v_b_19 <X> T_20_17.lc_trk_g3_3


LogicTile_21_17

 (22 1)  (1112 273)  (1112 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1115 273)  (1115 273)  routing T_21_17.sp4_r_v_b_33 <X> T_21_17.lc_trk_g0_2
 (9 2)  (1099 274)  (1099 274)  routing T_21_17.sp4_h_r_10 <X> T_21_17.sp4_h_l_36
 (10 2)  (1100 274)  (1100 274)  routing T_21_17.sp4_h_r_10 <X> T_21_17.sp4_h_l_36
 (6 4)  (1096 276)  (1096 276)  routing T_21_17.sp4_v_t_37 <X> T_21_17.sp4_v_b_3
 (12 4)  (1102 276)  (1102 276)  routing T_21_17.sp4_v_t_40 <X> T_21_17.sp4_h_r_5
 (5 5)  (1095 277)  (1095 277)  routing T_21_17.sp4_v_t_37 <X> T_21_17.sp4_v_b_3
 (21 8)  (1111 280)  (1111 280)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (22 8)  (1112 280)  (1112 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1113 280)  (1113 280)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (24 8)  (1114 280)  (1114 280)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (21 9)  (1111 281)  (1111 281)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (15 10)  (1105 282)  (1105 282)  routing T_21_17.sp4_v_t_32 <X> T_21_17.lc_trk_g2_5
 (16 10)  (1106 282)  (1106 282)  routing T_21_17.sp4_v_t_32 <X> T_21_17.lc_trk_g2_5
 (17 10)  (1107 282)  (1107 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 14)  (1111 286)  (1111 286)  routing T_21_17.rgt_op_7 <X> T_21_17.lc_trk_g3_7
 (22 14)  (1112 286)  (1112 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1114 286)  (1114 286)  routing T_21_17.rgt_op_7 <X> T_21_17.lc_trk_g3_7
 (27 14)  (1117 286)  (1117 286)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 286)  (1118 286)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 286)  (1120 286)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 286)  (1122 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 286)  (1125 286)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.input_2_7
 (40 14)  (1130 286)  (1130 286)  LC_7 Logic Functioning bit
 (6 15)  (1096 287)  (1096 287)  routing T_21_17.sp4_h_r_9 <X> T_21_17.sp4_h_l_44
 (11 15)  (1101 287)  (1101 287)  routing T_21_17.sp4_h_r_11 <X> T_21_17.sp4_h_l_46
 (26 15)  (1116 287)  (1116 287)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 287)  (1118 287)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 287)  (1119 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 287)  (1120 287)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 287)  (1121 287)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 287)  (1122 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1123 287)  (1123 287)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.input_2_7


LogicTile_22_17

 (4 0)  (1148 272)  (1148 272)  routing T_22_17.sp4_h_l_37 <X> T_22_17.sp4_v_b_0
 (9 0)  (1153 272)  (1153 272)  routing T_22_17.sp4_h_l_47 <X> T_22_17.sp4_h_r_1
 (10 0)  (1154 272)  (1154 272)  routing T_22_17.sp4_h_l_47 <X> T_22_17.sp4_h_r_1
 (5 1)  (1149 273)  (1149 273)  routing T_22_17.sp4_h_l_37 <X> T_22_17.sp4_v_b_0
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1150 274)  (1150 274)  routing T_22_17.sp4_h_l_42 <X> T_22_17.sp4_v_t_37
 (3 6)  (1147 278)  (1147 278)  routing T_22_17.sp12_v_b_0 <X> T_22_17.sp12_v_t_23
 (21 6)  (1165 278)  (1165 278)  routing T_22_17.wire_logic_cluster/lc_7/out <X> T_22_17.lc_trk_g1_7
 (22 6)  (1166 278)  (1166 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (8 8)  (1152 280)  (1152 280)  routing T_22_17.sp4_h_l_42 <X> T_22_17.sp4_h_r_7
 (14 8)  (1158 280)  (1158 280)  routing T_22_17.sp4_v_t_21 <X> T_22_17.lc_trk_g2_0
 (17 8)  (1161 280)  (1161 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (14 9)  (1158 281)  (1158 281)  routing T_22_17.sp4_v_t_21 <X> T_22_17.lc_trk_g2_0
 (16 9)  (1160 281)  (1160 281)  routing T_22_17.sp4_v_t_21 <X> T_22_17.lc_trk_g2_0
 (17 9)  (1161 281)  (1161 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (5 11)  (1149 283)  (1149 283)  routing T_22_17.sp4_h_l_43 <X> T_22_17.sp4_v_t_43
 (9 12)  (1153 284)  (1153 284)  routing T_22_17.sp4_h_l_42 <X> T_22_17.sp4_h_r_10
 (10 12)  (1154 284)  (1154 284)  routing T_22_17.sp4_h_l_42 <X> T_22_17.sp4_h_r_10
 (14 12)  (1158 284)  (1158 284)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g3_0
 (8 13)  (1152 285)  (1152 285)  routing T_22_17.sp4_h_l_47 <X> T_22_17.sp4_v_b_10
 (9 13)  (1153 285)  (1153 285)  routing T_22_17.sp4_h_l_47 <X> T_22_17.sp4_v_b_10
 (15 13)  (1159 285)  (1159 285)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g3_0
 (16 13)  (1160 285)  (1160 285)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g3_0
 (17 13)  (1161 285)  (1161 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (1 14)  (1145 286)  (1145 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (27 14)  (1171 286)  (1171 286)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 286)  (1174 286)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 286)  (1177 286)  routing T_22_17.lc_trk_g2_0 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 286)  (1180 286)  LC_7 Logic Functioning bit
 (37 14)  (1181 286)  (1181 286)  LC_7 Logic Functioning bit
 (38 14)  (1182 286)  (1182 286)  LC_7 Logic Functioning bit
 (41 14)  (1185 286)  (1185 286)  LC_7 Logic Functioning bit
 (42 14)  (1186 286)  (1186 286)  LC_7 Logic Functioning bit
 (43 14)  (1187 286)  (1187 286)  LC_7 Logic Functioning bit
 (45 14)  (1189 286)  (1189 286)  LC_7 Logic Functioning bit
 (0 15)  (1144 287)  (1144 287)  routing T_22_17.glb_netwk_2 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (27 15)  (1171 287)  (1171 287)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 287)  (1172 287)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 287)  (1173 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 287)  (1174 287)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 287)  (1176 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1177 287)  (1177 287)  routing T_22_17.lc_trk_g2_1 <X> T_22_17.input_2_7
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (37 15)  (1181 287)  (1181 287)  LC_7 Logic Functioning bit
 (38 15)  (1182 287)  (1182 287)  LC_7 Logic Functioning bit
 (39 15)  (1183 287)  (1183 287)  LC_7 Logic Functioning bit
 (40 15)  (1184 287)  (1184 287)  LC_7 Logic Functioning bit
 (42 15)  (1186 287)  (1186 287)  LC_7 Logic Functioning bit
 (43 15)  (1187 287)  (1187 287)  LC_7 Logic Functioning bit
 (48 15)  (1192 287)  (1192 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1195 287)  (1195 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_23_17

 (19 0)  (1217 272)  (1217 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (4 1)  (1202 273)  (1202 273)  routing T_23_17.sp4_h_l_41 <X> T_23_17.sp4_h_r_0
 (6 1)  (1204 273)  (1204 273)  routing T_23_17.sp4_h_l_41 <X> T_23_17.sp4_h_r_0
 (3 5)  (1201 277)  (1201 277)  routing T_23_17.sp12_h_l_23 <X> T_23_17.sp12_h_r_0


LogicTile_24_17

 (3 1)  (1255 273)  (1255 273)  routing T_24_17.sp12_h_l_23 <X> T_24_17.sp12_v_b_0
 (15 2)  (1267 274)  (1267 274)  routing T_24_17.sp4_v_b_21 <X> T_24_17.lc_trk_g0_5
 (16 2)  (1268 274)  (1268 274)  routing T_24_17.sp4_v_b_21 <X> T_24_17.lc_trk_g0_5
 (17 2)  (1269 274)  (1269 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (10 3)  (1262 275)  (1262 275)  routing T_24_17.sp4_h_l_45 <X> T_24_17.sp4_v_t_36
 (3 6)  (1255 278)  (1255 278)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_v_t_23
 (26 6)  (1278 278)  (1278 278)  routing T_24_17.lc_trk_g0_5 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (1280 278)  (1280 278)  routing T_24_17.lc_trk_g2_0 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 278)  (1281 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 278)  (1283 278)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 278)  (1285 278)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 278)  (1286 278)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (1292 278)  (1292 278)  LC_3 Logic Functioning bit
 (53 6)  (1305 278)  (1305 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (1255 279)  (1255 279)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_v_t_23
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 279)  (1283 279)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 279)  (1284 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1285 279)  (1285 279)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.input_2_3
 (34 7)  (1286 279)  (1286 279)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.input_2_3
 (35 7)  (1287 279)  (1287 279)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.input_2_3
 (52 7)  (1304 279)  (1304 279)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (13 8)  (1265 280)  (1265 280)  routing T_24_17.sp4_h_l_45 <X> T_24_17.sp4_v_b_8
 (14 8)  (1266 280)  (1266 280)  routing T_24_17.sp4_h_r_40 <X> T_24_17.lc_trk_g2_0
 (26 8)  (1278 280)  (1278 280)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 280)  (1279 280)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 280)  (1280 280)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 280)  (1281 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 280)  (1283 280)  routing T_24_17.lc_trk_g0_5 <X> T_24_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 280)  (1284 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (46 8)  (1298 280)  (1298 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (1305 280)  (1305 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (1264 281)  (1264 281)  routing T_24_17.sp4_h_l_45 <X> T_24_17.sp4_v_b_8
 (14 9)  (1266 281)  (1266 281)  routing T_24_17.sp4_h_r_40 <X> T_24_17.lc_trk_g2_0
 (15 9)  (1267 281)  (1267 281)  routing T_24_17.sp4_h_r_40 <X> T_24_17.lc_trk_g2_0
 (16 9)  (1268 281)  (1268 281)  routing T_24_17.sp4_h_r_40 <X> T_24_17.lc_trk_g2_0
 (17 9)  (1269 281)  (1269 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (1278 281)  (1278 281)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 281)  (1279 281)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 281)  (1280 281)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 281)  (1281 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 281)  (1282 281)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (1284 281)  (1284 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1285 281)  (1285 281)  routing T_24_17.lc_trk_g2_0 <X> T_24_17.input_2_4
 (40 9)  (1292 281)  (1292 281)  LC_4 Logic Functioning bit
 (25 12)  (1277 284)  (1277 284)  routing T_24_17.sp4_v_b_26 <X> T_24_17.lc_trk_g3_2
 (22 13)  (1274 285)  (1274 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1275 285)  (1275 285)  routing T_24_17.sp4_v_b_26 <X> T_24_17.lc_trk_g3_2
 (21 14)  (1273 286)  (1273 286)  routing T_24_17.sp4_v_t_26 <X> T_24_17.lc_trk_g3_7
 (22 14)  (1274 286)  (1274 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1275 286)  (1275 286)  routing T_24_17.sp4_v_t_26 <X> T_24_17.lc_trk_g3_7
 (21 15)  (1273 287)  (1273 287)  routing T_24_17.sp4_v_t_26 <X> T_24_17.lc_trk_g3_7


RAM_Tile_25_17

 (4 0)  (1310 272)  (1310 272)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_v_b_0
 (21 0)  (1327 272)  (1327 272)  routing T_25_17.sp4_v_b_11 <X> T_25_17.lc_trk_g0_3
 (22 0)  (1328 272)  (1328 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1329 272)  (1329 272)  routing T_25_17.sp4_v_b_11 <X> T_25_17.lc_trk_g0_3
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 273)  (1314 273)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_v_b_1
 (10 1)  (1316 273)  (1316 273)  routing T_25_17.sp4_v_t_47 <X> T_25_17.sp4_v_b_1
 (21 1)  (1327 273)  (1327 273)  routing T_25_17.sp4_v_b_11 <X> T_25_17.lc_trk_g0_3
 (22 1)  (1328 273)  (1328 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1331 273)  (1331 273)  routing T_25_17.sp4_r_v_b_33 <X> T_25_17.lc_trk_g0_2
 (28 1)  (1334 273)  (1334 273)  routing T_25_17.lc_trk_g2_0 <X> T_25_17.input0_0
 (29 1)  (1335 273)  (1335 273)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (1321 274)  (1321 274)  routing T_25_17.sp4_h_r_5 <X> T_25_17.lc_trk_g0_5
 (16 2)  (1322 274)  (1322 274)  routing T_25_17.sp4_h_r_5 <X> T_25_17.lc_trk_g0_5
 (17 2)  (1323 274)  (1323 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (1332 274)  (1332 274)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.input0_1
 (18 3)  (1324 275)  (1324 275)  routing T_25_17.sp4_h_r_5 <X> T_25_17.lc_trk_g0_5
 (28 3)  (1334 275)  (1334 275)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.input0_1
 (29 3)  (1335 275)  (1335 275)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (8 5)  (1314 277)  (1314 277)  routing T_25_17.sp4_v_t_36 <X> T_25_17.sp4_v_b_4
 (10 5)  (1316 277)  (1316 277)  routing T_25_17.sp4_v_t_36 <X> T_25_17.sp4_v_b_4
 (13 5)  (1319 277)  (1319 277)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_r_5
 (26 5)  (1332 277)  (1332 277)  routing T_25_17.lc_trk_g0_2 <X> T_25_17.input0_2
 (29 5)  (1335 277)  (1335 277)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (1328 278)  (1328 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (1332 278)  (1332 278)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_3
 (3 7)  (1309 279)  (1309 279)  routing T_25_17.sp12_h_l_23 <X> T_25_17.sp12_v_t_23
 (26 7)  (1332 279)  (1332 279)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_3
 (27 7)  (1333 279)  (1333 279)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_3
 (28 7)  (1334 279)  (1334 279)  routing T_25_17.lc_trk_g3_6 <X> T_25_17.input0_3
 (29 7)  (1335 279)  (1335 279)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (16 8)  (1322 280)  (1322 280)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g2_1
 (17 8)  (1323 280)  (1323 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 280)  (1324 280)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g2_1
 (21 8)  (1327 280)  (1327 280)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (22 8)  (1328 280)  (1328 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 280)  (1329 280)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (24 8)  (1330 280)  (1330 280)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (26 8)  (1332 280)  (1332 280)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.input0_4
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g0_5 <X> T_25_17.wire_bram/ram/WDATA_11
 (40 8)  (1346 280)  (1346 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (14 9)  (1320 281)  (1320 281)  routing T_25_17.sp4_h_r_24 <X> T_25_17.lc_trk_g2_0
 (15 9)  (1321 281)  (1321 281)  routing T_25_17.sp4_h_r_24 <X> T_25_17.lc_trk_g2_0
 (16 9)  (1322 281)  (1322 281)  routing T_25_17.sp4_h_r_24 <X> T_25_17.lc_trk_g2_0
 (17 9)  (1323 281)  (1323 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1324 281)  (1324 281)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g2_1
 (21 9)  (1327 281)  (1327 281)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (27 9)  (1333 281)  (1333 281)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.input0_4
 (28 9)  (1334 281)  (1334 281)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.input0_4
 (29 9)  (1335 281)  (1335 281)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (15 10)  (1321 282)  (1321 282)  routing T_25_17.sp4_v_b_45 <X> T_25_17.lc_trk_g2_5
 (16 10)  (1322 282)  (1322 282)  routing T_25_17.sp4_v_b_45 <X> T_25_17.lc_trk_g2_5
 (17 10)  (1323 282)  (1323 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_45 lc_trk_g2_5
 (14 11)  (1320 283)  (1320 283)  routing T_25_17.sp4_r_v_b_36 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (1334 283)  (1334 283)  routing T_25_17.lc_trk_g2_1 <X> T_25_17.input0_5
 (29 11)  (1335 283)  (1335 283)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 283)  (1338 283)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (1339 283)  (1339 283)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.input2_5
 (35 11)  (1341 283)  (1341 283)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.input2_5
 (26 12)  (1332 284)  (1332 284)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.input0_6
 (35 12)  (1341 284)  (1341 284)  routing T_25_17.lc_trk_g1_7 <X> T_25_17.input2_6
 (28 13)  (1334 285)  (1334 285)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.input0_6
 (29 13)  (1335 285)  (1335 285)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 285)  (1338 285)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 285)  (1340 285)  routing T_25_17.lc_trk_g1_7 <X> T_25_17.input2_6
 (35 13)  (1341 285)  (1341 285)  routing T_25_17.lc_trk_g1_7 <X> T_25_17.input2_6
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (5 14)  (1311 286)  (1311 286)  routing T_25_17.sp4_v_b_9 <X> T_25_17.sp4_h_l_44
 (10 14)  (1316 286)  (1316 286)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_h_l_47
 (12 14)  (1318 286)  (1318 286)  routing T_25_17.sp4_v_b_11 <X> T_25_17.sp4_h_l_46
 (13 14)  (1319 286)  (1319 286)  routing T_25_17.sp4_v_b_11 <X> T_25_17.sp4_v_t_46
 (16 14)  (1322 286)  (1322 286)  routing T_25_17.sp12_v_t_18 <X> T_25_17.lc_trk_g3_5
 (17 14)  (1323 286)  (1323 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_18 lc_trk_g3_5
 (25 14)  (1331 286)  (1331 286)  routing T_25_17.sp4_v_t_19 <X> T_25_17.lc_trk_g3_6
 (35 14)  (1341 286)  (1341 286)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input2_7
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (16 15)  (1322 287)  (1322 287)  routing T_25_17.sp12_v_t_11 <X> T_25_17.lc_trk_g3_4
 (17 15)  (1323 287)  (1323 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_11 lc_trk_g3_4
 (18 15)  (1324 287)  (1324 287)  routing T_25_17.sp12_v_t_18 <X> T_25_17.lc_trk_g3_5
 (22 15)  (1328 287)  (1328 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 287)  (1329 287)  routing T_25_17.sp4_v_t_19 <X> T_25_17.lc_trk_g3_6
 (26 15)  (1332 287)  (1332 287)  routing T_25_17.lc_trk_g0_3 <X> T_25_17.input0_7
 (29 15)  (1335 287)  (1335 287)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 287)  (1338 287)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 287)  (1339 287)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input2_7
 (34 15)  (1340 287)  (1340 287)  routing T_25_17.lc_trk_g3_4 <X> T_25_17.input2_7


LogicTile_26_17

 (8 1)  (1356 273)  (1356 273)  routing T_26_17.sp4_h_l_42 <X> T_26_17.sp4_v_b_1
 (9 1)  (1357 273)  (1357 273)  routing T_26_17.sp4_h_l_42 <X> T_26_17.sp4_v_b_1
 (10 1)  (1358 273)  (1358 273)  routing T_26_17.sp4_h_l_42 <X> T_26_17.sp4_v_b_1
 (9 3)  (1357 275)  (1357 275)  routing T_26_17.sp4_v_b_1 <X> T_26_17.sp4_v_t_36
 (19 4)  (1367 276)  (1367 276)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 5)  (1356 277)  (1356 277)  routing T_26_17.sp4_h_l_47 <X> T_26_17.sp4_v_b_4
 (9 5)  (1357 277)  (1357 277)  routing T_26_17.sp4_h_l_47 <X> T_26_17.sp4_v_b_4
 (10 5)  (1358 277)  (1358 277)  routing T_26_17.sp4_h_l_47 <X> T_26_17.sp4_v_b_4
 (11 6)  (1359 278)  (1359 278)  routing T_26_17.sp4_v_b_9 <X> T_26_17.sp4_v_t_40
 (13 6)  (1361 278)  (1361 278)  routing T_26_17.sp4_v_b_9 <X> T_26_17.sp4_v_t_40
 (8 7)  (1356 279)  (1356 279)  routing T_26_17.sp4_v_b_1 <X> T_26_17.sp4_v_t_41
 (10 7)  (1358 279)  (1358 279)  routing T_26_17.sp4_v_b_1 <X> T_26_17.sp4_v_t_41
 (4 8)  (1352 280)  (1352 280)  routing T_26_17.sp4_h_l_37 <X> T_26_17.sp4_v_b_6
 (6 8)  (1354 280)  (1354 280)  routing T_26_17.sp4_h_l_37 <X> T_26_17.sp4_v_b_6
 (5 9)  (1353 281)  (1353 281)  routing T_26_17.sp4_h_l_37 <X> T_26_17.sp4_v_b_6
 (8 9)  (1356 281)  (1356 281)  routing T_26_17.sp4_h_l_36 <X> T_26_17.sp4_v_b_7
 (9 9)  (1357 281)  (1357 281)  routing T_26_17.sp4_h_l_36 <X> T_26_17.sp4_v_b_7
 (10 9)  (1358 281)  (1358 281)  routing T_26_17.sp4_h_l_36 <X> T_26_17.sp4_v_b_7
 (5 10)  (1353 282)  (1353 282)  routing T_26_17.sp4_v_t_37 <X> T_26_17.sp4_h_l_43
 (4 11)  (1352 283)  (1352 283)  routing T_26_17.sp4_v_t_37 <X> T_26_17.sp4_h_l_43
 (6 11)  (1354 283)  (1354 283)  routing T_26_17.sp4_v_t_37 <X> T_26_17.sp4_h_l_43


LogicTile_29_17

 (4 1)  (1514 273)  (1514 273)  routing T_29_17.sp4_v_t_42 <X> T_29_17.sp4_h_r_0


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (6 2)  (1732 274)  (1732 274)  routing T_33_17.span12_horz_19 <X> T_33_17.lc_trk_g0_3
 (7 2)  (1733 274)  (1733 274)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (8 3)  (1734 275)  (1734 275)  routing T_33_17.span12_horz_19 <X> T_33_17.lc_trk_g0_3
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (10 4)  (1736 276)  (1736 276)  routing T_33_17.lc_trk_g1_4 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 276)  (1737 276)  routing T_33_17.lc_trk_g1_4 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_5 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g1_5 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g0_3 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (4 12)  (1730 284)  (1730 284)  routing T_33_17.span4_vert_b_12 <X> T_33_17.lc_trk_g1_4
 (5 12)  (1731 284)  (1731 284)  routing T_33_17.span4_horz_37 <X> T_33_17.lc_trk_g1_5
 (6 12)  (1732 284)  (1732 284)  routing T_33_17.span4_horz_37 <X> T_33_17.lc_trk_g1_5
 (7 12)  (1733 284)  (1733 284)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_37 lc_trk_g1_5
 (8 12)  (1734 284)  (1734 284)  routing T_33_17.span4_horz_37 <X> T_33_17.lc_trk_g1_5
 (5 13)  (1731 285)  (1731 285)  routing T_33_17.span4_vert_b_12 <X> T_33_17.lc_trk_g1_4
 (7 13)  (1733 285)  (1733 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (17 9)  (0 265)  (0 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_3_16

 (3 14)  (129 270)  (129 270)  routing T_3_16.sp12_h_r_1 <X> T_3_16.sp12_v_t_22
 (3 15)  (129 271)  (129 271)  routing T_3_16.sp12_h_r_1 <X> T_3_16.sp12_v_t_22


LogicTile_6_16

 (3 5)  (291 261)  (291 261)  routing T_6_16.sp12_h_l_23 <X> T_6_16.sp12_h_r_0
 (3 14)  (291 270)  (291 270)  routing T_6_16.sp12_h_r_1 <X> T_6_16.sp12_v_t_22
 (3 15)  (291 271)  (291 271)  routing T_6_16.sp12_h_r_1 <X> T_6_16.sp12_v_t_22


RAM_Tile_8_16

 (3 14)  (399 270)  (399 270)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_t_22
 (3 15)  (399 271)  (399 271)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_t_22


LogicTile_9_16

 (3 14)  (441 270)  (441 270)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_v_t_22
 (3 15)  (441 271)  (441 271)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_v_t_22
 (9 15)  (447 271)  (447 271)  routing T_9_16.sp4_v_b_2 <X> T_9_16.sp4_v_t_47
 (10 15)  (448 271)  (448 271)  routing T_9_16.sp4_v_b_2 <X> T_9_16.sp4_v_t_47


LogicTile_10_16

 (13 2)  (505 258)  (505 258)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_v_t_39
 (12 3)  (504 259)  (504 259)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_v_t_39


LogicTile_11_16

 (8 11)  (554 267)  (554 267)  routing T_11_16.sp4_h_r_7 <X> T_11_16.sp4_v_t_42
 (9 11)  (555 267)  (555 267)  routing T_11_16.sp4_h_r_7 <X> T_11_16.sp4_v_t_42


LogicTile_12_16

 (15 0)  (615 256)  (615 256)  routing T_12_16.top_op_1 <X> T_12_16.lc_trk_g0_1
 (17 0)  (617 256)  (617 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (18 1)  (618 257)  (618 257)  routing T_12_16.top_op_1 <X> T_12_16.lc_trk_g0_1
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 257)  (633 257)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.input_2_0
 (35 1)  (635 257)  (635 257)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 258)  (614 258)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g0_4
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 258)  (630 258)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (46 2)  (646 258)  (646 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (614 259)  (614 259)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g0_4
 (16 3)  (616 259)  (616 259)  routing T_12_16.sp4_v_t_1 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 259)  (624 259)  routing T_12_16.top_op_6 <X> T_12_16.lc_trk_g0_6
 (25 3)  (625 259)  (625 259)  routing T_12_16.top_op_6 <X> T_12_16.lc_trk_g0_6
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (633 259)  (633 259)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.input_2_1
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (15 4)  (615 260)  (615 260)  routing T_12_16.bot_op_1 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (15 7)  (615 263)  (615 263)  routing T_12_16.bot_op_4 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g2_1
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 264)  (640 264)  LC_4 Logic Functioning bit
 (42 8)  (642 264)  (642 264)  LC_4 Logic Functioning bit
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (40 9)  (640 265)  (640 265)  LC_4 Logic Functioning bit
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (14 10)  (614 266)  (614 266)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g2_4
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 266)  (627 266)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (640 266)  (640 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (46 10)  (646 266)  (646 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (647 266)  (647 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (648 266)  (648 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (650 266)  (650 266)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (652 266)  (652 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (615 267)  (615 267)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g2_4
 (16 11)  (616 267)  (616 267)  routing T_12_16.sp4_h_r_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (627 267)  (627 267)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (40 11)  (640 267)  (640 267)  LC_5 Logic Functioning bit
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (14 12)  (614 268)  (614 268)  routing T_12_16.sp4_v_b_24 <X> T_12_16.lc_trk_g3_0
 (16 13)  (616 269)  (616 269)  routing T_12_16.sp4_v_b_24 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_13_16

 (5 0)  (659 256)  (659 256)  routing T_13_16.sp4_v_b_6 <X> T_13_16.sp4_h_r_0
 (12 0)  (666 256)  (666 256)  routing T_13_16.sp4_v_b_2 <X> T_13_16.sp4_h_r_2
 (14 0)  (668 256)  (668 256)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g0_0
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.bnr_op_1 <X> T_13_16.lc_trk_g0_1
 (25 0)  (679 256)  (679 256)  routing T_13_16.sp4_v_b_2 <X> T_13_16.lc_trk_g0_2
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_0
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (4 1)  (658 257)  (658 257)  routing T_13_16.sp4_v_b_6 <X> T_13_16.sp4_h_r_0
 (6 1)  (660 257)  (660 257)  routing T_13_16.sp4_v_b_6 <X> T_13_16.sp4_h_r_0
 (11 1)  (665 257)  (665 257)  routing T_13_16.sp4_v_b_2 <X> T_13_16.sp4_h_r_2
 (15 1)  (669 257)  (669 257)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (672 257)  (672 257)  routing T_13_16.bnr_op_1 <X> T_13_16.lc_trk_g0_1
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 257)  (677 257)  routing T_13_16.sp4_v_b_2 <X> T_13_16.lc_trk_g0_2
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_0
 (35 1)  (689 257)  (689 257)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (40 1)  (694 257)  (694 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (8 2)  (662 258)  (662 258)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_h_l_36
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (40 2)  (694 258)  (694 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 259)  (681 259)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (14 4)  (668 260)  (668 260)  routing T_13_16.bnr_op_0 <X> T_13_16.lc_trk_g1_0
 (16 4)  (670 260)  (670 260)  routing T_13_16.sp4_v_b_1 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (672 260)  (672 260)  routing T_13_16.sp4_v_b_1 <X> T_13_16.lc_trk_g1_1
 (21 4)  (675 260)  (675 260)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (50 4)  (704 260)  (704 260)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (668 261)  (668 261)  routing T_13_16.bnr_op_0 <X> T_13_16.lc_trk_g1_0
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (26 5)  (680 261)  (680 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (40 5)  (694 261)  (694 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (15 6)  (669 262)  (669 262)  routing T_13_16.bot_op_5 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (694 262)  (694 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (42 6)  (696 262)  (696 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 263)  (681 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (9 8)  (663 264)  (663 264)  routing T_13_16.sp4_v_t_42 <X> T_13_16.sp4_h_r_7
 (14 8)  (668 264)  (668 264)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g2_0
 (16 8)  (670 264)  (670 264)  routing T_13_16.sp4_v_b_33 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 264)  (672 264)  routing T_13_16.sp4_v_b_33 <X> T_13_16.lc_trk_g2_1
 (21 8)  (675 264)  (675 264)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g2_3
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g2_3
 (25 8)  (679 264)  (679 264)  routing T_13_16.sp4_h_r_34 <X> T_13_16.lc_trk_g2_2
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (40 8)  (694 264)  (694 264)  LC_4 Logic Functioning bit
 (42 8)  (696 264)  (696 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (50 8)  (704 264)  (704 264)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 265)  (669 265)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_h_l_21 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (672 265)  (672 265)  routing T_13_16.sp4_v_b_33 <X> T_13_16.lc_trk_g2_1
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_h_r_34 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_h_r_34 <X> T_13_16.lc_trk_g2_2
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (40 9)  (694 265)  (694 265)  LC_4 Logic Functioning bit
 (41 9)  (695 265)  (695 265)  LC_4 Logic Functioning bit
 (43 9)  (697 265)  (697 265)  LC_4 Logic Functioning bit
 (6 10)  (660 266)  (660 266)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_v_t_43
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 266)  (672 266)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g2_5
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp12_v_b_12 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 267)  (677 267)  routing T_13_16.sp12_v_b_14 <X> T_13_16.lc_trk_g2_6
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (687 267)  (687 267)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.input_2_5
 (35 11)  (689 267)  (689 267)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.input_2_5
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (8 12)  (662 268)  (662 268)  routing T_13_16.sp4_v_b_10 <X> T_13_16.sp4_h_r_10
 (9 12)  (663 268)  (663 268)  routing T_13_16.sp4_v_b_10 <X> T_13_16.sp4_h_r_10
 (21 12)  (675 268)  (675 268)  routing T_13_16.bnl_op_3 <X> T_13_16.lc_trk_g3_3
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (42 12)  (696 268)  (696 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (50 12)  (704 268)  (704 268)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (675 269)  (675 269)  routing T_13_16.bnl_op_3 <X> T_13_16.lc_trk_g3_3
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 269)  (677 269)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g3_2
 (24 13)  (678 269)  (678 269)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.sp4_h_l_15 <X> T_13_16.lc_trk_g3_2
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (13 14)  (667 270)  (667 270)  routing T_13_16.sp4_v_b_11 <X> T_13_16.sp4_v_t_46
 (21 14)  (675 270)  (675 270)  routing T_13_16.bnl_op_7 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (40 14)  (694 270)  (694 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (42 14)  (696 270)  (696 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (50 14)  (704 270)  (704 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (675 271)  (675 271)  routing T_13_16.bnl_op_7 <X> T_13_16.lc_trk_g3_7
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp12_v_b_14 <X> T_13_16.lc_trk_g3_6
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit
 (42 15)  (696 271)  (696 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (21 0)  (729 256)  (729 256)  routing T_14_16.bnr_op_3 <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (733 256)  (733 256)  routing T_14_16.bnr_op_2 <X> T_14_16.lc_trk_g0_2
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 256)  (738 256)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_0
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (4 1)  (712 257)  (712 257)  routing T_14_16.sp4_v_t_42 <X> T_14_16.sp4_h_r_0
 (21 1)  (729 257)  (729 257)  routing T_14_16.bnr_op_3 <X> T_14_16.lc_trk_g0_3
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 257)  (733 257)  routing T_14_16.bnr_op_2 <X> T_14_16.lc_trk_g0_2
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (14 2)  (722 258)  (722 258)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g0_4
 (15 2)  (723 258)  (723 258)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g0_5
 (25 2)  (733 258)  (733 258)  routing T_14_16.sp4_v_b_6 <X> T_14_16.lc_trk_g0_6
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (50 2)  (758 258)  (758 258)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (731 259)  (731 259)  routing T_14_16.sp4_v_b_6 <X> T_14_16.lc_trk_g0_6
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (12 4)  (720 260)  (720 260)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_r_5
 (15 4)  (723 260)  (723 260)  routing T_14_16.bot_op_1 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 260)  (731 260)  routing T_14_16.sp4_v_b_19 <X> T_14_16.lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.sp4_v_b_19 <X> T_14_16.lc_trk_g1_3
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (15 6)  (723 262)  (723 262)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g1_5
 (21 6)  (729 262)  (729 262)  routing T_14_16.bnr_op_7 <X> T_14_16.lc_trk_g1_7
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (733 262)  (733 262)  routing T_14_16.sp4_v_b_6 <X> T_14_16.lc_trk_g1_6
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (729 263)  (729 263)  routing T_14_16.bnr_op_7 <X> T_14_16.lc_trk_g1_7
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (731 263)  (731 263)  routing T_14_16.sp4_v_b_6 <X> T_14_16.lc_trk_g1_6
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (40 7)  (748 263)  (748 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (2 8)  (710 264)  (710 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g2_1
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_4
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (40 8)  (748 264)  (748 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (15 9)  (723 265)  (723 265)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (743 265)  (743 265)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_4
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g2_5
 (21 10)  (729 266)  (729 266)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g2_7
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (732 267)  (732 267)  routing T_14_16.tnr_op_6 <X> T_14_16.lc_trk_g2_6
 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (741 267)  (741 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.input_2_5
 (34 11)  (742 267)  (742 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.input_2_5
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (40 11)  (748 267)  (748 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (15 12)  (723 268)  (723 268)  routing T_14_16.rgt_op_1 <X> T_14_16.lc_trk_g3_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 268)  (726 268)  routing T_14_16.rgt_op_1 <X> T_14_16.lc_trk_g3_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (42 12)  (750 268)  (750 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (15 13)  (723 269)  (723 269)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g3_0
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (735 269)  (735 269)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 269)  (740 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (741 269)  (741 269)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.input_2_6
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (40 13)  (748 269)  (748 269)  LC_6 Logic Functioning bit
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (40 14)  (748 270)  (748 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (50 14)  (758 270)  (758 270)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (40 15)  (748 271)  (748 271)  LC_7 Logic Functioning bit
 (41 15)  (749 271)  (749 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (14 0)  (776 256)  (776 256)  routing T_15_16.bnr_op_0 <X> T_15_16.lc_trk_g0_0
 (15 0)  (777 256)  (777 256)  routing T_15_16.sp4_v_b_17 <X> T_15_16.lc_trk_g0_1
 (16 0)  (778 256)  (778 256)  routing T_15_16.sp4_v_b_17 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (787 256)  (787 256)  routing T_15_16.bnr_op_2 <X> T_15_16.lc_trk_g0_2
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (14 1)  (776 257)  (776 257)  routing T_15_16.bnr_op_0 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.bnr_op_2 <X> T_15_16.lc_trk_g0_2
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 257)  (797 257)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.input_2_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (40 1)  (802 257)  (802 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (14 2)  (776 258)  (776 258)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g0_4
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g0_5
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (50 2)  (812 258)  (812 258)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (775 259)  (775 259)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_h_l_39
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 261)  (795 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.input_2_2
 (35 5)  (797 261)  (797 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.input_2_2
 (10 6)  (772 262)  (772 262)  routing T_15_16.sp4_v_b_11 <X> T_15_16.sp4_h_l_41
 (15 6)  (777 262)  (777 262)  routing T_15_16.sp4_v_b_21 <X> T_15_16.lc_trk_g1_5
 (16 6)  (778 262)  (778 262)  routing T_15_16.sp4_v_b_21 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (50 6)  (812 262)  (812 262)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (787 263)  (787 263)  routing T_15_16.sp4_r_v_b_30 <X> T_15_16.lc_trk_g1_6
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g2_1
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (787 264)  (787 264)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (9 9)  (771 265)  (771 265)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_v_b_7
 (10 9)  (772 265)  (772 265)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_v_b_7
 (14 9)  (776 265)  (776 265)  routing T_15_16.sp12_v_b_16 <X> T_15_16.lc_trk_g2_0
 (16 9)  (778 265)  (778 265)  routing T_15_16.sp12_v_b_16 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (780 265)  (780 265)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g2_1
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (27 9)  (789 265)  (789 265)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (795 265)  (795 265)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.input_2_4
 (35 9)  (797 265)  (797 265)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.input_2_4
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (12 10)  (774 266)  (774 266)  routing T_15_16.sp4_v_b_8 <X> T_15_16.sp4_h_l_45
 (16 10)  (778 266)  (778 266)  routing T_15_16.sp4_v_t_16 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.sp4_v_t_16 <X> T_15_16.lc_trk_g2_5
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (40 10)  (802 266)  (802 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (40 11)  (802 267)  (802 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 268)  (783 268)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g3_3
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (18 13)  (780 269)  (780 269)  routing T_15_16.sp4_r_v_b_41 <X> T_15_16.lc_trk_g3_1
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (785 269)  (785 269)  routing T_15_16.sp4_h_l_15 <X> T_15_16.lc_trk_g3_2
 (24 13)  (786 269)  (786 269)  routing T_15_16.sp4_h_l_15 <X> T_15_16.lc_trk_g3_2
 (25 13)  (787 269)  (787 269)  routing T_15_16.sp4_h_l_15 <X> T_15_16.lc_trk_g3_2
 (9 14)  (771 270)  (771 270)  routing T_15_16.sp4_v_b_10 <X> T_15_16.sp4_h_l_47
 (14 14)  (776 270)  (776 270)  routing T_15_16.sp4_v_b_36 <X> T_15_16.lc_trk_g3_4
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g3_5
 (13 15)  (775 271)  (775 271)  routing T_15_16.sp4_v_b_6 <X> T_15_16.sp4_h_l_46
 (14 15)  (776 271)  (776 271)  routing T_15_16.sp4_v_b_36 <X> T_15_16.lc_trk_g3_4
 (16 15)  (778 271)  (778 271)  routing T_15_16.sp4_v_b_36 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (780 271)  (780 271)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g3_5


LogicTile_16_16

 (15 0)  (831 256)  (831 256)  routing T_16_16.sp4_h_r_9 <X> T_16_16.lc_trk_g0_1
 (16 0)  (832 256)  (832 256)  routing T_16_16.sp4_h_r_9 <X> T_16_16.lc_trk_g0_1
 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.sp4_h_r_9 <X> T_16_16.lc_trk_g0_1
 (25 0)  (841 256)  (841 256)  routing T_16_16.sp4_v_b_2 <X> T_16_16.lc_trk_g0_2
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (40 0)  (856 256)  (856 256)  LC_0 Logic Functioning bit
 (42 0)  (858 256)  (858 256)  LC_0 Logic Functioning bit
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (839 257)  (839 257)  routing T_16_16.sp4_v_b_2 <X> T_16_16.lc_trk_g0_2
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 257)  (849 257)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.input_2_0
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (51 1)  (867 257)  (867 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (837 258)  (837 258)  routing T_16_16.sp4_h_l_2 <X> T_16_16.lc_trk_g0_7
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 258)  (839 258)  routing T_16_16.sp4_h_l_2 <X> T_16_16.lc_trk_g0_7
 (24 2)  (840 258)  (840 258)  routing T_16_16.sp4_h_l_2 <X> T_16_16.lc_trk_g0_7
 (25 2)  (841 258)  (841 258)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g0_6
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 258)  (846 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (50 2)  (866 258)  (866 258)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 259)  (844 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (25 4)  (841 260)  (841 260)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g1_2
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 260)  (851 260)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.input_2_2
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (41 4)  (857 260)  (857 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (850 261)  (850 261)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.input_2_2
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (40 5)  (856 261)  (856 261)  LC_2 Logic Functioning bit
 (46 5)  (862 261)  (862 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g1_5
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (53 6)  (869 262)  (869 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (50 8)  (866 264)  (866 264)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 265)  (830 265)  routing T_16_16.sp4_h_r_24 <X> T_16_16.lc_trk_g2_0
 (15 9)  (831 265)  (831 265)  routing T_16_16.sp4_h_r_24 <X> T_16_16.lc_trk_g2_0
 (16 9)  (832 265)  (832 265)  routing T_16_16.sp4_h_r_24 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (46 9)  (862 265)  (862 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (831 266)  (831 266)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g2_5
 (16 10)  (832 266)  (832 266)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g2_5
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g2_5
 (25 10)  (841 266)  (841 266)  routing T_16_16.sp4_v_b_30 <X> T_16_16.lc_trk_g2_6
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (856 266)  (856 266)  LC_5 Logic Functioning bit
 (42 10)  (858 266)  (858 266)  LC_5 Logic Functioning bit
 (4 11)  (820 267)  (820 267)  routing T_16_16.sp4_v_b_1 <X> T_16_16.sp4_h_l_43
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 267)  (839 267)  routing T_16_16.sp4_v_b_30 <X> T_16_16.lc_trk_g2_6
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 267)  (846 267)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (40 11)  (856 267)  (856 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (2 12)  (818 268)  (818 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g3_1
 (25 12)  (841 268)  (841 268)  routing T_16_16.sp4_h_r_42 <X> T_16_16.lc_trk_g3_2
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (50 12)  (866 268)  (866 268)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 269)  (839 269)  routing T_16_16.sp4_h_r_42 <X> T_16_16.lc_trk_g3_2
 (24 13)  (840 269)  (840 269)  routing T_16_16.sp4_h_r_42 <X> T_16_16.lc_trk_g3_2
 (25 13)  (841 269)  (841 269)  routing T_16_16.sp4_h_r_42 <X> T_16_16.lc_trk_g3_2
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (46 13)  (862 269)  (862 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (830 270)  (830 270)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g3_4
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp12_v_t_12 <X> T_16_16.lc_trk_g3_7
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 270)  (849 270)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (47 14)  (863 270)  (863 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (866 270)  (866 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (867 270)  (867 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g3_4
 (16 15)  (832 271)  (832 271)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (834 271)  (834 271)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.tnr_op_6 <X> T_16_16.lc_trk_g3_6
 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 271)  (843 271)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (5 0)  (879 256)  (879 256)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_h_r_0
 (19 0)  (893 256)  (893 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (895 256)  (895 256)  routing T_17_16.lft_op_3 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.lft_op_3 <X> T_17_16.lc_trk_g0_3
 (25 0)  (899 256)  (899 256)  routing T_17_16.wire_logic_cluster/lc_2/out <X> T_17_16.lc_trk_g0_2
 (4 1)  (878 257)  (878 257)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_h_r_0
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 258)  (882 258)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_h_l_36
 (9 2)  (883 258)  (883 258)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_h_l_36
 (25 4)  (899 260)  (899 260)  routing T_17_16.lft_op_2 <X> T_17_16.lc_trk_g1_2
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 260)  (902 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (38 4)  (912 260)  (912 260)  LC_2 Logic Functioning bit
 (42 4)  (916 260)  (916 260)  LC_2 Logic Functioning bit
 (43 4)  (917 260)  (917 260)  LC_2 Logic Functioning bit
 (45 4)  (919 260)  (919 260)  LC_2 Logic Functioning bit
 (46 4)  (920 260)  (920 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (925 260)  (925 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (927 260)  (927 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 261)  (898 261)  routing T_17_16.lft_op_2 <X> T_17_16.lc_trk_g1_2
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 261)  (906 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 261)  (909 261)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.input_2_2
 (36 5)  (910 261)  (910 261)  LC_2 Logic Functioning bit
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (42 5)  (916 261)  (916 261)  LC_2 Logic Functioning bit
 (43 5)  (917 261)  (917 261)  LC_2 Logic Functioning bit
 (52 5)  (926 261)  (926 261)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (889 262)  (889 262)  routing T_17_16.sp4_h_r_13 <X> T_17_16.lc_trk_g1_5
 (16 6)  (890 262)  (890 262)  routing T_17_16.sp4_h_r_13 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.sp4_h_r_13 <X> T_17_16.lc_trk_g1_5
 (4 8)  (878 264)  (878 264)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_b_6
 (6 8)  (880 264)  (880 264)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_b_6
 (4 9)  (878 265)  (878 265)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_h_r_6
 (5 9)  (879 265)  (879 265)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_b_6
 (11 10)  (885 266)  (885 266)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_t_45
 (13 10)  (887 266)  (887 266)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_t_45
 (15 10)  (889 266)  (889 266)  routing T_17_16.sp4_h_l_24 <X> T_17_16.lc_trk_g2_5
 (16 10)  (890 266)  (890 266)  routing T_17_16.sp4_h_l_24 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (892 266)  (892 266)  routing T_17_16.sp4_h_l_24 <X> T_17_16.lc_trk_g2_5
 (27 10)  (901 266)  (901 266)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 266)  (902 266)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 266)  (909 266)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.input_2_5
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (37 10)  (911 266)  (911 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (45 10)  (919 266)  (919 266)  LC_5 Logic Functioning bit
 (46 10)  (920 266)  (920 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (922 266)  (922 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (925 266)  (925 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (927 266)  (927 266)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (12 11)  (886 267)  (886 267)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_v_t_45
 (26 11)  (900 267)  (900 267)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 267)  (901 267)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 267)  (906 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (907 267)  (907 267)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.input_2_5
 (38 11)  (912 267)  (912 267)  LC_5 Logic Functioning bit
 (41 11)  (915 267)  (915 267)  LC_5 Logic Functioning bit
 (43 11)  (917 267)  (917 267)  LC_5 Logic Functioning bit
 (15 12)  (889 268)  (889 268)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g3_1
 (16 12)  (890 268)  (890 268)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g3_1
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_h_r_25 <X> T_17_16.lc_trk_g3_1
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 270)  (892 270)  routing T_17_16.wire_logic_cluster/lc_5/out <X> T_17_16.lc_trk_g3_5
 (0 15)  (874 271)  (874 271)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 271)  (875 271)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r


LogicTile_18_16

 (21 0)  (949 256)  (949 256)  routing T_18_16.wire_logic_cluster/lc_3/out <X> T_18_16.lc_trk_g0_3
 (22 0)  (950 256)  (950 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 256)  (958 256)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 256)  (963 256)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (27 1)  (955 257)  (955 257)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 257)  (956 257)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 257)  (960 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (962 257)  (962 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (35 1)  (963 257)  (963 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 258)  (961 258)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 258)  (962 258)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (39 2)  (967 258)  (967 258)  LC_1 Logic Functioning bit
 (42 2)  (970 258)  (970 258)  LC_1 Logic Functioning bit
 (43 2)  (971 258)  (971 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (50 2)  (978 258)  (978 258)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (979 258)  (979 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (38 3)  (966 259)  (966 259)  LC_1 Logic Functioning bit
 (39 3)  (967 259)  (967 259)  LC_1 Logic Functioning bit
 (42 3)  (970 259)  (970 259)  LC_1 Logic Functioning bit
 (43 3)  (971 259)  (971 259)  LC_1 Logic Functioning bit
 (3 4)  (931 260)  (931 260)  routing T_18_16.sp12_v_t_23 <X> T_18_16.sp12_h_r_0
 (5 4)  (933 260)  (933 260)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_h_r_3
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (951 260)  (951 260)  routing T_18_16.sp4_h_r_3 <X> T_18_16.lc_trk_g1_3
 (24 4)  (952 260)  (952 260)  routing T_18_16.sp4_h_r_3 <X> T_18_16.lc_trk_g1_3
 (4 5)  (932 261)  (932 261)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_h_r_3
 (21 5)  (949 261)  (949 261)  routing T_18_16.sp4_h_r_3 <X> T_18_16.lc_trk_g1_3
 (16 6)  (944 262)  (944 262)  routing T_18_16.sp12_h_r_13 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (949 262)  (949 262)  routing T_18_16.sp4_v_b_15 <X> T_18_16.lc_trk_g1_7
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (951 262)  (951 262)  routing T_18_16.sp4_v_b_15 <X> T_18_16.lc_trk_g1_7
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 262)  (956 262)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 262)  (961 262)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (38 6)  (966 262)  (966 262)  LC_3 Logic Functioning bit
 (42 6)  (970 262)  (970 262)  LC_3 Logic Functioning bit
 (43 6)  (971 262)  (971 262)  LC_3 Logic Functioning bit
 (45 6)  (973 262)  (973 262)  LC_3 Logic Functioning bit
 (51 6)  (979 262)  (979 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (980 262)  (980 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (949 263)  (949 263)  routing T_18_16.sp4_v_b_15 <X> T_18_16.lc_trk_g1_7
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (952 263)  (952 263)  routing T_18_16.bot_op_6 <X> T_18_16.lc_trk_g1_6
 (26 7)  (954 263)  (954 263)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 263)  (955 263)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 263)  (960 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 263)  (963 263)  routing T_18_16.lc_trk_g0_3 <X> T_18_16.input_2_3
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (43 7)  (971 263)  (971 263)  LC_3 Logic Functioning bit
 (0 8)  (928 264)  (928 264)  routing T_18_16.glb_netwk_2 <X> T_18_16.glb2local_1
 (1 8)  (929 264)  (929 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (14 8)  (942 264)  (942 264)  routing T_18_16.wire_logic_cluster/lc_0/out <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (3 10)  (931 266)  (931 266)  routing T_18_16.sp12_v_t_22 <X> T_18_16.sp12_h_l_22
 (19 10)  (947 266)  (947 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 266)  (958 266)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (41 10)  (969 266)  (969 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (45 10)  (973 266)  (973 266)  LC_5 Logic Functioning bit
 (48 10)  (976 266)  (976 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (8 11)  (936 267)  (936 267)  routing T_18_16.sp4_h_r_7 <X> T_18_16.sp4_v_t_42
 (9 11)  (937 267)  (937 267)  routing T_18_16.sp4_h_r_7 <X> T_18_16.sp4_v_t_42
 (14 11)  (942 267)  (942 267)  routing T_18_16.sp4_h_l_17 <X> T_18_16.lc_trk_g2_4
 (15 11)  (943 267)  (943 267)  routing T_18_16.sp4_h_l_17 <X> T_18_16.lc_trk_g2_4
 (16 11)  (944 267)  (944 267)  routing T_18_16.sp4_h_l_17 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (955 267)  (955 267)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (38 11)  (966 267)  (966 267)  LC_5 Logic Functioning bit
 (39 11)  (967 267)  (967 267)  LC_5 Logic Functioning bit
 (52 11)  (980 267)  (980 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (3 12)  (931 268)  (931 268)  routing T_18_16.sp12_v_t_22 <X> T_18_16.sp12_h_r_1
 (14 12)  (942 268)  (942 268)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g3_0
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 268)  (946 268)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g3_1
 (26 12)  (954 268)  (954 268)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 268)  (958 268)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (37 12)  (965 268)  (965 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (41 12)  (969 268)  (969 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (51 12)  (979 268)  (979 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (943 269)  (943 269)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g3_0
 (16 13)  (944 269)  (944 269)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (28 13)  (956 269)  (956 269)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 269)  (960 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (962 269)  (962 269)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.input_2_6
 (35 13)  (963 269)  (963 269)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.input_2_6
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (41 13)  (969 269)  (969 269)  LC_6 Logic Functioning bit
 (43 13)  (971 269)  (971 269)  LC_6 Logic Functioning bit
 (47 13)  (975 269)  (975 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 270)  (942 270)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g3_4
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 270)  (946 270)  routing T_18_16.wire_logic_cluster/lc_5/out <X> T_18_16.lc_trk_g3_5
 (0 15)  (928 271)  (928 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (15 15)  (943 271)  (943 271)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g3_4
 (16 15)  (944 271)  (944 271)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g3_4
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_19_16

 (16 0)  (998 256)  (998 256)  routing T_19_16.sp12_h_l_14 <X> T_19_16.lc_trk_g0_1
 (17 0)  (999 256)  (999 256)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (1000 257)  (1000 257)  routing T_19_16.sp12_h_l_14 <X> T_19_16.lc_trk_g0_1
 (2 4)  (984 260)  (984 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (16 6)  (998 262)  (998 262)  routing T_19_16.sp12_h_r_13 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (28 6)  (1010 262)  (1010 262)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 262)  (1011 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 262)  (1012 262)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 262)  (1013 262)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 262)  (1018 262)  LC_3 Logic Functioning bit
 (37 6)  (1019 262)  (1019 262)  LC_3 Logic Functioning bit
 (38 6)  (1020 262)  (1020 262)  LC_3 Logic Functioning bit
 (39 6)  (1021 262)  (1021 262)  LC_3 Logic Functioning bit
 (41 6)  (1023 262)  (1023 262)  LC_3 Logic Functioning bit
 (43 6)  (1025 262)  (1025 262)  LC_3 Logic Functioning bit
 (47 6)  (1029 262)  (1029 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (10 7)  (992 263)  (992 263)  routing T_19_16.sp4_h_l_46 <X> T_19_16.sp4_v_t_41
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 263)  (1012 263)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 263)  (1014 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1015 263)  (1015 263)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.input_2_3
 (34 7)  (1016 263)  (1016 263)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.input_2_3
 (35 7)  (1017 263)  (1017 263)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.input_2_3
 (36 7)  (1018 263)  (1018 263)  LC_3 Logic Functioning bit
 (38 7)  (1020 263)  (1020 263)  LC_3 Logic Functioning bit
 (39 7)  (1021 263)  (1021 263)  LC_3 Logic Functioning bit
 (41 7)  (1023 263)  (1023 263)  LC_3 Logic Functioning bit
 (43 7)  (1025 263)  (1025 263)  LC_3 Logic Functioning bit
 (52 7)  (1034 263)  (1034 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (1035 263)  (1035 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 10)  (993 266)  (993 266)  routing T_19_16.sp4_v_b_0 <X> T_19_16.sp4_v_t_45
 (13 10)  (995 266)  (995 266)  routing T_19_16.sp4_v_b_0 <X> T_19_16.sp4_v_t_45
 (19 10)  (1001 266)  (1001 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 267)  (1005 267)  routing T_19_16.sp4_h_r_30 <X> T_19_16.lc_trk_g2_6
 (24 11)  (1006 267)  (1006 267)  routing T_19_16.sp4_h_r_30 <X> T_19_16.lc_trk_g2_6
 (25 11)  (1007 267)  (1007 267)  routing T_19_16.sp4_h_r_30 <X> T_19_16.lc_trk_g2_6
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1006 269)  (1006 269)  routing T_19_16.tnr_op_2 <X> T_19_16.lc_trk_g3_2
 (5 15)  (987 271)  (987 271)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_t_44
 (12 15)  (994 271)  (994 271)  routing T_19_16.sp4_h_l_46 <X> T_19_16.sp4_v_t_46


LogicTile_20_16

 (11 0)  (1047 256)  (1047 256)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_b_2
 (12 0)  (1048 256)  (1048 256)  routing T_20_16.sp4_v_t_39 <X> T_20_16.sp4_h_r_2
 (13 0)  (1049 256)  (1049 256)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_b_2
 (6 1)  (1042 257)  (1042 257)  routing T_20_16.sp4_h_l_37 <X> T_20_16.sp4_h_r_0
 (12 1)  (1048 257)  (1048 257)  routing T_20_16.sp4_h_l_45 <X> T_20_16.sp4_v_b_2
 (4 3)  (1040 259)  (1040 259)  routing T_20_16.sp4_v_b_7 <X> T_20_16.sp4_h_l_37
 (3 4)  (1039 260)  (1039 260)  routing T_20_16.sp12_v_t_23 <X> T_20_16.sp12_h_r_0
 (11 4)  (1047 260)  (1047 260)  routing T_20_16.sp4_h_r_0 <X> T_20_16.sp4_v_b_5
 (13 10)  (1049 266)  (1049 266)  routing T_20_16.sp4_v_b_8 <X> T_20_16.sp4_v_t_45
 (5 12)  (1041 268)  (1041 268)  routing T_20_16.sp4_v_b_9 <X> T_20_16.sp4_h_r_9
 (6 13)  (1042 269)  (1042 269)  routing T_20_16.sp4_v_b_9 <X> T_20_16.sp4_h_r_9


LogicTile_21_16

 (12 2)  (1102 258)  (1102 258)  routing T_21_16.sp4_v_b_2 <X> T_21_16.sp4_h_l_39
 (5 3)  (1095 259)  (1095 259)  routing T_21_16.sp4_h_l_37 <X> T_21_16.sp4_v_t_37
 (12 8)  (1102 264)  (1102 264)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_r_8
 (3 9)  (1093 265)  (1093 265)  routing T_21_16.sp12_h_l_22 <X> T_21_16.sp12_v_b_1


LogicTile_22_16

 (2 0)  (1146 256)  (1146 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (17 0)  (1161 256)  (1161 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 256)  (1162 256)  routing T_22_16.wire_logic_cluster/lc_1/out <X> T_22_16.lc_trk_g0_1
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1171 258)  (1171 258)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 258)  (1172 258)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 258)  (1175 258)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 258)  (1178 258)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 258)  (1179 258)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.input_2_1
 (41 2)  (1185 258)  (1185 258)  LC_1 Logic Functioning bit
 (45 2)  (1189 258)  (1189 258)  LC_1 Logic Functioning bit
 (48 2)  (1192 258)  (1192 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (1195 258)  (1195 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (29 3)  (1173 259)  (1173 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1176 259)  (1176 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1177 259)  (1177 259)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.input_2_1
 (34 3)  (1178 259)  (1178 259)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.input_2_1
 (40 3)  (1184 259)  (1184 259)  LC_1 Logic Functioning bit
 (42 3)  (1186 259)  (1186 259)  LC_1 Logic Functioning bit
 (43 3)  (1187 259)  (1187 259)  LC_1 Logic Functioning bit
 (16 6)  (1160 262)  (1160 262)  routing T_22_16.sp4_v_b_13 <X> T_22_16.lc_trk_g1_5
 (17 6)  (1161 262)  (1161 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1162 262)  (1162 262)  routing T_22_16.sp4_v_b_13 <X> T_22_16.lc_trk_g1_5
 (18 7)  (1162 263)  (1162 263)  routing T_22_16.sp4_v_b_13 <X> T_22_16.lc_trk_g1_5
 (15 12)  (1159 268)  (1159 268)  routing T_22_16.sp4_h_r_33 <X> T_22_16.lc_trk_g3_1
 (16 12)  (1160 268)  (1160 268)  routing T_22_16.sp4_h_r_33 <X> T_22_16.lc_trk_g3_1
 (17 12)  (1161 268)  (1161 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1162 268)  (1162 268)  routing T_22_16.sp4_h_r_33 <X> T_22_16.lc_trk_g3_1
 (0 14)  (1144 270)  (1144 270)  routing T_22_16.glb_netwk_4 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 270)  (1145 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (1161 271)  (1161 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (19 15)  (1163 271)  (1163 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_16

 (15 4)  (1213 260)  (1213 260)  routing T_23_16.lft_op_1 <X> T_23_16.lc_trk_g1_1
 (17 4)  (1215 260)  (1215 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1216 260)  (1216 260)  routing T_23_16.lft_op_1 <X> T_23_16.lc_trk_g1_1
 (26 8)  (1224 264)  (1224 264)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 264)  (1225 264)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 264)  (1226 264)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 264)  (1227 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 264)  (1229 264)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 264)  (1230 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 264)  (1231 264)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 264)  (1234 264)  LC_4 Logic Functioning bit
 (28 9)  (1226 265)  (1226 265)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 265)  (1227 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 265)  (1229 265)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 265)  (1230 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1232 265)  (1232 265)  routing T_23_16.lc_trk_g1_1 <X> T_23_16.input_2_4
 (48 9)  (1246 265)  (1246 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (1212 266)  (1212 266)  routing T_23_16.sp4_h_r_44 <X> T_23_16.lc_trk_g2_4
 (21 10)  (1219 266)  (1219 266)  routing T_23_16.sp4_h_r_39 <X> T_23_16.lc_trk_g2_7
 (22 10)  (1220 266)  (1220 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1221 266)  (1221 266)  routing T_23_16.sp4_h_r_39 <X> T_23_16.lc_trk_g2_7
 (24 10)  (1222 266)  (1222 266)  routing T_23_16.sp4_h_r_39 <X> T_23_16.lc_trk_g2_7
 (14 11)  (1212 267)  (1212 267)  routing T_23_16.sp4_h_r_44 <X> T_23_16.lc_trk_g2_4
 (15 11)  (1213 267)  (1213 267)  routing T_23_16.sp4_h_r_44 <X> T_23_16.lc_trk_g2_4
 (16 11)  (1214 267)  (1214 267)  routing T_23_16.sp4_h_r_44 <X> T_23_16.lc_trk_g2_4
 (17 11)  (1215 267)  (1215 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 12)  (1212 268)  (1212 268)  routing T_23_16.sp4_h_l_21 <X> T_23_16.lc_trk_g3_0
 (15 13)  (1213 269)  (1213 269)  routing T_23_16.sp4_h_l_21 <X> T_23_16.lc_trk_g3_0
 (16 13)  (1214 269)  (1214 269)  routing T_23_16.sp4_h_l_21 <X> T_23_16.lc_trk_g3_0
 (17 13)  (1215 269)  (1215 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0


LogicTile_24_16

 (9 0)  (1261 256)  (1261 256)  routing T_24_16.sp4_v_t_36 <X> T_24_16.sp4_h_r_1


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 256)  (1332 256)  routing T_25_16.lc_trk_g0_4 <X> T_25_16.input0_0
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 257)  (1328 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (1335 257)  (1335 257)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 258)  (1320 258)  routing T_25_16.sp4_h_r_12 <X> T_25_16.lc_trk_g0_4
 (26 2)  (1332 258)  (1332 258)  routing T_25_16.lc_trk_g3_4 <X> T_25_16.input0_1
 (3 3)  (1309 259)  (1309 259)  routing T_25_16.sp12_v_b_0 <X> T_25_16.sp12_h_l_23
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 259)  (1321 259)  routing T_25_16.sp4_h_r_12 <X> T_25_16.lc_trk_g0_4
 (16 3)  (1322 259)  (1322 259)  routing T_25_16.sp4_h_r_12 <X> T_25_16.lc_trk_g0_4
 (17 3)  (1323 259)  (1323 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (27 3)  (1333 259)  (1333 259)  routing T_25_16.lc_trk_g3_4 <X> T_25_16.input0_1
 (28 3)  (1334 259)  (1334 259)  routing T_25_16.lc_trk_g3_4 <X> T_25_16.input0_1
 (29 3)  (1335 259)  (1335 259)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (0 4)  (1306 260)  (1306 260)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.wire_bram/ram/WCLKE
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (4 4)  (1310 260)  (1310 260)  routing T_25_16.sp4_h_l_38 <X> T_25_16.sp4_v_b_3
 (25 4)  (1331 260)  (1331 260)  routing T_25_16.sp4_v_b_2 <X> T_25_16.lc_trk_g1_2
 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.wire_bram/ram/WCLKE
 (5 5)  (1311 261)  (1311 261)  routing T_25_16.sp4_h_l_38 <X> T_25_16.sp4_v_b_3
 (13 5)  (1319 261)  (1319 261)  routing T_25_16.sp4_v_t_37 <X> T_25_16.sp4_h_r_5
 (22 5)  (1328 261)  (1328 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 261)  (1329 261)  routing T_25_16.sp4_v_b_2 <X> T_25_16.lc_trk_g1_2
 (26 5)  (1332 261)  (1332 261)  routing T_25_16.lc_trk_g0_2 <X> T_25_16.input0_2
 (29 5)  (1335 261)  (1335 261)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (11 6)  (1317 262)  (1317 262)  routing T_25_16.sp4_v_b_2 <X> T_25_16.sp4_v_t_40
 (26 6)  (1332 262)  (1332 262)  routing T_25_16.lc_trk_g1_6 <X> T_25_16.input0_3
 (12 7)  (1318 263)  (1318 263)  routing T_25_16.sp4_v_b_2 <X> T_25_16.sp4_v_t_40
 (22 7)  (1328 263)  (1328 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 263)  (1331 263)  routing T_25_16.sp4_r_v_b_30 <X> T_25_16.lc_trk_g1_6
 (26 7)  (1332 263)  (1332 263)  routing T_25_16.lc_trk_g1_6 <X> T_25_16.input0_3
 (27 7)  (1333 263)  (1333 263)  routing T_25_16.lc_trk_g1_6 <X> T_25_16.input0_3
 (29 7)  (1335 263)  (1335 263)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (21 8)  (1327 264)  (1327 264)  routing T_25_16.sp4_v_t_22 <X> T_25_16.lc_trk_g2_3
 (22 8)  (1328 264)  (1328 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1329 264)  (1329 264)  routing T_25_16.sp4_v_t_22 <X> T_25_16.lc_trk_g2_3
 (26 8)  (1332 264)  (1332 264)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_4
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (41 8)  (1347 264)  (1347 264)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (21 9)  (1327 265)  (1327 265)  routing T_25_16.sp4_v_t_22 <X> T_25_16.lc_trk_g2_3
 (22 9)  (1328 265)  (1328 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 265)  (1329 265)  routing T_25_16.sp4_v_t_31 <X> T_25_16.lc_trk_g2_2
 (24 9)  (1330 265)  (1330 265)  routing T_25_16.sp4_v_t_31 <X> T_25_16.lc_trk_g2_2
 (26 9)  (1332 265)  (1332 265)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_4
 (27 9)  (1333 265)  (1333 265)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_4
 (28 9)  (1334 265)  (1334 265)  routing T_25_16.lc_trk_g3_7 <X> T_25_16.input0_4
 (29 9)  (1335 265)  (1335 265)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.wire_bram/ram/WDATA_3
 (11 10)  (1317 266)  (1317 266)  routing T_25_16.sp4_v_b_0 <X> T_25_16.sp4_v_t_45
 (13 10)  (1319 266)  (1319 266)  routing T_25_16.sp4_v_b_0 <X> T_25_16.sp4_v_t_45
 (16 10)  (1322 266)  (1322 266)  routing T_25_16.sp12_v_t_10 <X> T_25_16.lc_trk_g2_5
 (17 10)  (1323 266)  (1323 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (19 10)  (1325 266)  (1325 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (25 10)  (1331 266)  (1331 266)  routing T_25_16.sp4_h_l_27 <X> T_25_16.lc_trk_g2_6
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1328 267)  (1328 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 267)  (1329 267)  routing T_25_16.sp4_h_l_27 <X> T_25_16.lc_trk_g2_6
 (24 11)  (1330 267)  (1330 267)  routing T_25_16.sp4_h_l_27 <X> T_25_16.lc_trk_g2_6
 (26 11)  (1332 267)  (1332 267)  routing T_25_16.lc_trk_g1_2 <X> T_25_16.input0_5
 (27 11)  (1333 267)  (1333 267)  routing T_25_16.lc_trk_g1_2 <X> T_25_16.input0_5
 (29 11)  (1335 267)  (1335 267)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (32 11)  (1338 267)  (1338 267)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 267)  (1339 267)  routing T_25_16.lc_trk_g3_2 <X> T_25_16.input2_5
 (34 11)  (1340 267)  (1340 267)  routing T_25_16.lc_trk_g3_2 <X> T_25_16.input2_5
 (35 11)  (1341 267)  (1341 267)  routing T_25_16.lc_trk_g3_2 <X> T_25_16.input2_5
 (4 12)  (1310 268)  (1310 268)  routing T_25_16.sp4_h_l_38 <X> T_25_16.sp4_v_b_9
 (6 12)  (1312 268)  (1312 268)  routing T_25_16.sp4_h_l_38 <X> T_25_16.sp4_v_b_9
 (11 12)  (1317 268)  (1317 268)  routing T_25_16.sp4_h_l_40 <X> T_25_16.sp4_v_b_11
 (13 12)  (1319 268)  (1319 268)  routing T_25_16.sp4_h_l_40 <X> T_25_16.sp4_v_b_11
 (21 12)  (1327 268)  (1327 268)  routing T_25_16.sp4_v_t_14 <X> T_25_16.lc_trk_g3_3
 (22 12)  (1328 268)  (1328 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 268)  (1329 268)  routing T_25_16.sp4_v_t_14 <X> T_25_16.lc_trk_g3_3
 (35 12)  (1341 268)  (1341 268)  routing T_25_16.lc_trk_g2_6 <X> T_25_16.input2_6
 (5 13)  (1311 269)  (1311 269)  routing T_25_16.sp4_h_l_38 <X> T_25_16.sp4_v_b_9
 (12 13)  (1318 269)  (1318 269)  routing T_25_16.sp4_h_l_40 <X> T_25_16.sp4_v_b_11
 (22 13)  (1328 269)  (1328 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_17 lc_trk_g3_2
 (23 13)  (1329 269)  (1329 269)  routing T_25_16.sp12_v_t_17 <X> T_25_16.lc_trk_g3_2
 (25 13)  (1331 269)  (1331 269)  routing T_25_16.sp12_v_t_17 <X> T_25_16.lc_trk_g3_2
 (26 13)  (1332 269)  (1332 269)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.input0_6
 (27 13)  (1333 269)  (1333 269)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.input0_6
 (28 13)  (1334 269)  (1334 269)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.input0_6
 (29 13)  (1335 269)  (1335 269)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 269)  (1338 269)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 269)  (1339 269)  routing T_25_16.lc_trk_g2_6 <X> T_25_16.input2_6
 (35 13)  (1341 269)  (1341 269)  routing T_25_16.lc_trk_g2_6 <X> T_25_16.input2_6
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (21 14)  (1327 270)  (1327 270)  routing T_25_16.sp4_v_t_18 <X> T_25_16.lc_trk_g3_7
 (22 14)  (1328 270)  (1328 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1329 270)  (1329 270)  routing T_25_16.sp4_v_t_18 <X> T_25_16.lc_trk_g3_7
 (26 14)  (1332 270)  (1332 270)  routing T_25_16.lc_trk_g2_5 <X> T_25_16.input0_7
 (35 14)  (1341 270)  (1341 270)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input2_7
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (17 15)  (1323 271)  (1323 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1328 271)  (1328 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1329 271)  (1329 271)  routing T_25_16.sp4_v_b_46 <X> T_25_16.lc_trk_g3_6
 (24 15)  (1330 271)  (1330 271)  routing T_25_16.sp4_v_b_46 <X> T_25_16.lc_trk_g3_6
 (28 15)  (1334 271)  (1334 271)  routing T_25_16.lc_trk_g2_5 <X> T_25_16.input0_7
 (29 15)  (1335 271)  (1335 271)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (1338 271)  (1338 271)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (1339 271)  (1339 271)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input2_7
 (34 15)  (1340 271)  (1340 271)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input2_7
 (35 15)  (1341 271)  (1341 271)  routing T_25_16.lc_trk_g3_6 <X> T_25_16.input2_7


LogicTile_26_16

 (13 0)  (1361 256)  (1361 256)  routing T_26_16.sp4_v_t_39 <X> T_26_16.sp4_v_b_2
 (8 3)  (1356 259)  (1356 259)  routing T_26_16.sp4_v_b_10 <X> T_26_16.sp4_v_t_36
 (10 3)  (1358 259)  (1358 259)  routing T_26_16.sp4_v_b_10 <X> T_26_16.sp4_v_t_36
 (4 4)  (1352 260)  (1352 260)  routing T_26_16.sp4_h_l_38 <X> T_26_16.sp4_v_b_3
 (5 5)  (1353 261)  (1353 261)  routing T_26_16.sp4_h_l_38 <X> T_26_16.sp4_v_b_3
 (5 6)  (1353 262)  (1353 262)  routing T_26_16.sp4_v_t_38 <X> T_26_16.sp4_h_l_38
 (6 7)  (1354 263)  (1354 263)  routing T_26_16.sp4_v_t_38 <X> T_26_16.sp4_h_l_38
 (3 8)  (1351 264)  (1351 264)  routing T_26_16.sp12_v_t_22 <X> T_26_16.sp12_v_b_1
 (19 9)  (1367 265)  (1367 265)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (4 10)  (1352 266)  (1352 266)  routing T_26_16.sp4_v_b_6 <X> T_26_16.sp4_v_t_43


LogicTile_29_16

 (5 12)  (1515 268)  (1515 268)  routing T_29_16.sp4_v_t_44 <X> T_29_16.sp4_h_r_9
 (11 12)  (1521 268)  (1521 268)  routing T_29_16.sp4_h_l_40 <X> T_29_16.sp4_v_b_11
 (13 12)  (1523 268)  (1523 268)  routing T_29_16.sp4_h_l_40 <X> T_29_16.sp4_v_b_11
 (12 13)  (1522 269)  (1522 269)  routing T_29_16.sp4_h_l_40 <X> T_29_16.sp4_v_b_11
 (2 14)  (1512 270)  (1512 270)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_16

 (3 13)  (1567 269)  (1567 269)  routing T_30_16.sp12_h_l_22 <X> T_30_16.sp12_h_r_1


LogicTile_32_16

 (9 0)  (1681 256)  (1681 256)  routing T_32_16.sp4_h_l_47 <X> T_32_16.sp4_h_r_1
 (10 0)  (1682 256)  (1682 256)  routing T_32_16.sp4_h_l_47 <X> T_32_16.sp4_h_r_1


IO_Tile_33_16

 (11 0)  (1737 256)  (1737 256)  routing T_33_16.span4_horz_1 <X> T_33_16.span4_vert_t_12
 (12 0)  (1738 256)  (1738 256)  routing T_33_16.span4_horz_1 <X> T_33_16.span4_vert_t_12
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (14 1)  (1740 257)  (1740 257)  routing T_33_16.span4_vert_t_12 <X> T_33_16.span4_vert_b_0
 (10 10)  (1736 266)  (1736 266)  routing T_33_16.lc_trk_g1_5 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 266)  (1737 266)  routing T_33_16.lc_trk_g1_5 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 268)  (1730 268)  routing T_33_16.span4_horz_44 <X> T_33_16.lc_trk_g1_4
 (5 12)  (1731 268)  (1731 268)  routing T_33_16.span12_horz_5 <X> T_33_16.lc_trk_g1_5
 (7 12)  (1733 268)  (1733 268)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_5 lc_trk_g1_5
 (8 12)  (1734 268)  (1734 268)  routing T_33_16.span12_horz_5 <X> T_33_16.lc_trk_g1_5
 (4 13)  (1730 269)  (1730 269)  routing T_33_16.span4_horz_44 <X> T_33_16.lc_trk_g1_4
 (5 13)  (1731 269)  (1731 269)  routing T_33_16.span4_horz_44 <X> T_33_16.lc_trk_g1_4
 (6 13)  (1732 269)  (1732 269)  routing T_33_16.span4_horz_44 <X> T_33_16.lc_trk_g1_4
 (7 13)  (1733 269)  (1733 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
 (8 13)  (1734 269)  (1734 269)  routing T_33_16.span12_horz_5 <X> T_33_16.lc_trk_g1_5
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit


LogicTile_4_15

 (8 11)  (188 251)  (188 251)  routing T_4_15.sp4_h_r_7 <X> T_4_15.sp4_v_t_42
 (9 11)  (189 251)  (189 251)  routing T_4_15.sp4_h_r_7 <X> T_4_15.sp4_v_t_42


LogicTile_5_15

 (13 2)  (247 242)  (247 242)  routing T_5_15.sp4_h_r_2 <X> T_5_15.sp4_v_t_39
 (36 2)  (270 242)  (270 242)  LC_1 Logic Functioning bit
 (37 2)  (271 242)  (271 242)  LC_1 Logic Functioning bit
 (38 2)  (272 242)  (272 242)  LC_1 Logic Functioning bit
 (39 2)  (273 242)  (273 242)  LC_1 Logic Functioning bit
 (40 2)  (274 242)  (274 242)  LC_1 Logic Functioning bit
 (41 2)  (275 242)  (275 242)  LC_1 Logic Functioning bit
 (42 2)  (276 242)  (276 242)  LC_1 Logic Functioning bit
 (43 2)  (277 242)  (277 242)  LC_1 Logic Functioning bit
 (46 2)  (280 242)  (280 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (281 242)  (281 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (12 3)  (246 243)  (246 243)  routing T_5_15.sp4_h_r_2 <X> T_5_15.sp4_v_t_39
 (36 3)  (270 243)  (270 243)  LC_1 Logic Functioning bit
 (37 3)  (271 243)  (271 243)  LC_1 Logic Functioning bit
 (38 3)  (272 243)  (272 243)  LC_1 Logic Functioning bit
 (39 3)  (273 243)  (273 243)  LC_1 Logic Functioning bit
 (40 3)  (274 243)  (274 243)  LC_1 Logic Functioning bit
 (41 3)  (275 243)  (275 243)  LC_1 Logic Functioning bit
 (42 3)  (276 243)  (276 243)  LC_1 Logic Functioning bit
 (43 3)  (277 243)  (277 243)  LC_1 Logic Functioning bit
 (46 3)  (280 243)  (280 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (287 243)  (287 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35


RAM_Tile_8_15

 (6 2)  (402 242)  (402 242)  routing T_8_15.sp4_h_l_42 <X> T_8_15.sp4_v_t_37
 (3 6)  (399 246)  (399 246)  routing T_8_15.sp12_h_r_0 <X> T_8_15.sp12_v_t_23
 (3 7)  (399 247)  (399 247)  routing T_8_15.sp12_h_r_0 <X> T_8_15.sp12_v_t_23
 (9 7)  (405 247)  (405 247)  routing T_8_15.sp4_v_b_8 <X> T_8_15.sp4_v_t_41
 (10 7)  (406 247)  (406 247)  routing T_8_15.sp4_v_b_8 <X> T_8_15.sp4_v_t_41
 (4 10)  (400 250)  (400 250)  routing T_8_15.sp4_h_r_6 <X> T_8_15.sp4_v_t_43
 (5 11)  (401 251)  (401 251)  routing T_8_15.sp4_h_r_6 <X> T_8_15.sp4_v_t_43


LogicTile_9_15

 (4 2)  (442 242)  (442 242)  routing T_9_15.sp4_h_r_6 <X> T_9_15.sp4_v_t_37
 (6 2)  (444 242)  (444 242)  routing T_9_15.sp4_h_r_6 <X> T_9_15.sp4_v_t_37
 (5 3)  (443 243)  (443 243)  routing T_9_15.sp4_h_r_6 <X> T_9_15.sp4_v_t_37
 (12 3)  (450 243)  (450 243)  routing T_9_15.sp4_h_l_39 <X> T_9_15.sp4_v_t_39
 (4 14)  (442 254)  (442 254)  routing T_9_15.sp4_h_r_9 <X> T_9_15.sp4_v_t_44
 (11 14)  (449 254)  (449 254)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46
 (13 14)  (451 254)  (451 254)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46
 (5 15)  (443 255)  (443 255)  routing T_9_15.sp4_h_r_9 <X> T_9_15.sp4_v_t_44
 (12 15)  (450 255)  (450 255)  routing T_9_15.sp4_h_r_5 <X> T_9_15.sp4_v_t_46


LogicTile_10_15

 (2 0)  (494 240)  (494 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 8)  (494 248)  (494 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_15

 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 240)  (635 240)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.input_2_0
 (40 0)  (640 240)  (640 240)  LC_0 Logic Functioning bit
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.input_2_0
 (51 1)  (651 241)  (651 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (53 2)  (653 242)  (653 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (615 243)  (615 243)  routing T_12_15.sp4_v_t_9 <X> T_12_15.lc_trk_g0_4
 (16 3)  (616 243)  (616 243)  routing T_12_15.sp4_v_t_9 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (48 3)  (648 243)  (648 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (652 243)  (652 243)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (605 244)  (605 244)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_r_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.bot_op_3 <X> T_12_15.lc_trk_g1_3
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (4 5)  (604 245)  (604 245)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_r_3
 (6 5)  (606 245)  (606 245)  routing T_12_15.sp4_v_b_9 <X> T_12_15.sp4_h_r_3
 (14 6)  (614 246)  (614 246)  routing T_12_15.bnr_op_4 <X> T_12_15.lc_trk_g1_4
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.bnr_op_5 <X> T_12_15.lc_trk_g1_5
 (21 6)  (621 246)  (621 246)  routing T_12_15.sp4_h_l_2 <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 246)  (623 246)  routing T_12_15.sp4_h_l_2 <X> T_12_15.lc_trk_g1_7
 (24 6)  (624 246)  (624 246)  routing T_12_15.sp4_h_l_2 <X> T_12_15.lc_trk_g1_7
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 246)  (631 246)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 246)  (635 246)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (14 7)  (614 247)  (614 247)  routing T_12_15.bnr_op_4 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (618 247)  (618 247)  routing T_12_15.bnr_op_5 <X> T_12_15.lc_trk_g1_5
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (625 247)  (625 247)  routing T_12_15.sp4_r_v_b_30 <X> T_12_15.lc_trk_g1_6
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (633 247)  (633 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (34 7)  (634 247)  (634 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (35 7)  (635 247)  (635 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g2_1
 (21 8)  (621 248)  (621 248)  routing T_12_15.sp4_v_t_14 <X> T_12_15.lc_trk_g2_3
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 248)  (623 248)  routing T_12_15.sp4_v_t_14 <X> T_12_15.lc_trk_g2_3
 (25 8)  (625 248)  (625 248)  routing T_12_15.sp4_h_r_34 <X> T_12_15.lc_trk_g2_2
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_h_r_34 <X> T_12_15.lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.sp4_h_r_34 <X> T_12_15.lc_trk_g2_2
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (40 9)  (640 249)  (640 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (46 9)  (646 249)  (646 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (648 249)  (648 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (652 249)  (652 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (25 10)  (625 250)  (625 250)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g2_6
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (6 11)  (606 251)  (606 251)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_h_l_43
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (621 252)  (621 252)  routing T_12_15.sp4_v_t_14 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 252)  (623 252)  routing T_12_15.sp4_v_t_14 <X> T_12_15.lc_trk_g3_3
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (50 12)  (650 252)  (650 252)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (608 253)  (608 253)  routing T_12_15.sp4_h_r_10 <X> T_12_15.sp4_v_b_10
 (18 13)  (618 253)  (618 253)  routing T_12_15.sp4_r_v_b_41 <X> T_12_15.lc_trk_g3_1
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (40 13)  (640 253)  (640 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (46 13)  (646 253)  (646 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (653 253)  (653 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 254)  (614 254)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g3_4
 (16 14)  (616 254)  (616 254)  routing T_12_15.sp4_v_b_37 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 254)  (618 254)  routing T_12_15.sp4_v_b_37 <X> T_12_15.lc_trk_g3_5
 (26 14)  (626 254)  (626 254)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (50 14)  (650 254)  (650 254)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (603 255)  (603 255)  routing T_12_15.sp12_h_l_22 <X> T_12_15.sp12_v_t_22
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 255)  (618 255)  routing T_12_15.sp4_v_b_37 <X> T_12_15.lc_trk_g3_5
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (8 0)  (662 240)  (662 240)  routing T_13_15.sp4_v_b_1 <X> T_13_15.sp4_h_r_1
 (9 0)  (663 240)  (663 240)  routing T_13_15.sp4_v_b_1 <X> T_13_15.sp4_h_r_1
 (11 0)  (665 240)  (665 240)  routing T_13_15.sp4_v_t_43 <X> T_13_15.sp4_v_b_2
 (13 0)  (667 240)  (667 240)  routing T_13_15.sp4_v_t_43 <X> T_13_15.sp4_v_b_2
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 240)  (677 240)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g0_3
 (25 0)  (679 240)  (679 240)  routing T_13_15.sp4_h_r_10 <X> T_13_15.lc_trk_g0_2
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (21 1)  (675 241)  (675 241)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g0_3
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 241)  (677 241)  routing T_13_15.sp4_h_r_10 <X> T_13_15.lc_trk_g0_2
 (24 1)  (678 241)  (678 241)  routing T_13_15.sp4_h_r_10 <X> T_13_15.lc_trk_g0_2
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (15 2)  (669 242)  (669 242)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g0_7
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (50 2)  (704 242)  (704 242)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (668 243)  (668 243)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g0_4
 (15 3)  (669 243)  (669 243)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (672 243)  (672 243)  routing T_13_15.top_op_5 <X> T_13_15.lc_trk_g0_5
 (21 3)  (675 243)  (675 243)  routing T_13_15.top_op_7 <X> T_13_15.lc_trk_g0_7
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (51 3)  (705 243)  (705 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_v_b_1 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.sp4_v_b_1 <X> T_13_15.lc_trk_g1_1
 (21 4)  (675 244)  (675 244)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 244)  (687 244)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.top_op_2 <X> T_13_15.lc_trk_g1_2
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 245)  (688 245)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.input_2_2
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (14 6)  (668 246)  (668 246)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (15 6)  (669 246)  (669 246)  routing T_13_15.bot_op_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (675 246)  (675 246)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (40 6)  (694 246)  (694 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (668 247)  (668 247)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (16 7)  (670 247)  (670 247)  routing T_13_15.sp4_v_t_1 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (16 8)  (670 248)  (670 248)  routing T_13_15.sp12_v_t_14 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (677 248)  (677 248)  routing T_13_15.sp12_v_b_11 <X> T_13_15.lc_trk_g2_3
 (18 9)  (672 249)  (672 249)  routing T_13_15.sp12_v_t_14 <X> T_13_15.lc_trk_g2_1
 (5 10)  (659 250)  (659 250)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_h_l_43
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp4_v_t_16 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.sp4_v_t_16 <X> T_13_15.lc_trk_g2_5
 (26 10)  (680 250)  (680 250)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (4 11)  (658 251)  (658 251)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_h_l_43
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.input_2_5
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (14 12)  (668 252)  (668 252)  routing T_13_15.rgt_op_0 <X> T_13_15.lc_trk_g3_0
 (15 12)  (669 252)  (669 252)  routing T_13_15.rgt_op_1 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.rgt_op_1 <X> T_13_15.lc_trk_g3_1
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.tnr_op_3 <X> T_13_15.lc_trk_g3_3
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (15 13)  (669 253)  (669 253)  routing T_13_15.rgt_op_0 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp12_v_t_10 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (675 254)  (675 254)  routing T_13_15.bnl_op_7 <X> T_13_15.lc_trk_g3_7
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (675 255)  (675 255)  routing T_13_15.bnl_op_7 <X> T_13_15.lc_trk_g3_7
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (43 15)  (697 255)  (697 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (14 0)  (722 240)  (722 240)  routing T_14_15.sp4_h_r_8 <X> T_14_15.lc_trk_g0_0
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 240)  (732 240)  routing T_14_15.bot_op_3 <X> T_14_15.lc_trk_g0_3
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (15 1)  (723 241)  (723 241)  routing T_14_15.sp4_h_r_8 <X> T_14_15.lc_trk_g0_0
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp4_h_r_8 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (15 2)  (723 242)  (723 242)  routing T_14_15.bot_op_5 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (729 242)  (729 242)  routing T_14_15.bnr_op_7 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (40 2)  (748 242)  (748 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (14 3)  (722 243)  (722 243)  routing T_14_15.sp4_r_v_b_28 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (729 243)  (729 243)  routing T_14_15.bnr_op_7 <X> T_14_15.lc_trk_g0_7
 (26 3)  (734 243)  (734 243)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 243)  (741 243)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.input_2_1
 (35 3)  (743 243)  (743 243)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.input_2_1
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (47 3)  (755 243)  (755 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (723 244)  (723 244)  routing T_14_15.bot_op_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (733 244)  (733 244)  routing T_14_15.sp4_v_b_2 <X> T_14_15.lc_trk_g1_2
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (40 4)  (748 244)  (748 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (731 245)  (731 245)  routing T_14_15.sp4_v_b_2 <X> T_14_15.lc_trk_g1_2
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (38 5)  (746 245)  (746 245)  LC_2 Logic Functioning bit
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (11 6)  (719 246)  (719 246)  routing T_14_15.sp4_v_b_2 <X> T_14_15.sp4_v_t_40
 (14 6)  (722 246)  (722 246)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g1_4
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 246)  (732 246)  routing T_14_15.bot_op_7 <X> T_14_15.lc_trk_g1_7
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (50 6)  (758 246)  (758 246)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (720 247)  (720 247)  routing T_14_15.sp4_v_b_2 <X> T_14_15.sp4_v_t_40
 (15 7)  (723 247)  (723 247)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g1_4
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (12 8)  (720 248)  (720 248)  routing T_14_15.sp4_v_b_2 <X> T_14_15.sp4_h_r_8
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g2_1
 (21 8)  (729 248)  (729 248)  routing T_14_15.sp4_v_t_22 <X> T_14_15.lc_trk_g2_3
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 248)  (731 248)  routing T_14_15.sp4_v_t_22 <X> T_14_15.lc_trk_g2_3
 (25 8)  (733 248)  (733 248)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g2_2
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 248)  (741 248)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (40 8)  (748 248)  (748 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (50 8)  (758 248)  (758 248)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (717 249)  (717 249)  routing T_14_15.sp4_v_t_42 <X> T_14_15.sp4_v_b_7
 (11 9)  (719 249)  (719 249)  routing T_14_15.sp4_v_b_2 <X> T_14_15.sp4_h_r_8
 (13 9)  (721 249)  (721 249)  routing T_14_15.sp4_v_b_2 <X> T_14_15.sp4_h_r_8
 (21 9)  (729 249)  (729 249)  routing T_14_15.sp4_v_t_22 <X> T_14_15.lc_trk_g2_3
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g2_2
 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (14 10)  (722 250)  (722 250)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.bnl_op_5 <X> T_14_15.lc_trk_g2_5
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (50 10)  (758 250)  (758 250)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (723 251)  (723 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (726 251)  (726 251)  routing T_14_15.bnl_op_5 <X> T_14_15.lc_trk_g2_5
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 252)  (731 252)  routing T_14_15.sp12_v_b_11 <X> T_14_15.lc_trk_g3_3
 (8 13)  (716 253)  (716 253)  routing T_14_15.sp4_v_t_42 <X> T_14_15.sp4_v_b_10
 (10 13)  (718 253)  (718 253)  routing T_14_15.sp4_v_t_42 <X> T_14_15.sp4_v_b_10
 (9 14)  (717 254)  (717 254)  routing T_14_15.sp4_v_b_10 <X> T_14_15.sp4_h_l_47
 (13 14)  (721 254)  (721 254)  routing T_14_15.sp4_v_b_11 <X> T_14_15.sp4_v_t_46
 (15 14)  (723 254)  (723 254)  routing T_14_15.tnl_op_5 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (729 254)  (729 254)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (734 254)  (734 254)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 254)  (741 254)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 254)  (742 254)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (18 15)  (726 255)  (726 255)  routing T_14_15.tnl_op_5 <X> T_14_15.lc_trk_g3_5
 (26 15)  (734 255)  (734 255)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 255)  (739 255)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 255)  (748 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (15 0)  (777 240)  (777 240)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 240)  (780 240)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g0_1
 (21 0)  (783 240)  (783 240)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g0_3
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 240)  (797 240)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.input_2_0
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (42 0)  (804 240)  (804 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 241)  (792 241)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 241)  (796 241)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.input_2_0
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (37 1)  (799 241)  (799 241)  LC_0 Logic Functioning bit
 (40 1)  (802 241)  (802 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (12 2)  (774 242)  (774 242)  routing T_15_15.sp4_v_b_2 <X> T_15_15.sp4_h_l_39
 (15 2)  (777 242)  (777 242)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g0_5
 (16 2)  (778 242)  (778 242)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g0_5
 (21 2)  (783 242)  (783 242)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g0_7
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 242)  (785 242)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g0_7
 (25 2)  (787 242)  (787 242)  routing T_15_15.bnr_op_6 <X> T_15_15.lc_trk_g0_6
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (770 243)  (770 243)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_t_36
 (18 3)  (780 243)  (780 243)  routing T_15_15.sp4_h_r_21 <X> T_15_15.lc_trk_g0_5
 (21 3)  (783 243)  (783 243)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g0_7
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 243)  (787 243)  routing T_15_15.bnr_op_6 <X> T_15_15.lc_trk_g0_6
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (47 3)  (809 243)  (809 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 244)  (785 244)  routing T_15_15.sp4_v_b_19 <X> T_15_15.lc_trk_g1_3
 (24 4)  (786 244)  (786 244)  routing T_15_15.sp4_v_b_19 <X> T_15_15.lc_trk_g1_3
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (797 244)  (797 244)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.input_2_2
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (40 4)  (802 244)  (802 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 245)  (796 245)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.input_2_2
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (48 5)  (810 245)  (810 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (775 246)  (775 246)  routing T_15_15.sp4_v_b_5 <X> T_15_15.sp4_v_t_40
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.bnr_op_5 <X> T_15_15.lc_trk_g1_5
 (21 6)  (783 246)  (783 246)  routing T_15_15.bnr_op_7 <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 246)  (797 246)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.input_2_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (18 7)  (780 247)  (780 247)  routing T_15_15.bnr_op_5 <X> T_15_15.lc_trk_g1_5
 (21 7)  (783 247)  (783 247)  routing T_15_15.bnr_op_7 <X> T_15_15.lc_trk_g1_7
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 247)  (795 247)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.input_2_3
 (34 7)  (796 247)  (796 247)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.input_2_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (48 7)  (810 247)  (810 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (765 248)  (765 248)  routing T_15_15.sp12_v_t_22 <X> T_15_15.sp12_v_b_1
 (12 8)  (774 248)  (774 248)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_h_r_8
 (21 8)  (783 248)  (783 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (25 8)  (787 248)  (787 248)  routing T_15_15.bnl_op_2 <X> T_15_15.lc_trk_g2_2
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 248)  (799 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (40 8)  (802 248)  (802 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (50 8)  (812 248)  (812 248)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 249)  (787 249)  routing T_15_15.bnl_op_2 <X> T_15_15.lc_trk_g2_2
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (14 10)  (776 250)  (776 250)  routing T_15_15.sp4_v_t_17 <X> T_15_15.lc_trk_g2_4
 (21 10)  (783 250)  (783 250)  routing T_15_15.sp4_v_t_18 <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 250)  (785 250)  routing T_15_15.sp4_v_t_18 <X> T_15_15.lc_trk_g2_7
 (25 10)  (787 250)  (787 250)  routing T_15_15.sp4_h_r_38 <X> T_15_15.lc_trk_g2_6
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (50 10)  (812 250)  (812 250)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (778 251)  (778 251)  routing T_15_15.sp4_v_t_17 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_h_r_38 <X> T_15_15.lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.sp4_h_r_38 <X> T_15_15.lc_trk_g2_6
 (26 11)  (788 251)  (788 251)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (40 11)  (802 251)  (802 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (51 11)  (813 251)  (813 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (783 252)  (783 252)  routing T_15_15.bnl_op_3 <X> T_15_15.lc_trk_g3_3
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 252)  (797 252)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_6
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (40 12)  (802 252)  (802 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (15 13)  (777 253)  (777 253)  routing T_15_15.sp4_v_t_29 <X> T_15_15.lc_trk_g3_0
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp4_v_t_29 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (783 253)  (783 253)  routing T_15_15.bnl_op_3 <X> T_15_15.lc_trk_g3_3
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 253)  (795 253)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_6
 (35 13)  (797 253)  (797 253)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_6
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (40 13)  (802 253)  (802 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (14 14)  (776 254)  (776 254)  routing T_15_15.bnl_op_4 <X> T_15_15.lc_trk_g3_4
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (787 254)  (787 254)  routing T_15_15.bnl_op_6 <X> T_15_15.lc_trk_g3_6
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 254)  (797 254)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.input_2_7
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (40 14)  (802 254)  (802 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (42 14)  (804 254)  (804 254)  LC_7 Logic Functioning bit
 (43 14)  (805 254)  (805 254)  LC_7 Logic Functioning bit
 (14 15)  (776 255)  (776 255)  routing T_15_15.bnl_op_4 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 255)  (787 255)  routing T_15_15.bnl_op_6 <X> T_15_15.lc_trk_g3_6
 (26 15)  (788 255)  (788 255)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 255)  (795 255)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.input_2_7
 (35 15)  (797 255)  (797 255)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.input_2_7
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (42 15)  (804 255)  (804 255)  LC_7 Logic Functioning bit
 (43 15)  (805 255)  (805 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (11 0)  (827 240)  (827 240)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_v_b_2
 (13 0)  (829 240)  (829 240)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_v_b_2
 (15 0)  (831 240)  (831 240)  routing T_16_15.sp4_v_b_17 <X> T_16_15.lc_trk_g0_1
 (16 0)  (832 240)  (832 240)  routing T_16_15.sp4_v_b_17 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 240)  (851 240)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.input_2_0
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (12 1)  (828 241)  (828 241)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_v_b_2
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 241)  (849 241)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.input_2_0
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (15 2)  (831 242)  (831 242)  routing T_16_15.bot_op_5 <X> T_16_15.lc_trk_g0_5
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 242)  (850 242)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (40 2)  (856 242)  (856 242)  LC_1 Logic Functioning bit
 (42 2)  (858 242)  (858 242)  LC_1 Logic Functioning bit
 (3 3)  (819 243)  (819 243)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_l_23
 (10 3)  (826 243)  (826 243)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_v_t_36
 (14 3)  (830 243)  (830 243)  routing T_16_15.sp4_r_v_b_28 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (843 243)  (843 243)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 243)  (844 243)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 243)  (846 243)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 243)  (847 243)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (10 4)  (826 244)  (826 244)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_h_r_4
 (21 4)  (837 244)  (837 244)  routing T_16_15.sp4_v_b_11 <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (839 244)  (839 244)  routing T_16_15.sp4_v_b_11 <X> T_16_15.lc_trk_g1_3
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (40 4)  (856 244)  (856 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (50 4)  (866 244)  (866 244)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (831 245)  (831 245)  routing T_16_15.bot_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (837 245)  (837 245)  routing T_16_15.sp4_v_b_11 <X> T_16_15.lc_trk_g1_3
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.bot_op_2 <X> T_16_15.lc_trk_g1_2
 (27 5)  (843 245)  (843 245)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (15 6)  (831 246)  (831 246)  routing T_16_15.sp4_v_b_21 <X> T_16_15.lc_trk_g1_5
 (16 6)  (832 246)  (832 246)  routing T_16_15.sp4_v_b_21 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (837 246)  (837 246)  routing T_16_15.sp4_v_b_15 <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 246)  (839 246)  routing T_16_15.sp4_v_b_15 <X> T_16_15.lc_trk_g1_7
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 246)  (851 246)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.input_2_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (40 6)  (856 246)  (856 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (9 7)  (825 247)  (825 247)  routing T_16_15.sp4_v_b_8 <X> T_16_15.sp4_v_t_41
 (10 7)  (826 247)  (826 247)  routing T_16_15.sp4_v_b_8 <X> T_16_15.sp4_v_t_41
 (21 7)  (837 247)  (837 247)  routing T_16_15.sp4_v_b_15 <X> T_16_15.lc_trk_g1_7
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (849 247)  (849 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.input_2_3
 (34 7)  (850 247)  (850 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.input_2_3
 (35 7)  (851 247)  (851 247)  routing T_16_15.lc_trk_g3_6 <X> T_16_15.input_2_3
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (40 8)  (856 248)  (856 248)  LC_4 Logic Functioning bit
 (42 8)  (858 248)  (858 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 249)  (850 249)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.input_2_4
 (35 9)  (851 249)  (851 249)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.input_2_4
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (48 9)  (864 249)  (864 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (821 250)  (821 250)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_h_l_43
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (40 10)  (856 250)  (856 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (4 11)  (820 251)  (820 251)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_h_l_43
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (850 251)  (850 251)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.input_2_5
 (35 11)  (851 251)  (851 251)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.input_2_5
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (25 12)  (841 252)  (841 252)  routing T_16_15.bnl_op_2 <X> T_16_15.lc_trk_g3_2
 (26 12)  (842 252)  (842 252)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (40 12)  (856 252)  (856 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (50 12)  (866 252)  (866 252)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 253)  (841 253)  routing T_16_15.bnl_op_2 <X> T_16_15.lc_trk_g3_2
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (40 13)  (856 253)  (856 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (48 13)  (864 253)  (864 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (833 254)  (833 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (841 254)  (841 254)  routing T_16_15.bnl_op_6 <X> T_16_15.lc_trk_g3_6
 (18 15)  (834 255)  (834 255)  routing T_16_15.sp4_r_v_b_45 <X> T_16_15.lc_trk_g3_5
 (22 15)  (838 255)  (838 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 255)  (841 255)  routing T_16_15.bnl_op_6 <X> T_16_15.lc_trk_g3_6


LogicTile_17_15

 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (874 246)  (874 246)  routing T_17_15.glb_netwk_2 <X> T_17_15.glb2local_0
 (1 6)  (875 246)  (875 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (4 7)  (878 247)  (878 247)  routing T_17_15.sp4_v_b_10 <X> T_17_15.sp4_h_l_38
 (15 7)  (889 247)  (889 247)  routing T_17_15.bot_op_4 <X> T_17_15.lc_trk_g1_4
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (9 8)  (883 248)  (883 248)  routing T_17_15.sp4_v_t_42 <X> T_17_15.sp4_h_r_7
 (14 8)  (888 248)  (888 248)  routing T_17_15.sp4_h_l_21 <X> T_17_15.lc_trk_g2_0
 (15 9)  (889 249)  (889 249)  routing T_17_15.sp4_h_l_21 <X> T_17_15.lc_trk_g2_0
 (16 9)  (890 249)  (890 249)  routing T_17_15.sp4_h_l_21 <X> T_17_15.lc_trk_g2_0
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (8 12)  (882 252)  (882 252)  routing T_17_15.sp4_v_b_10 <X> T_17_15.sp4_h_r_10
 (9 12)  (883 252)  (883 252)  routing T_17_15.sp4_v_b_10 <X> T_17_15.sp4_h_r_10
 (15 12)  (889 252)  (889 252)  routing T_17_15.tnl_op_1 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 252)  (902 252)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 252)  (914 252)  LC_6 Logic Functioning bit
 (51 12)  (925 252)  (925 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (889 253)  (889 253)  routing T_17_15.sp4_v_t_29 <X> T_17_15.lc_trk_g3_0
 (16 13)  (890 253)  (890 253)  routing T_17_15.sp4_v_t_29 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (892 253)  (892 253)  routing T_17_15.tnl_op_1 <X> T_17_15.lc_trk_g3_1
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 253)  (897 253)  routing T_17_15.sp4_v_b_42 <X> T_17_15.lc_trk_g3_2
 (24 13)  (898 253)  (898 253)  routing T_17_15.sp4_v_b_42 <X> T_17_15.lc_trk_g3_2
 (27 13)  (901 253)  (901 253)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 253)  (902 253)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 253)  (905 253)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 253)  (906 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (907 253)  (907 253)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.input_2_6
 (16 14)  (890 254)  (890 254)  routing T_17_15.sp4_v_b_37 <X> T_17_15.lc_trk_g3_5
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 254)  (892 254)  routing T_17_15.sp4_v_b_37 <X> T_17_15.lc_trk_g3_5
 (26 14)  (900 254)  (900 254)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 254)  (902 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 254)  (904 254)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (50 14)  (924 254)  (924 254)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (892 255)  (892 255)  routing T_17_15.sp4_v_b_37 <X> T_17_15.lc_trk_g3_5
 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (40 15)  (914 255)  (914 255)  LC_7 Logic Functioning bit
 (42 15)  (916 255)  (916 255)  LC_7 Logic Functioning bit
 (48 15)  (922 255)  (922 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_15

 (8 0)  (936 240)  (936 240)  routing T_18_15.sp4_v_b_7 <X> T_18_15.sp4_h_r_1
 (9 0)  (937 240)  (937 240)  routing T_18_15.sp4_v_b_7 <X> T_18_15.sp4_h_r_1
 (10 0)  (938 240)  (938 240)  routing T_18_15.sp4_v_b_7 <X> T_18_15.sp4_h_r_1
 (15 0)  (943 240)  (943 240)  routing T_18_15.top_op_1 <X> T_18_15.lc_trk_g0_1
 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (946 241)  (946 241)  routing T_18_15.top_op_1 <X> T_18_15.lc_trk_g0_1
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 242)  (945 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (946 242)  (946 242)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g0_5
 (3 3)  (931 243)  (931 243)  routing T_18_15.sp12_v_b_0 <X> T_18_15.sp12_h_l_23
 (11 4)  (939 244)  (939 244)  routing T_18_15.sp4_v_t_44 <X> T_18_15.sp4_v_b_5
 (13 4)  (941 244)  (941 244)  routing T_18_15.sp4_v_t_44 <X> T_18_15.sp4_v_b_5
 (14 5)  (942 245)  (942 245)  routing T_18_15.top_op_0 <X> T_18_15.lc_trk_g1_0
 (15 5)  (943 245)  (943 245)  routing T_18_15.top_op_0 <X> T_18_15.lc_trk_g1_0
 (17 5)  (945 245)  (945 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (11 6)  (939 246)  (939 246)  routing T_18_15.sp4_h_r_11 <X> T_18_15.sp4_v_t_40
 (13 6)  (941 246)  (941 246)  routing T_18_15.sp4_h_r_11 <X> T_18_15.sp4_v_t_40
 (12 7)  (940 247)  (940 247)  routing T_18_15.sp4_h_r_11 <X> T_18_15.sp4_v_t_40
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 249)  (952 249)  routing T_18_15.tnl_op_2 <X> T_18_15.lc_trk_g2_2
 (25 9)  (953 249)  (953 249)  routing T_18_15.tnl_op_2 <X> T_18_15.lc_trk_g2_2
 (15 10)  (943 250)  (943 250)  routing T_18_15.tnl_op_5 <X> T_18_15.lc_trk_g2_5
 (17 10)  (945 250)  (945 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (953 250)  (953 250)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g2_6
 (26 10)  (954 250)  (954 250)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 250)  (959 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 250)  (963 250)  routing T_18_15.lc_trk_g0_5 <X> T_18_15.input_2_5
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (42 10)  (970 250)  (970 250)  LC_5 Logic Functioning bit
 (43 10)  (971 250)  (971 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (48 10)  (976 250)  (976 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (8 11)  (936 251)  (936 251)  routing T_18_15.sp4_h_r_1 <X> T_18_15.sp4_v_t_42
 (9 11)  (937 251)  (937 251)  routing T_18_15.sp4_h_r_1 <X> T_18_15.sp4_v_t_42
 (10 11)  (938 251)  (938 251)  routing T_18_15.sp4_h_r_1 <X> T_18_15.sp4_v_t_42
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (15 11)  (943 251)  (943 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (946 251)  (946 251)  routing T_18_15.tnl_op_5 <X> T_18_15.lc_trk_g2_5
 (22 11)  (950 251)  (950 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 251)  (958 251)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 251)  (960 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (37 11)  (965 251)  (965 251)  LC_5 Logic Functioning bit
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (48 11)  (976 251)  (976 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (979 251)  (979 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (933 252)  (933 252)  routing T_18_15.sp4_v_t_44 <X> T_18_15.sp4_h_r_9
 (26 12)  (954 252)  (954 252)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 252)  (962 252)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (43 12)  (971 252)  (971 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (48 12)  (976 252)  (976 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (979 252)  (979 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (954 253)  (954 253)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 253)  (956 253)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (40 13)  (968 253)  (968 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (0 14)  (928 254)  (928 254)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 254)  (943 254)  routing T_18_15.sp4_h_l_16 <X> T_18_15.lc_trk_g3_5
 (16 14)  (944 254)  (944 254)  routing T_18_15.sp4_h_l_16 <X> T_18_15.lc_trk_g3_5
 (17 14)  (945 254)  (945 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (928 255)  (928 255)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 255)  (929 255)  routing T_18_15.lc_trk_g3_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (946 255)  (946 255)  routing T_18_15.sp4_h_l_16 <X> T_18_15.lc_trk_g3_5


LogicTile_19_15

 (11 0)  (993 240)  (993 240)  routing T_19_15.sp4_v_t_46 <X> T_19_15.sp4_v_b_2
 (21 0)  (1003 240)  (1003 240)  routing T_19_15.wire_logic_cluster/lc_3/out <X> T_19_15.lc_trk_g0_3
 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (12 1)  (994 241)  (994 241)  routing T_19_15.sp4_v_t_46 <X> T_19_15.sp4_v_b_2
 (13 1)  (995 241)  (995 241)  routing T_19_15.sp4_v_t_44 <X> T_19_15.sp4_h_r_2
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 242)  (986 242)  routing T_19_15.sp4_h_r_6 <X> T_19_15.sp4_v_t_37
 (6 2)  (988 242)  (988 242)  routing T_19_15.sp4_h_r_6 <X> T_19_15.sp4_v_t_37
 (11 2)  (993 242)  (993 242)  routing T_19_15.sp4_h_r_8 <X> T_19_15.sp4_v_t_39
 (13 2)  (995 242)  (995 242)  routing T_19_15.sp4_h_r_8 <X> T_19_15.sp4_v_t_39
 (14 2)  (996 242)  (996 242)  routing T_19_15.sp4_h_l_9 <X> T_19_15.lc_trk_g0_4
 (5 3)  (987 243)  (987 243)  routing T_19_15.sp4_h_r_6 <X> T_19_15.sp4_v_t_37
 (12 3)  (994 243)  (994 243)  routing T_19_15.sp4_h_r_8 <X> T_19_15.sp4_v_t_39
 (14 3)  (996 243)  (996 243)  routing T_19_15.sp4_h_l_9 <X> T_19_15.lc_trk_g0_4
 (15 3)  (997 243)  (997 243)  routing T_19_15.sp4_h_l_9 <X> T_19_15.lc_trk_g0_4
 (16 3)  (998 243)  (998 243)  routing T_19_15.sp4_h_l_9 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (16 6)  (998 246)  (998 246)  routing T_19_15.sp4_v_b_13 <X> T_19_15.lc_trk_g1_5
 (17 6)  (999 246)  (999 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 246)  (1000 246)  routing T_19_15.sp4_v_b_13 <X> T_19_15.lc_trk_g1_5
 (26 6)  (1008 246)  (1008 246)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 246)  (1009 246)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 246)  (1012 246)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 246)  (1015 246)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 246)  (1016 246)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 246)  (1019 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (42 6)  (1024 246)  (1024 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (45 6)  (1027 246)  (1027 246)  LC_3 Logic Functioning bit
 (46 6)  (1028 246)  (1028 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1029 246)  (1029 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (1033 246)  (1033 246)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (1000 247)  (1000 247)  routing T_19_15.sp4_v_b_13 <X> T_19_15.lc_trk_g1_5
 (26 7)  (1008 247)  (1008 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 247)  (1009 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 247)  (1010 247)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 247)  (1014 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 247)  (1017 247)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.input_2_3
 (36 7)  (1018 247)  (1018 247)  LC_3 Logic Functioning bit
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (42 7)  (1024 247)  (1024 247)  LC_3 Logic Functioning bit
 (43 7)  (1025 247)  (1025 247)  LC_3 Logic Functioning bit
 (47 7)  (1029 247)  (1029 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 11)  (991 251)  (991 251)  routing T_19_15.sp4_v_b_7 <X> T_19_15.sp4_v_t_42
 (16 12)  (998 252)  (998 252)  routing T_19_15.sp4_v_b_33 <X> T_19_15.lc_trk_g3_1
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 252)  (1000 252)  routing T_19_15.sp4_v_b_33 <X> T_19_15.lc_trk_g3_1
 (18 13)  (1000 253)  (1000 253)  routing T_19_15.sp4_v_b_33 <X> T_19_15.lc_trk_g3_1
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 254)  (1007 254)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6
 (1 15)  (983 255)  (983 255)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 255)  (1005 255)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6
 (25 15)  (1007 255)  (1007 255)  routing T_19_15.sp4_v_b_38 <X> T_19_15.lc_trk_g3_6


LogicTile_20_15

 (12 0)  (1048 240)  (1048 240)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_r_2
 (15 0)  (1051 240)  (1051 240)  routing T_20_15.bot_op_1 <X> T_20_15.lc_trk_g0_1
 (17 0)  (1053 240)  (1053 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 2)  (1057 242)  (1057 242)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g0_7
 (22 2)  (1058 242)  (1058 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 242)  (1059 242)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g0_7
 (24 2)  (1060 242)  (1060 242)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g0_7
 (12 6)  (1048 246)  (1048 246)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_h_l_40
 (15 6)  (1051 246)  (1051 246)  routing T_20_15.sp4_v_b_21 <X> T_20_15.lc_trk_g1_5
 (16 6)  (1052 246)  (1052 246)  routing T_20_15.sp4_v_b_21 <X> T_20_15.lc_trk_g1_5
 (17 6)  (1053 246)  (1053 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (1063 246)  (1063 246)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 246)  (1066 246)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 246)  (1069 246)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 246)  (1072 246)  LC_3 Logic Functioning bit
 (37 6)  (1073 246)  (1073 246)  LC_3 Logic Functioning bit
 (38 6)  (1074 246)  (1074 246)  LC_3 Logic Functioning bit
 (39 6)  (1075 246)  (1075 246)  LC_3 Logic Functioning bit
 (40 6)  (1076 246)  (1076 246)  LC_3 Logic Functioning bit
 (46 6)  (1082 246)  (1082 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1083 246)  (1083 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1088 246)  (1088 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (13 7)  (1049 247)  (1049 247)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_h_l_40
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 247)  (1067 247)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 247)  (1068 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1069 247)  (1069 247)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.input_2_3
 (36 7)  (1072 247)  (1072 247)  LC_3 Logic Functioning bit
 (37 7)  (1073 247)  (1073 247)  LC_3 Logic Functioning bit
 (38 7)  (1074 247)  (1074 247)  LC_3 Logic Functioning bit
 (15 8)  (1051 248)  (1051 248)  routing T_20_15.sp4_h_r_25 <X> T_20_15.lc_trk_g2_1
 (16 8)  (1052 248)  (1052 248)  routing T_20_15.sp4_h_r_25 <X> T_20_15.lc_trk_g2_1
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1061 248)  (1061 248)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 248)  (1066 248)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 248)  (1067 248)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 248)  (1069 248)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 248)  (1070 248)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (1076 248)  (1076 248)  LC_4 Logic Functioning bit
 (42 8)  (1078 248)  (1078 248)  LC_4 Logic Functioning bit
 (51 8)  (1087 248)  (1087 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (1054 249)  (1054 249)  routing T_20_15.sp4_h_r_25 <X> T_20_15.lc_trk_g2_1
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 249)  (1059 249)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (24 9)  (1060 249)  (1060 249)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (25 9)  (1061 249)  (1061 249)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (30 9)  (1066 249)  (1066 249)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 249)  (1067 249)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (1076 249)  (1076 249)  LC_4 Logic Functioning bit
 (42 9)  (1078 249)  (1078 249)  LC_4 Logic Functioning bit
 (25 14)  (1061 254)  (1061 254)  routing T_20_15.sp12_v_b_6 <X> T_20_15.lc_trk_g3_6
 (22 15)  (1058 255)  (1058 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1060 255)  (1060 255)  routing T_20_15.sp12_v_b_6 <X> T_20_15.lc_trk_g3_6
 (25 15)  (1061 255)  (1061 255)  routing T_20_15.sp12_v_b_6 <X> T_20_15.lc_trk_g3_6


LogicTile_21_15

 (9 0)  (1099 240)  (1099 240)  routing T_21_15.sp4_h_l_47 <X> T_21_15.sp4_h_r_1
 (10 0)  (1100 240)  (1100 240)  routing T_21_15.sp4_h_l_47 <X> T_21_15.sp4_h_r_1
 (19 2)  (1109 242)  (1109 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 9)  (1093 249)  (1093 249)  routing T_21_15.sp12_h_l_22 <X> T_21_15.sp12_v_b_1


LogicTile_22_15

 (13 12)  (1157 252)  (1157 252)  routing T_22_15.sp4_v_t_46 <X> T_22_15.sp4_v_b_11
 (4 13)  (1148 253)  (1148 253)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_h_r_9
 (6 13)  (1150 253)  (1150 253)  routing T_22_15.sp4_h_l_36 <X> T_22_15.sp4_h_r_9


LogicTile_23_15

 (12 0)  (1210 240)  (1210 240)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_h_r_2
 (13 1)  (1211 241)  (1211 241)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_h_r_2
 (11 4)  (1209 244)  (1209 244)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_v_b_5
 (13 4)  (1211 244)  (1211 244)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_v_b_5
 (4 5)  (1202 245)  (1202 245)  routing T_23_15.sp4_v_t_47 <X> T_23_15.sp4_h_r_3
 (9 5)  (1207 245)  (1207 245)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_v_b_4
 (10 5)  (1208 245)  (1208 245)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_v_b_4
 (12 5)  (1210 245)  (1210 245)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_v_b_5
 (5 10)  (1203 250)  (1203 250)  routing T_23_15.sp4_v_b_6 <X> T_23_15.sp4_h_l_43
 (11 11)  (1209 251)  (1209 251)  routing T_23_15.sp4_h_r_0 <X> T_23_15.sp4_h_l_45
 (13 11)  (1211 251)  (1211 251)  routing T_23_15.sp4_h_r_0 <X> T_23_15.sp4_h_l_45
 (9 13)  (1207 253)  (1207 253)  routing T_23_15.sp4_v_t_47 <X> T_23_15.sp4_v_b_10


LogicTile_24_15

 (14 6)  (1266 246)  (1266 246)  routing T_24_15.sp4_v_t_1 <X> T_24_15.lc_trk_g1_4
 (14 7)  (1266 247)  (1266 247)  routing T_24_15.sp4_v_t_1 <X> T_24_15.lc_trk_g1_4
 (16 7)  (1268 247)  (1268 247)  routing T_24_15.sp4_v_t_1 <X> T_24_15.lc_trk_g1_4
 (17 7)  (1269 247)  (1269 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (3 9)  (1255 249)  (1255 249)  routing T_24_15.sp12_h_l_22 <X> T_24_15.sp12_v_b_1
 (15 12)  (1267 252)  (1267 252)  routing T_24_15.sp4_h_r_33 <X> T_24_15.lc_trk_g3_1
 (16 12)  (1268 252)  (1268 252)  routing T_24_15.sp4_h_r_33 <X> T_24_15.lc_trk_g3_1
 (17 12)  (1269 252)  (1269 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1270 252)  (1270 252)  routing T_24_15.sp4_h_r_33 <X> T_24_15.lc_trk_g3_1
 (22 12)  (1274 252)  (1274 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1279 252)  (1279 252)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 252)  (1280 252)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 252)  (1281 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 252)  (1282 252)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 252)  (1283 252)  routing T_24_15.lc_trk_g1_4 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 252)  (1284 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 252)  (1286 252)  routing T_24_15.lc_trk_g1_4 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 252)  (1288 252)  LC_6 Logic Functioning bit
 (38 12)  (1290 252)  (1290 252)  LC_6 Logic Functioning bit
 (41 12)  (1293 252)  (1293 252)  LC_6 Logic Functioning bit
 (43 12)  (1295 252)  (1295 252)  LC_6 Logic Functioning bit
 (48 12)  (1300 252)  (1300 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (1278 253)  (1278 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 253)  (1279 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 253)  (1280 253)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 253)  (1281 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 253)  (1282 253)  routing T_24_15.lc_trk_g3_6 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 253)  (1284 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1285 253)  (1285 253)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.input_2_6
 (34 13)  (1286 253)  (1286 253)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.input_2_6
 (36 13)  (1288 253)  (1288 253)  LC_6 Logic Functioning bit
 (38 13)  (1290 253)  (1290 253)  LC_6 Logic Functioning bit
 (40 13)  (1292 253)  (1292 253)  LC_6 Logic Functioning bit
 (43 13)  (1295 253)  (1295 253)  LC_6 Logic Functioning bit
 (52 13)  (1304 253)  (1304 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 15)  (1274 255)  (1274 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_25_15

 (11 0)  (1317 240)  (1317 240)  routing T_25_15.sp4_h_r_9 <X> T_25_15.sp4_v_b_2
 (16 0)  (1322 240)  (1322 240)  routing T_25_15.sp4_v_b_9 <X> T_25_15.lc_trk_g0_1
 (17 0)  (1323 240)  (1323 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 240)  (1324 240)  routing T_25_15.sp4_v_b_9 <X> T_25_15.lc_trk_g0_1
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (1324 241)  (1324 241)  routing T_25_15.sp4_v_b_9 <X> T_25_15.lc_trk_g0_1
 (26 1)  (1332 241)  (1332 241)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input0_0
 (27 1)  (1333 241)  (1333 241)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input0_0
 (28 1)  (1334 241)  (1334 241)  routing T_25_15.lc_trk_g3_3 <X> T_25_15.input0_0
 (29 1)  (1335 241)  (1335 241)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (1310 242)  (1310 242)  routing T_25_15.sp4_v_b_0 <X> T_25_15.sp4_v_t_37
 (26 2)  (1332 242)  (1332 242)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_1
 (14 3)  (1320 243)  (1320 243)  routing T_25_15.sp4_r_v_b_28 <X> T_25_15.lc_trk_g0_4
 (17 3)  (1323 243)  (1323 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (1332 243)  (1332 243)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_1
 (27 3)  (1333 243)  (1333 243)  routing T_25_15.lc_trk_g1_6 <X> T_25_15.input0_1
 (29 3)  (1335 243)  (1335 243)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (9 4)  (1315 244)  (1315 244)  routing T_25_15.sp4_h_l_36 <X> T_25_15.sp4_h_r_4
 (10 4)  (1316 244)  (1316 244)  routing T_25_15.sp4_h_l_36 <X> T_25_15.sp4_h_r_4
 (14 4)  (1320 244)  (1320 244)  routing T_25_15.sp4_v_b_8 <X> T_25_15.lc_trk_g1_0
 (17 4)  (1323 244)  (1323 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (14 5)  (1320 245)  (1320 245)  routing T_25_15.sp4_v_b_8 <X> T_25_15.lc_trk_g1_0
 (16 5)  (1322 245)  (1322 245)  routing T_25_15.sp4_v_b_8 <X> T_25_15.lc_trk_g1_0
 (17 5)  (1323 245)  (1323 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 5)  (1333 245)  (1333 245)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.input0_2
 (29 5)  (1335 245)  (1335 245)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (22 6)  (1328 246)  (1328 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (1331 246)  (1331 246)  routing T_25_15.lft_op_6 <X> T_25_15.lc_trk_g1_6
 (26 6)  (1332 246)  (1332 246)  routing T_25_15.lc_trk_g1_4 <X> T_25_15.input0_3
 (14 7)  (1320 247)  (1320 247)  routing T_25_15.sp4_h_r_4 <X> T_25_15.lc_trk_g1_4
 (15 7)  (1321 247)  (1321 247)  routing T_25_15.sp4_h_r_4 <X> T_25_15.lc_trk_g1_4
 (16 7)  (1322 247)  (1322 247)  routing T_25_15.sp4_h_r_4 <X> T_25_15.lc_trk_g1_4
 (17 7)  (1323 247)  (1323 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (1327 247)  (1327 247)  routing T_25_15.sp4_r_v_b_31 <X> T_25_15.lc_trk_g1_7
 (22 7)  (1328 247)  (1328 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1330 247)  (1330 247)  routing T_25_15.lft_op_6 <X> T_25_15.lc_trk_g1_6
 (27 7)  (1333 247)  (1333 247)  routing T_25_15.lc_trk_g1_4 <X> T_25_15.input0_3
 (29 7)  (1335 247)  (1335 247)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (21 8)  (1327 248)  (1327 248)  routing T_25_15.sp4_v_b_35 <X> T_25_15.lc_trk_g2_3
 (22 8)  (1328 248)  (1328 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 248)  (1329 248)  routing T_25_15.sp4_v_b_35 <X> T_25_15.lc_trk_g2_3
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.wire_bram/ram/WDATA_11
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g3_0 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (3 9)  (1309 249)  (1309 249)  routing T_25_15.sp12_h_l_22 <X> T_25_15.sp12_v_b_1
 (21 9)  (1327 249)  (1327 249)  routing T_25_15.sp4_v_b_35 <X> T_25_15.lc_trk_g2_3
 (22 9)  (1328 249)  (1328 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 249)  (1329 249)  routing T_25_15.sp4_h_l_15 <X> T_25_15.lc_trk_g2_2
 (24 9)  (1330 249)  (1330 249)  routing T_25_15.sp4_h_l_15 <X> T_25_15.lc_trk_g2_2
 (25 9)  (1331 249)  (1331 249)  routing T_25_15.sp4_h_l_15 <X> T_25_15.lc_trk_g2_2
 (26 9)  (1332 249)  (1332 249)  routing T_25_15.lc_trk_g2_2 <X> T_25_15.input0_4
 (28 9)  (1334 249)  (1334 249)  routing T_25_15.lc_trk_g2_2 <X> T_25_15.input0_4
 (29 9)  (1335 249)  (1335 249)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (37 9)  (1343 249)  (1343 249)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (6 10)  (1312 250)  (1312 250)  routing T_25_15.sp4_h_l_36 <X> T_25_15.sp4_v_t_43
 (8 10)  (1314 250)  (1314 250)  routing T_25_15.sp4_v_t_36 <X> T_25_15.sp4_h_l_42
 (9 10)  (1315 250)  (1315 250)  routing T_25_15.sp4_v_t_36 <X> T_25_15.sp4_h_l_42
 (10 10)  (1316 250)  (1316 250)  routing T_25_15.sp4_v_t_36 <X> T_25_15.sp4_h_l_42
 (35 10)  (1341 250)  (1341 250)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input2_5
 (8 11)  (1314 251)  (1314 251)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_v_t_42
 (29 11)  (1335 251)  (1335 251)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 251)  (1338 251)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 251)  (1339 251)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input2_5
 (34 11)  (1340 251)  (1340 251)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input2_5
 (35 11)  (1341 251)  (1341 251)  routing T_25_15.lc_trk_g3_6 <X> T_25_15.input2_5
 (13 12)  (1319 252)  (1319 252)  routing T_25_15.sp4_v_t_46 <X> T_25_15.sp4_v_b_11
 (14 12)  (1320 252)  (1320 252)  routing T_25_15.sp4_v_t_13 <X> T_25_15.lc_trk_g3_0
 (22 12)  (1328 252)  (1328 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_14 lc_trk_g3_3
 (23 12)  (1329 252)  (1329 252)  routing T_25_15.sp4_h_l_14 <X> T_25_15.lc_trk_g3_3
 (24 12)  (1330 252)  (1330 252)  routing T_25_15.sp4_h_l_14 <X> T_25_15.lc_trk_g3_3
 (26 12)  (1332 252)  (1332 252)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input0_6
 (35 12)  (1341 252)  (1341 252)  routing T_25_15.lc_trk_g1_7 <X> T_25_15.input2_6
 (16 13)  (1322 253)  (1322 253)  routing T_25_15.sp4_v_t_13 <X> T_25_15.lc_trk_g3_0
 (17 13)  (1323 253)  (1323 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_13 lc_trk_g3_0
 (21 13)  (1327 253)  (1327 253)  routing T_25_15.sp4_h_l_14 <X> T_25_15.lc_trk_g3_3
 (26 13)  (1332 253)  (1332 253)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input0_6
 (27 13)  (1333 253)  (1333 253)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input0_6
 (28 13)  (1334 253)  (1334 253)  routing T_25_15.lc_trk_g3_7 <X> T_25_15.input0_6
 (29 13)  (1335 253)  (1335 253)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 253)  (1338 253)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 253)  (1340 253)  routing T_25_15.lc_trk_g1_7 <X> T_25_15.input2_6
 (35 13)  (1341 253)  (1341 253)  routing T_25_15.lc_trk_g1_7 <X> T_25_15.input2_6
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (4 14)  (1310 254)  (1310 254)  routing T_25_15.sp4_v_b_9 <X> T_25_15.sp4_v_t_44
 (22 14)  (1328 254)  (1328 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g0_4 <X> T_25_15.wire_bram/ram/RE
 (3 15)  (1309 255)  (1309 255)  routing T_25_15.sp12_h_l_22 <X> T_25_15.sp12_v_t_22
 (22 15)  (1328 255)  (1328 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_22 lc_trk_g3_6
 (23 15)  (1329 255)  (1329 255)  routing T_25_15.sp12_v_b_22 <X> T_25_15.lc_trk_g3_6
 (25 15)  (1331 255)  (1331 255)  routing T_25_15.sp12_v_b_22 <X> T_25_15.lc_trk_g3_6
 (26 15)  (1332 255)  (1332 255)  routing T_25_15.lc_trk_g2_3 <X> T_25_15.input0_7
 (28 15)  (1334 255)  (1334 255)  routing T_25_15.lc_trk_g2_3 <X> T_25_15.input0_7
 (29 15)  (1335 255)  (1335 255)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 255)  (1338 255)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 255)  (1340 255)  routing T_25_15.lc_trk_g1_0 <X> T_25_15.input2_7


LogicTile_26_15

 (19 6)  (1367 246)  (1367 246)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (2 8)  (1350 248)  (1350 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 14)  (1352 254)  (1352 254)  routing T_26_15.sp4_v_b_1 <X> T_26_15.sp4_v_t_44
 (6 14)  (1354 254)  (1354 254)  routing T_26_15.sp4_v_b_1 <X> T_26_15.sp4_v_t_44


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


RAM_Tile_8_14

 (3 14)  (399 238)  (399 238)  routing T_8_14.sp12_h_r_1 <X> T_8_14.sp12_v_t_22
 (3 15)  (399 239)  (399 239)  routing T_8_14.sp12_h_r_1 <X> T_8_14.sp12_v_t_22


LogicTile_9_14

 (3 6)  (441 230)  (441 230)  routing T_9_14.sp12_h_r_0 <X> T_9_14.sp12_v_t_23
 (3 7)  (441 231)  (441 231)  routing T_9_14.sp12_h_r_0 <X> T_9_14.sp12_v_t_23


LogicTile_11_14

 (14 2)  (560 226)  (560 226)  routing T_11_14.sp4_h_l_1 <X> T_11_14.lc_trk_g0_4
 (15 3)  (561 227)  (561 227)  routing T_11_14.sp4_h_l_1 <X> T_11_14.lc_trk_g0_4
 (16 3)  (562 227)  (562 227)  routing T_11_14.sp4_h_l_1 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 4)  (573 228)  (573 228)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 228)  (577 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 228)  (580 228)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 228)  (581 228)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_2
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (39 4)  (585 228)  (585 228)  LC_2 Logic Functioning bit
 (41 4)  (587 228)  (587 228)  LC_2 Logic Functioning bit
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (14 5)  (560 229)  (560 229)  routing T_11_14.sp4_h_r_0 <X> T_11_14.lc_trk_g1_0
 (15 5)  (561 229)  (561 229)  routing T_11_14.sp4_h_r_0 <X> T_11_14.lc_trk_g1_0
 (16 5)  (562 229)  (562 229)  routing T_11_14.sp4_h_r_0 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 229)  (574 229)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 229)  (578 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (579 229)  (579 229)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_2
 (34 5)  (580 229)  (580 229)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_2
 (35 5)  (581 229)  (581 229)  routing T_11_14.lc_trk_g3_7 <X> T_11_14.input_2_2
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (40 5)  (586 229)  (586 229)  LC_2 Logic Functioning bit
 (43 5)  (589 229)  (589 229)  LC_2 Logic Functioning bit
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 235)  (571 235)  routing T_11_14.sp4_r_v_b_38 <X> T_11_14.lc_trk_g2_6
 (15 12)  (561 236)  (561 236)  routing T_11_14.sp4_v_t_28 <X> T_11_14.lc_trk_g3_1
 (16 12)  (562 236)  (562 236)  routing T_11_14.sp4_v_t_28 <X> T_11_14.lc_trk_g3_1
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 14)  (567 238)  (567 238)  routing T_11_14.sp4_h_r_39 <X> T_11_14.lc_trk_g3_7
 (22 14)  (568 238)  (568 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (569 238)  (569 238)  routing T_11_14.sp4_h_r_39 <X> T_11_14.lc_trk_g3_7
 (24 14)  (570 238)  (570 238)  routing T_11_14.sp4_h_r_39 <X> T_11_14.lc_trk_g3_7
 (25 14)  (571 238)  (571 238)  routing T_11_14.sp4_v_b_38 <X> T_11_14.lc_trk_g3_6
 (29 14)  (575 238)  (575 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 238)  (576 238)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 238)  (579 238)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 238)  (583 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (41 14)  (587 238)  (587 238)  LC_7 Logic Functioning bit
 (43 14)  (589 238)  (589 238)  LC_7 Logic Functioning bit
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 239)  (569 239)  routing T_11_14.sp4_v_b_38 <X> T_11_14.lc_trk_g3_6
 (25 15)  (571 239)  (571 239)  routing T_11_14.sp4_v_b_38 <X> T_11_14.lc_trk_g3_6
 (31 15)  (577 239)  (577 239)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (41 15)  (587 239)  (587 239)  LC_7 Logic Functioning bit
 (43 15)  (589 239)  (589 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (15 0)  (615 224)  (615 224)  routing T_12_14.top_op_1 <X> T_12_14.lc_trk_g0_1
 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (14 1)  (614 225)  (614 225)  routing T_12_14.sp4_r_v_b_35 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (618 225)  (618 225)  routing T_12_14.top_op_1 <X> T_12_14.lc_trk_g0_1
 (4 2)  (604 226)  (604 226)  routing T_12_14.sp4_h_r_6 <X> T_12_14.sp4_v_t_37
 (6 2)  (606 226)  (606 226)  routing T_12_14.sp4_h_r_6 <X> T_12_14.sp4_v_t_37
 (15 2)  (615 226)  (615 226)  routing T_12_14.bot_op_5 <X> T_12_14.lc_trk_g0_5
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (621 226)  (621 226)  routing T_12_14.lft_op_7 <X> T_12_14.lc_trk_g0_7
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 226)  (624 226)  routing T_12_14.lft_op_7 <X> T_12_14.lc_trk_g0_7
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (46 2)  (646 226)  (646 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (605 227)  (605 227)  routing T_12_14.sp4_h_r_6 <X> T_12_14.sp4_v_t_37
 (11 3)  (611 227)  (611 227)  routing T_12_14.sp4_h_r_6 <X> T_12_14.sp4_h_l_39
 (13 3)  (613 227)  (613 227)  routing T_12_14.sp4_h_r_6 <X> T_12_14.sp4_h_l_39
 (15 3)  (615 227)  (615 227)  routing T_12_14.bot_op_4 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.bnr_op_1 <X> T_12_14.lc_trk_g1_1
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 228)  (623 228)  routing T_12_14.sp4_v_b_19 <X> T_12_14.lc_trk_g1_3
 (24 4)  (624 228)  (624 228)  routing T_12_14.sp4_v_b_19 <X> T_12_14.lc_trk_g1_3
 (25 4)  (625 228)  (625 228)  routing T_12_14.lft_op_2 <X> T_12_14.lc_trk_g1_2
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 228)  (630 228)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (40 4)  (640 228)  (640 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (18 5)  (618 229)  (618 229)  routing T_12_14.bnr_op_1 <X> T_12_14.lc_trk_g1_1
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 229)  (624 229)  routing T_12_14.lft_op_2 <X> T_12_14.lc_trk_g1_2
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 229)  (631 229)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (48 5)  (648 229)  (648 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (615 230)  (615 230)  routing T_12_14.sp4_h_r_21 <X> T_12_14.lc_trk_g1_5
 (16 6)  (616 230)  (616 230)  routing T_12_14.sp4_h_r_21 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.sp4_h_r_21 <X> T_12_14.lc_trk_g1_5
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 230)  (623 230)  routing T_12_14.sp4_v_b_23 <X> T_12_14.lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.sp4_v_b_23 <X> T_12_14.lc_trk_g1_7
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 230)  (635 230)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.input_2_3
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (40 6)  (640 230)  (640 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (14 7)  (614 231)  (614 231)  routing T_12_14.top_op_4 <X> T_12_14.lc_trk_g1_4
 (15 7)  (615 231)  (615 231)  routing T_12_14.top_op_4 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (618 231)  (618 231)  routing T_12_14.sp4_h_r_21 <X> T_12_14.lc_trk_g1_5
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 231)  (623 231)  routing T_12_14.sp4_h_r_6 <X> T_12_14.lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.sp4_h_r_6 <X> T_12_14.lc_trk_g1_6
 (25 7)  (625 231)  (625 231)  routing T_12_14.sp4_h_r_6 <X> T_12_14.lc_trk_g1_6
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (634 231)  (634 231)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.input_2_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (40 7)  (640 231)  (640 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (26 8)  (626 232)  (626 232)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (40 8)  (640 232)  (640 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (40 9)  (640 233)  (640 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (15 10)  (615 234)  (615 234)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g2_5
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 234)  (635 234)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.input_2_5
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (40 10)  (640 234)  (640 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 235)  (632 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (635 235)  (635 235)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.input_2_5
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (50 12)  (650 236)  (650 236)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (621 237)  (621 237)  routing T_12_14.sp4_r_v_b_43 <X> T_12_14.lc_trk_g3_3
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (625 238)  (625 238)  routing T_12_14.sp4_v_b_38 <X> T_12_14.lc_trk_g3_6
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (40 14)  (640 238)  (640 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (50 14)  (650 238)  (650 238)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (618 239)  (618 239)  routing T_12_14.sp4_r_v_b_45 <X> T_12_14.lc_trk_g3_5
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 239)  (623 239)  routing T_12_14.sp4_v_b_38 <X> T_12_14.lc_trk_g3_6
 (25 15)  (625 239)  (625 239)  routing T_12_14.sp4_v_b_38 <X> T_12_14.lc_trk_g3_6
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (38 15)  (638 239)  (638 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit
 (43 15)  (643 239)  (643 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (10 0)  (664 224)  (664 224)  routing T_13_14.sp4_v_t_45 <X> T_13_14.sp4_h_r_1
 (15 0)  (669 224)  (669 224)  routing T_13_14.bot_op_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.bot_op_3 <X> T_13_14.lc_trk_g0_3
 (14 2)  (668 226)  (668 226)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g0_4
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (694 226)  (694 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 227)  (687 227)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_1
 (34 3)  (688 227)  (688 227)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_1
 (35 3)  (689 227)  (689 227)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.input_2_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (39 3)  (693 227)  (693 227)  LC_1 Logic Functioning bit
 (15 4)  (669 228)  (669 228)  routing T_13_14.bot_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (675 228)  (675 228)  routing T_13_14.bnr_op_3 <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.input_2_2
 (43 4)  (697 228)  (697 228)  LC_2 Logic Functioning bit
 (21 5)  (675 229)  (675 229)  routing T_13_14.bnr_op_3 <X> T_13_14.lc_trk_g1_3
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.bot_op_2 <X> T_13_14.lc_trk_g1_2
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.input_2_2
 (21 6)  (675 230)  (675 230)  routing T_13_14.bnr_op_7 <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (679 230)  (679 230)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g1_6
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (40 6)  (694 230)  (694 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (662 231)  (662 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_v_t_41
 (9 7)  (663 231)  (663 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_v_t_41
 (14 7)  (668 231)  (668 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (15 7)  (669 231)  (669 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (16 7)  (670 231)  (670 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (675 231)  (675 231)  routing T_13_14.bnr_op_7 <X> T_13_14.lc_trk_g1_7
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 231)  (677 231)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g1_6
 (26 7)  (680 231)  (680 231)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (14 8)  (668 232)  (668 232)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (43 8)  (697 232)  (697 232)  LC_4 Logic Functioning bit
 (46 8)  (700 232)  (700 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (704 232)  (704 232)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 233)  (669 233)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (16 9)  (670 233)  (670 233)  routing T_13_14.sp4_h_l_21 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 233)  (684 233)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (46 9)  (700 233)  (700 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (670 234)  (670 234)  routing T_13_14.sp4_v_t_16 <X> T_13_14.lc_trk_g2_5
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.sp4_v_t_16 <X> T_13_14.lc_trk_g2_5
 (21 10)  (675 234)  (675 234)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (40 10)  (694 234)  (694 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (50 10)  (704 234)  (704 234)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (46 11)  (700 235)  (700 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (705 235)  (705 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (707 235)  (707 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (657 236)  (657 236)  routing T_13_14.sp12_v_t_22 <X> T_13_14.sp12_h_r_1
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp4_v_t_30 <X> T_13_14.lc_trk_g3_3
 (35 12)  (689 236)  (689 236)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.input_2_6
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (51 12)  (705 236)  (705 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 237)  (677 237)  routing T_13_14.sp4_h_l_15 <X> T_13_14.lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.sp4_h_l_15 <X> T_13_14.lc_trk_g3_2
 (25 13)  (679 237)  (679 237)  routing T_13_14.sp4_h_l_15 <X> T_13_14.lc_trk_g3_2
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (687 237)  (687 237)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.input_2_6
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (4 14)  (658 238)  (658 238)  routing T_13_14.sp4_h_r_3 <X> T_13_14.sp4_v_t_44
 (6 14)  (660 238)  (660 238)  routing T_13_14.sp4_h_r_3 <X> T_13_14.sp4_v_t_44
 (25 14)  (679 238)  (679 238)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g3_6
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 238)  (687 238)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (5 15)  (659 239)  (659 239)  routing T_13_14.sp4_h_r_3 <X> T_13_14.sp4_v_t_44
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (40 15)  (694 239)  (694 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (8 0)  (716 224)  (716 224)  routing T_14_14.sp4_v_b_1 <X> T_14_14.sp4_h_r_1
 (9 0)  (717 224)  (717 224)  routing T_14_14.sp4_v_b_1 <X> T_14_14.sp4_h_r_1
 (14 0)  (722 224)  (722 224)  routing T_14_14.sp4_v_b_8 <X> T_14_14.lc_trk_g0_0
 (21 0)  (729 224)  (729 224)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (40 0)  (748 224)  (748 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (4 1)  (712 225)  (712 225)  routing T_14_14.sp4_h_l_41 <X> T_14_14.sp4_h_r_0
 (6 1)  (714 225)  (714 225)  routing T_14_14.sp4_h_l_41 <X> T_14_14.sp4_h_r_0
 (14 1)  (722 225)  (722 225)  routing T_14_14.sp4_v_b_8 <X> T_14_14.lc_trk_g0_0
 (16 1)  (724 225)  (724 225)  routing T_14_14.sp4_v_b_8 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (10 2)  (718 226)  (718 226)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_h_l_36
 (14 2)  (722 226)  (722 226)  routing T_14_14.lft_op_4 <X> T_14_14.lc_trk_g0_4
 (15 2)  (723 226)  (723 226)  routing T_14_14.lft_op_5 <X> T_14_14.lc_trk_g0_5
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 226)  (726 226)  routing T_14_14.lft_op_5 <X> T_14_14.lc_trk_g0_5
 (21 2)  (729 226)  (729 226)  routing T_14_14.sp4_v_b_15 <X> T_14_14.lc_trk_g0_7
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 226)  (731 226)  routing T_14_14.sp4_v_b_15 <X> T_14_14.lc_trk_g0_7
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (50 2)  (758 226)  (758 226)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (723 227)  (723 227)  routing T_14_14.lft_op_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (729 227)  (729 227)  routing T_14_14.sp4_v_b_15 <X> T_14_14.lc_trk_g0_7
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (15 4)  (723 228)  (723 228)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g1_1
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 228)  (726 228)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g1_1
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.bot_op_3 <X> T_14_14.lc_trk_g1_3
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (9 5)  (717 229)  (717 229)  routing T_14_14.sp4_v_t_45 <X> T_14_14.sp4_v_b_4
 (10 5)  (718 229)  (718 229)  routing T_14_14.sp4_v_t_45 <X> T_14_14.sp4_v_b_4
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 229)  (731 229)  routing T_14_14.sp4_h_r_2 <X> T_14_14.lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.sp4_h_r_2 <X> T_14_14.lc_trk_g1_2
 (25 5)  (733 229)  (733 229)  routing T_14_14.sp4_h_r_2 <X> T_14_14.lc_trk_g1_2
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 229)  (740 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 229)  (741 229)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.input_2_2
 (34 5)  (742 229)  (742 229)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.input_2_2
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (10 6)  (718 230)  (718 230)  routing T_14_14.sp4_v_b_11 <X> T_14_14.sp4_h_l_41
 (14 6)  (722 230)  (722 230)  routing T_14_14.sp4_h_l_1 <X> T_14_14.lc_trk_g1_4
 (21 6)  (729 230)  (729 230)  routing T_14_14.sp4_v_b_15 <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (731 230)  (731 230)  routing T_14_14.sp4_v_b_15 <X> T_14_14.lc_trk_g1_7
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 230)  (743 230)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_3
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (15 7)  (723 231)  (723 231)  routing T_14_14.sp4_h_l_1 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp4_h_l_1 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (729 231)  (729 231)  routing T_14_14.sp4_v_b_15 <X> T_14_14.lc_trk_g1_7
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_3
 (34 7)  (742 231)  (742 231)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_3
 (35 7)  (743 231)  (743 231)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_3
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (12 8)  (720 232)  (720 232)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_h_r_8
 (25 8)  (733 232)  (733 232)  routing T_14_14.sp4_h_r_42 <X> T_14_14.lc_trk_g2_2
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (40 8)  (748 232)  (748 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (50 8)  (758 232)  (758 232)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (719 233)  (719 233)  routing T_14_14.sp4_v_b_8 <X> T_14_14.sp4_h_r_8
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_h_r_42 <X> T_14_14.lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.sp4_h_r_42 <X> T_14_14.lc_trk_g2_2
 (25 9)  (733 233)  (733 233)  routing T_14_14.sp4_h_r_42 <X> T_14_14.lc_trk_g2_2
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (40 9)  (748 233)  (748 233)  LC_4 Logic Functioning bit
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (42 10)  (750 234)  (750 234)  LC_5 Logic Functioning bit
 (43 10)  (751 234)  (751 234)  LC_5 Logic Functioning bit
 (15 11)  (723 235)  (723 235)  routing T_14_14.tnr_op_4 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 235)  (740 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (742 235)  (742 235)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.input_2_5
 (35 11)  (743 235)  (743 235)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.input_2_5
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (40 11)  (748 235)  (748 235)  LC_5 Logic Functioning bit
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (5 12)  (713 236)  (713 236)  routing T_14_14.sp4_v_b_9 <X> T_14_14.sp4_h_r_9
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 236)  (732 236)  routing T_14_14.tnr_op_3 <X> T_14_14.lc_trk_g3_3
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 236)  (743 236)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.input_2_6
 (40 12)  (748 236)  (748 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (47 12)  (755 236)  (755 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (6 13)  (714 237)  (714 237)  routing T_14_14.sp4_v_b_9 <X> T_14_14.sp4_h_r_9
 (18 13)  (726 237)  (726 237)  routing T_14_14.sp4_r_v_b_41 <X> T_14_14.lc_trk_g3_1
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (53 13)  (761 237)  (761 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (722 238)  (722 238)  routing T_14_14.rgt_op_4 <X> T_14_14.lc_trk_g3_4
 (15 14)  (723 238)  (723 238)  routing T_14_14.rgt_op_5 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 238)  (726 238)  routing T_14_14.rgt_op_5 <X> T_14_14.lc_trk_g3_5
 (21 14)  (729 238)  (729 238)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g3_7
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (733 238)  (733 238)  routing T_14_14.rgt_op_6 <X> T_14_14.lc_trk_g3_6
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (40 14)  (748 238)  (748 238)  LC_7 Logic Functioning bit
 (50 14)  (758 238)  (758 238)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (723 239)  (723 239)  routing T_14_14.rgt_op_4 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.rgt_op_6 <X> T_14_14.lc_trk_g3_6
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit
 (40 15)  (748 239)  (748 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (6 0)  (768 224)  (768 224)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_v_b_0
 (21 0)  (783 224)  (783 224)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g0_3
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g0_3
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 224)  (797 224)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.input_2_0
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (5 1)  (767 225)  (767 225)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_v_b_0
 (8 1)  (770 225)  (770 225)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_v_b_1
 (10 1)  (772 225)  (772 225)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_v_b_1
 (14 1)  (776 225)  (776 225)  routing T_15_14.sp4_r_v_b_35 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 225)  (796 225)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.input_2_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (51 1)  (813 225)  (813 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (15 2)  (777 226)  (777 226)  routing T_15_14.bot_op_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (784 226)  (784 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 226)  (786 226)  routing T_15_14.bot_op_7 <X> T_15_14.lc_trk_g0_7
 (26 2)  (788 226)  (788 226)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (13 3)  (775 227)  (775 227)  routing T_15_14.sp4_v_b_9 <X> T_15_14.sp4_h_l_39
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g0_6
 (25 3)  (787 227)  (787 227)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g0_6
 (27 3)  (789 227)  (789 227)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (797 227)  (797 227)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.input_2_1
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (51 3)  (813 227)  (813 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.bot_op_3 <X> T_15_14.lc_trk_g1_3
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (52 4)  (814 228)  (814 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (9 5)  (771 229)  (771 229)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_v_b_4
 (10 5)  (772 229)  (772 229)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_v_b_4
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.bot_op_2 <X> T_15_14.lc_trk_g1_2
 (26 5)  (788 229)  (788 229)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 229)  (795 229)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_2
 (35 5)  (797 229)  (797 229)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_2
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (11 6)  (773 230)  (773 230)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_t_40
 (15 6)  (777 230)  (777 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (21 6)  (783 230)  (783 230)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 230)  (788 230)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (15 7)  (777 231)  (777 231)  routing T_15_14.bot_op_4 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (780 231)  (780 231)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 231)  (786 231)  routing T_15_14.bot_op_6 <X> T_15_14.lc_trk_g1_6
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (795 231)  (795 231)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.input_2_3
 (34 7)  (796 231)  (796 231)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.input_2_3
 (35 7)  (797 231)  (797 231)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.input_2_3
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (47 7)  (809 231)  (809 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (776 232)  (776 232)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (25 8)  (787 232)  (787 232)  routing T_15_14.bnl_op_2 <X> T_15_14.lc_trk_g2_2
 (27 8)  (789 232)  (789 232)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (40 8)  (802 232)  (802 232)  LC_4 Logic Functioning bit
 (50 8)  (812 232)  (812 232)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (777 233)  (777 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 233)  (787 233)  routing T_15_14.bnl_op_2 <X> T_15_14.lc_trk_g2_2
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 233)  (792 233)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (39 9)  (801 233)  (801 233)  LC_4 Logic Functioning bit
 (40 9)  (802 233)  (802 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (14 10)  (776 234)  (776 234)  routing T_15_14.bnl_op_4 <X> T_15_14.lc_trk_g2_4
 (25 10)  (787 234)  (787 234)  routing T_15_14.bnl_op_6 <X> T_15_14.lc_trk_g2_6
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (50 10)  (812 234)  (812 234)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (775 235)  (775 235)  routing T_15_14.sp4_v_b_3 <X> T_15_14.sp4_h_l_45
 (14 11)  (776 235)  (776 235)  routing T_15_14.bnl_op_4 <X> T_15_14.lc_trk_g2_4
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (787 235)  (787 235)  routing T_15_14.bnl_op_6 <X> T_15_14.lc_trk_g2_6
 (27 11)  (789 235)  (789 235)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (21 12)  (783 236)  (783 236)  routing T_15_14.bnl_op_3 <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (787 236)  (787 236)  routing T_15_14.bnl_op_2 <X> T_15_14.lc_trk_g3_2
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (40 12)  (802 236)  (802 236)  LC_6 Logic Functioning bit
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (42 12)  (804 236)  (804 236)  LC_6 Logic Functioning bit
 (46 12)  (808 236)  (808 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (770 237)  (770 237)  routing T_15_14.sp4_v_t_42 <X> T_15_14.sp4_v_b_10
 (10 13)  (772 237)  (772 237)  routing T_15_14.sp4_v_t_42 <X> T_15_14.sp4_v_b_10
 (21 13)  (783 237)  (783 237)  routing T_15_14.bnl_op_3 <X> T_15_14.lc_trk_g3_3
 (22 13)  (784 237)  (784 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 237)  (787 237)  routing T_15_14.bnl_op_2 <X> T_15_14.lc_trk_g3_2
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (796 237)  (796 237)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.input_2_6
 (35 13)  (797 237)  (797 237)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.input_2_6
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (40 13)  (802 237)  (802 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit
 (14 14)  (776 238)  (776 238)  routing T_15_14.bnl_op_4 <X> T_15_14.lc_trk_g3_4
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 238)  (790 238)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (40 14)  (802 238)  (802 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (50 14)  (812 238)  (812 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (776 239)  (776 239)  routing T_15_14.bnl_op_4 <X> T_15_14.lc_trk_g3_4
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (789 239)  (789 239)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 239)  (793 239)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit
 (40 15)  (802 239)  (802 239)  LC_7 Logic Functioning bit
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit
 (51 15)  (813 239)  (813 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_14

 (26 0)  (842 224)  (842 224)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (26 1)  (842 225)  (842 225)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 225)  (848 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 225)  (849 225)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.input_2_0
 (34 1)  (850 225)  (850 225)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.input_2_0
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (40 1)  (856 225)  (856 225)  LC_0 Logic Functioning bit
 (42 1)  (858 225)  (858 225)  LC_0 Logic Functioning bit
 (43 1)  (859 225)  (859 225)  LC_0 Logic Functioning bit
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (841 226)  (841 226)  routing T_16_14.sp4_v_b_6 <X> T_16_14.lc_trk_g0_6
 (18 3)  (834 227)  (834 227)  routing T_16_14.sp4_r_v_b_29 <X> T_16_14.lc_trk_g0_5
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (839 227)  (839 227)  routing T_16_14.sp4_v_b_6 <X> T_16_14.lc_trk_g0_6
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (40 4)  (856 228)  (856 228)  LC_2 Logic Functioning bit
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (16 5)  (832 229)  (832 229)  routing T_16_14.sp12_h_r_8 <X> T_16_14.lc_trk_g1_0
 (17 5)  (833 229)  (833 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (842 229)  (842 229)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g1_5
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 230)  (849 230)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 230)  (856 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (50 6)  (866 230)  (866 230)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (843 231)  (843 231)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (47 7)  (863 231)  (863 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (831 232)  (831 232)  routing T_16_14.sp4_h_r_25 <X> T_16_14.lc_trk_g2_1
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_h_r_25 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (837 232)  (837 232)  routing T_16_14.sp4_v_t_22 <X> T_16_14.lc_trk_g2_3
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 232)  (839 232)  routing T_16_14.sp4_v_t_22 <X> T_16_14.lc_trk_g2_3
 (26 8)  (842 232)  (842 232)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (856 232)  (856 232)  LC_4 Logic Functioning bit
 (42 8)  (858 232)  (858 232)  LC_4 Logic Functioning bit
 (53 8)  (869 232)  (869 232)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (830 233)  (830 233)  routing T_16_14.sp4_h_r_24 <X> T_16_14.lc_trk_g2_0
 (15 9)  (831 233)  (831 233)  routing T_16_14.sp4_h_r_24 <X> T_16_14.lc_trk_g2_0
 (16 9)  (832 233)  (832 233)  routing T_16_14.sp4_h_r_24 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (834 233)  (834 233)  routing T_16_14.sp4_h_r_25 <X> T_16_14.lc_trk_g2_1
 (21 9)  (837 233)  (837 233)  routing T_16_14.sp4_v_t_22 <X> T_16_14.lc_trk_g2_3
 (26 9)  (842 233)  (842 233)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (857 233)  (857 233)  LC_4 Logic Functioning bit
 (43 9)  (859 233)  (859 233)  LC_4 Logic Functioning bit
 (5 10)  (821 234)  (821 234)  routing T_16_14.sp4_v_b_6 <X> T_16_14.sp4_h_l_43
 (14 10)  (830 234)  (830 234)  routing T_16_14.sp4_h_r_36 <X> T_16_14.lc_trk_g2_4
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.bnl_op_5 <X> T_16_14.lc_trk_g2_5
 (25 10)  (841 234)  (841 234)  routing T_16_14.bnl_op_6 <X> T_16_14.lc_trk_g2_6
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 234)  (846 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 234)  (847 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 234)  (851 234)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.input_2_5
 (36 10)  (852 234)  (852 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (43 10)  (859 234)  (859 234)  LC_5 Logic Functioning bit
 (46 10)  (862 234)  (862 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (821 235)  (821 235)  routing T_16_14.sp4_h_l_43 <X> T_16_14.sp4_v_t_43
 (15 11)  (831 235)  (831 235)  routing T_16_14.sp4_h_r_36 <X> T_16_14.lc_trk_g2_4
 (16 11)  (832 235)  (832 235)  routing T_16_14.sp4_h_r_36 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (834 235)  (834 235)  routing T_16_14.bnl_op_5 <X> T_16_14.lc_trk_g2_5
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 235)  (841 235)  routing T_16_14.bnl_op_6 <X> T_16_14.lc_trk_g2_6
 (27 11)  (843 235)  (843 235)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 235)  (847 235)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 235)  (848 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (38 11)  (854 235)  (854 235)  LC_5 Logic Functioning bit
 (41 11)  (857 235)  (857 235)  LC_5 Logic Functioning bit
 (43 11)  (859 235)  (859 235)  LC_5 Logic Functioning bit
 (3 12)  (819 236)  (819 236)  routing T_16_14.sp12_v_t_22 <X> T_16_14.sp12_h_r_1
 (15 12)  (831 236)  (831 236)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g3_1
 (16 12)  (832 236)  (832 236)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.sp4_h_r_33 <X> T_16_14.lc_trk_g3_1
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 236)  (840 236)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g3_3
 (25 12)  (841 236)  (841 236)  routing T_16_14.sp4_v_b_26 <X> T_16_14.lc_trk_g3_2
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 236)  (847 236)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (40 12)  (856 236)  (856 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (50 12)  (866 236)  (866 236)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (831 237)  (831 237)  routing T_16_14.sp4_v_t_29 <X> T_16_14.lc_trk_g3_0
 (16 13)  (832 237)  (832 237)  routing T_16_14.sp4_v_t_29 <X> T_16_14.lc_trk_g3_0
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (837 237)  (837 237)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g3_3
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 237)  (839 237)  routing T_16_14.sp4_v_b_26 <X> T_16_14.lc_trk_g3_2
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (38 13)  (854 237)  (854 237)  LC_6 Logic Functioning bit
 (40 13)  (856 237)  (856 237)  LC_6 Logic Functioning bit
 (41 13)  (857 237)  (857 237)  LC_6 Logic Functioning bit
 (43 13)  (859 237)  (859 237)  LC_6 Logic Functioning bit
 (14 14)  (830 238)  (830 238)  routing T_16_14.bnl_op_4 <X> T_16_14.lc_trk_g3_4
 (15 14)  (831 238)  (831 238)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g3_5
 (16 14)  (832 238)  (832 238)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 238)  (834 238)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g3_5
 (21 14)  (837 238)  (837 238)  routing T_16_14.sp4_h_l_34 <X> T_16_14.lc_trk_g3_7
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 238)  (839 238)  routing T_16_14.sp4_h_l_34 <X> T_16_14.lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.sp4_h_l_34 <X> T_16_14.lc_trk_g3_7
 (27 14)  (843 238)  (843 238)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (40 14)  (856 238)  (856 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (50 14)  (866 238)  (866 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (830 239)  (830 239)  routing T_16_14.bnl_op_4 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_h_r_45 <X> T_16_14.lc_trk_g3_5
 (21 15)  (837 239)  (837 239)  routing T_16_14.sp4_h_l_34 <X> T_16_14.lc_trk_g3_7
 (27 15)  (843 239)  (843 239)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit
 (39 15)  (855 239)  (855 239)  LC_7 Logic Functioning bit
 (42 15)  (858 239)  (858 239)  LC_7 Logic Functioning bit
 (43 15)  (859 239)  (859 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 226)  (898 226)  routing T_17_14.top_op_7 <X> T_17_14.lc_trk_g0_7
 (25 2)  (899 226)  (899 226)  routing T_17_14.sp4_v_t_3 <X> T_17_14.lc_trk_g0_6
 (27 2)  (901 226)  (901 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 226)  (904 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (39 2)  (913 226)  (913 226)  LC_1 Logic Functioning bit
 (40 2)  (914 226)  (914 226)  LC_1 Logic Functioning bit
 (42 2)  (916 226)  (916 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (52 2)  (926 226)  (926 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (895 227)  (895 227)  routing T_17_14.top_op_7 <X> T_17_14.lc_trk_g0_7
 (22 3)  (896 227)  (896 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 227)  (897 227)  routing T_17_14.sp4_v_t_3 <X> T_17_14.lc_trk_g0_6
 (25 3)  (899 227)  (899 227)  routing T_17_14.sp4_v_t_3 <X> T_17_14.lc_trk_g0_6
 (30 3)  (904 227)  (904 227)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (40 3)  (914 227)  (914 227)  LC_1 Logic Functioning bit
 (42 3)  (916 227)  (916 227)  LC_1 Logic Functioning bit
 (0 6)  (874 230)  (874 230)  routing T_17_14.glb_netwk_2 <X> T_17_14.glb2local_0
 (1 6)  (875 230)  (875 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 230)  (902 230)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (914 230)  (914 230)  LC_3 Logic Functioning bit
 (26 7)  (900 231)  (900 231)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (907 231)  (907 231)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.input_2_3
 (15 8)  (889 232)  (889 232)  routing T_17_14.rgt_op_1 <X> T_17_14.lc_trk_g2_1
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.rgt_op_1 <X> T_17_14.lc_trk_g2_1
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 232)  (911 232)  LC_4 Logic Functioning bit
 (42 8)  (916 232)  (916 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (50 8)  (924 232)  (924 232)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (925 232)  (925 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (888 233)  (888 233)  routing T_17_14.sp4_h_r_24 <X> T_17_14.lc_trk_g2_0
 (15 9)  (889 233)  (889 233)  routing T_17_14.sp4_h_r_24 <X> T_17_14.lc_trk_g2_0
 (16 9)  (890 233)  (890 233)  routing T_17_14.sp4_h_r_24 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 233)  (905 233)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (14 10)  (888 234)  (888 234)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g2_4
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 234)  (897 234)  routing T_17_14.sp4_v_b_47 <X> T_17_14.lc_trk_g2_7
 (24 10)  (898 234)  (898 234)  routing T_17_14.sp4_v_b_47 <X> T_17_14.lc_trk_g2_7
 (12 11)  (886 235)  (886 235)  routing T_17_14.sp4_h_l_45 <X> T_17_14.sp4_v_t_45
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (14 12)  (888 236)  (888 236)  routing T_17_14.rgt_op_0 <X> T_17_14.lc_trk_g3_0
 (15 13)  (889 237)  (889 237)  routing T_17_14.rgt_op_0 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 14)  (895 238)  (895 238)  routing T_17_14.sp12_v_b_7 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (898 238)  (898 238)  routing T_17_14.sp12_v_b_7 <X> T_17_14.lc_trk_g3_7
 (21 15)  (895 239)  (895 239)  routing T_17_14.sp12_v_b_7 <X> T_17_14.lc_trk_g3_7


LogicTile_18_14

 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 226)  (959 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 226)  (961 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (42 2)  (970 226)  (970 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (48 2)  (976 226)  (976 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (978 226)  (978 226)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (954 227)  (954 227)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 227)  (965 227)  LC_1 Logic Functioning bit
 (40 3)  (968 227)  (968 227)  LC_1 Logic Functioning bit
 (42 3)  (970 227)  (970 227)  LC_1 Logic Functioning bit
 (47 3)  (975 227)  (975 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (976 227)  (976 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (932 228)  (932 228)  routing T_18_14.sp4_v_t_38 <X> T_18_14.sp4_v_b_3
 (5 4)  (933 228)  (933 228)  routing T_18_14.sp4_v_t_38 <X> T_18_14.sp4_h_r_3
 (11 4)  (939 228)  (939 228)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_v_b_5
 (13 4)  (941 228)  (941 228)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_v_b_5
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (951 232)  (951 232)  routing T_18_14.sp4_v_t_30 <X> T_18_14.lc_trk_g2_3
 (24 8)  (952 232)  (952 232)  routing T_18_14.sp4_v_t_30 <X> T_18_14.lc_trk_g2_3
 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_v_t_29 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_v_t_29 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 234)  (952 234)  routing T_18_14.tnl_op_7 <X> T_18_14.lc_trk_g2_7
 (21 11)  (949 235)  (949 235)  routing T_18_14.tnl_op_7 <X> T_18_14.lc_trk_g2_7
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_19_14

 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 3)  (986 227)  (986 227)  routing T_19_14.sp4_v_b_7 <X> T_19_14.sp4_h_l_37
 (4 4)  (986 228)  (986 228)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_v_b_3
 (22 5)  (1004 229)  (1004 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1007 229)  (1007 229)  routing T_19_14.sp4_r_v_b_26 <X> T_19_14.lc_trk_g1_2
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1000 231)  (1000 231)  routing T_19_14.sp4_r_v_b_29 <X> T_19_14.lc_trk_g1_5
 (15 10)  (997 234)  (997 234)  routing T_19_14.tnl_op_5 <X> T_19_14.lc_trk_g2_5
 (17 10)  (999 234)  (999 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (1007 234)  (1007 234)  routing T_19_14.wire_logic_cluster/lc_6/out <X> T_19_14.lc_trk_g2_6
 (18 11)  (1000 235)  (1000 235)  routing T_19_14.tnl_op_5 <X> T_19_14.lc_trk_g2_5
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (1003 236)  (1003 236)  routing T_19_14.sp4_v_t_22 <X> T_19_14.lc_trk_g3_3
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 236)  (1005 236)  routing T_19_14.sp4_v_t_22 <X> T_19_14.lc_trk_g3_3
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g2_5 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 236)  (1017 236)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_6
 (37 12)  (1019 236)  (1019 236)  LC_6 Logic Functioning bit
 (38 12)  (1020 236)  (1020 236)  LC_6 Logic Functioning bit
 (42 12)  (1024 236)  (1024 236)  LC_6 Logic Functioning bit
 (43 12)  (1025 236)  (1025 236)  LC_6 Logic Functioning bit
 (45 12)  (1027 236)  (1027 236)  LC_6 Logic Functioning bit
 (48 12)  (1030 236)  (1030 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (21 13)  (1003 237)  (1003 237)  routing T_19_14.sp4_v_t_22 <X> T_19_14.lc_trk_g3_3
 (26 13)  (1008 237)  (1008 237)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 237)  (1009 237)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 237)  (1010 237)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 237)  (1013 237)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 237)  (1014 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1015 237)  (1015 237)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_6
 (35 13)  (1017 237)  (1017 237)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.input_2_6
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (37 13)  (1019 237)  (1019 237)  LC_6 Logic Functioning bit
 (42 13)  (1024 237)  (1024 237)  LC_6 Logic Functioning bit
 (43 13)  (1025 237)  (1025 237)  LC_6 Logic Functioning bit
 (51 13)  (1033 237)  (1033 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 239)  (982 239)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 239)  (983 239)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/s_r


LogicTile_20_14

 (12 0)  (1048 224)  (1048 224)  routing T_20_14.sp4_v_t_39 <X> T_20_14.sp4_h_r_2
 (8 1)  (1044 225)  (1044 225)  routing T_20_14.sp4_v_t_47 <X> T_20_14.sp4_v_b_1
 (10 1)  (1046 225)  (1046 225)  routing T_20_14.sp4_v_t_47 <X> T_20_14.sp4_v_b_1
 (27 2)  (1063 226)  (1063 226)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 226)  (1064 226)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 226)  (1067 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 226)  (1070 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (38 2)  (1074 226)  (1074 226)  LC_1 Logic Functioning bit
 (40 2)  (1076 226)  (1076 226)  LC_1 Logic Functioning bit
 (42 2)  (1078 226)  (1078 226)  LC_1 Logic Functioning bit
 (30 3)  (1066 227)  (1066 227)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 227)  (1067 227)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 227)  (1072 227)  LC_1 Logic Functioning bit
 (38 3)  (1074 227)  (1074 227)  LC_1 Logic Functioning bit
 (40 3)  (1076 227)  (1076 227)  LC_1 Logic Functioning bit
 (42 3)  (1078 227)  (1078 227)  LC_1 Logic Functioning bit
 (4 9)  (1040 233)  (1040 233)  routing T_20_14.sp4_h_l_47 <X> T_20_14.sp4_h_r_6
 (6 9)  (1042 233)  (1042 233)  routing T_20_14.sp4_h_l_47 <X> T_20_14.sp4_h_r_6
 (3 10)  (1039 234)  (1039 234)  routing T_20_14.sp12_v_t_22 <X> T_20_14.sp12_h_l_22
 (22 12)  (1058 236)  (1058 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 236)  (1059 236)  routing T_20_14.sp4_h_r_27 <X> T_20_14.lc_trk_g3_3
 (24 12)  (1060 236)  (1060 236)  routing T_20_14.sp4_h_r_27 <X> T_20_14.lc_trk_g3_3
 (21 13)  (1057 237)  (1057 237)  routing T_20_14.sp4_h_r_27 <X> T_20_14.lc_trk_g3_3
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_21_14

 (3 1)  (1093 225)  (1093 225)  routing T_21_14.sp12_h_l_23 <X> T_21_14.sp12_v_b_0
 (4 8)  (1094 232)  (1094 232)  routing T_21_14.sp4_v_t_43 <X> T_21_14.sp4_v_b_6
 (5 8)  (1095 232)  (1095 232)  routing T_21_14.sp4_v_b_0 <X> T_21_14.sp4_h_r_6
 (4 9)  (1094 233)  (1094 233)  routing T_21_14.sp4_v_b_0 <X> T_21_14.sp4_h_r_6
 (6 9)  (1096 233)  (1096 233)  routing T_21_14.sp4_v_b_0 <X> T_21_14.sp4_h_r_6
 (6 12)  (1096 236)  (1096 236)  routing T_21_14.sp4_v_t_43 <X> T_21_14.sp4_v_b_9
 (5 13)  (1095 237)  (1095 237)  routing T_21_14.sp4_v_t_43 <X> T_21_14.sp4_v_b_9
 (13 13)  (1103 237)  (1103 237)  routing T_21_14.sp4_v_t_43 <X> T_21_14.sp4_h_r_11


LogicTile_22_14

 (4 0)  (1148 224)  (1148 224)  routing T_22_14.sp4_v_t_37 <X> T_22_14.sp4_v_b_0
 (27 2)  (1171 226)  (1171 226)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 226)  (1173 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 226)  (1175 226)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 226)  (1179 226)  routing T_22_14.lc_trk_g1_6 <X> T_22_14.input_2_1
 (36 2)  (1180 226)  (1180 226)  LC_1 Logic Functioning bit
 (37 2)  (1181 226)  (1181 226)  LC_1 Logic Functioning bit
 (38 2)  (1182 226)  (1182 226)  LC_1 Logic Functioning bit
 (39 2)  (1183 226)  (1183 226)  LC_1 Logic Functioning bit
 (46 2)  (1190 226)  (1190 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (1192 226)  (1192 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (17 3)  (1161 227)  (1161 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (1170 227)  (1170 227)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 227)  (1171 227)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 227)  (1172 227)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 227)  (1174 227)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 227)  (1176 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1178 227)  (1178 227)  routing T_22_14.lc_trk_g1_6 <X> T_22_14.input_2_1
 (35 3)  (1179 227)  (1179 227)  routing T_22_14.lc_trk_g1_6 <X> T_22_14.input_2_1
 (36 3)  (1180 227)  (1180 227)  LC_1 Logic Functioning bit
 (37 3)  (1181 227)  (1181 227)  LC_1 Logic Functioning bit
 (38 3)  (1182 227)  (1182 227)  LC_1 Logic Functioning bit
 (39 3)  (1183 227)  (1183 227)  LC_1 Logic Functioning bit
 (42 3)  (1186 227)  (1186 227)  LC_1 Logic Functioning bit
 (48 3)  (1192 227)  (1192 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (1165 228)  (1165 228)  routing T_22_14.sp4_h_r_19 <X> T_22_14.lc_trk_g1_3
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1167 228)  (1167 228)  routing T_22_14.sp4_h_r_19 <X> T_22_14.lc_trk_g1_3
 (24 4)  (1168 228)  (1168 228)  routing T_22_14.sp4_h_r_19 <X> T_22_14.lc_trk_g1_3
 (21 5)  (1165 229)  (1165 229)  routing T_22_14.sp4_h_r_19 <X> T_22_14.lc_trk_g1_3
 (0 6)  (1144 230)  (1144 230)  routing T_22_14.glb_netwk_2 <X> T_22_14.glb2local_0
 (1 6)  (1145 230)  (1145 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (13 6)  (1157 230)  (1157 230)  routing T_22_14.sp4_h_r_5 <X> T_22_14.sp4_v_t_40
 (25 6)  (1169 230)  (1169 230)  routing T_22_14.sp4_h_l_11 <X> T_22_14.lc_trk_g1_6
 (12 7)  (1156 231)  (1156 231)  routing T_22_14.sp4_h_r_5 <X> T_22_14.sp4_v_t_40
 (22 7)  (1166 231)  (1166 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1167 231)  (1167 231)  routing T_22_14.sp4_h_l_11 <X> T_22_14.lc_trk_g1_6
 (24 7)  (1168 231)  (1168 231)  routing T_22_14.sp4_h_l_11 <X> T_22_14.lc_trk_g1_6
 (25 7)  (1169 231)  (1169 231)  routing T_22_14.sp4_h_l_11 <X> T_22_14.lc_trk_g1_6
 (2 10)  (1146 234)  (1146 234)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (25 12)  (1169 236)  (1169 236)  routing T_22_14.sp4_v_b_26 <X> T_22_14.lc_trk_g3_2
 (22 13)  (1166 237)  (1166 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1167 237)  (1167 237)  routing T_22_14.sp4_v_b_26 <X> T_22_14.lc_trk_g3_2


LogicTile_23_14

 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 226)  (1199 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (2 6)  (1200 230)  (1200 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (14 8)  (1212 232)  (1212 232)  routing T_23_14.sp4_v_t_21 <X> T_23_14.lc_trk_g2_0
 (27 8)  (1225 232)  (1225 232)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 232)  (1226 232)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 232)  (1227 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 232)  (1228 232)  routing T_23_14.lc_trk_g3_4 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 232)  (1229 232)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 232)  (1230 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 232)  (1231 232)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 232)  (1233 232)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_4
 (41 8)  (1239 232)  (1239 232)  LC_4 Logic Functioning bit
 (45 8)  (1243 232)  (1243 232)  LC_4 Logic Functioning bit
 (14 9)  (1212 233)  (1212 233)  routing T_23_14.sp4_v_t_21 <X> T_23_14.lc_trk_g2_0
 (16 9)  (1214 233)  (1214 233)  routing T_23_14.sp4_v_t_21 <X> T_23_14.lc_trk_g2_0
 (17 9)  (1215 233)  (1215 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (1226 233)  (1226 233)  routing T_23_14.lc_trk_g2_0 <X> T_23_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 233)  (1227 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1230 233)  (1230 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1231 233)  (1231 233)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_4
 (34 9)  (1232 233)  (1232 233)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.input_2_4
 (38 9)  (1236 233)  (1236 233)  LC_4 Logic Functioning bit
 (39 9)  (1237 233)  (1237 233)  LC_4 Logic Functioning bit
 (41 9)  (1239 233)  (1239 233)  LC_4 Logic Functioning bit
 (51 9)  (1249 233)  (1249 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (1215 234)  (1215 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1216 234)  (1216 234)  routing T_23_14.wire_logic_cluster/lc_5/out <X> T_23_14.lc_trk_g2_5
 (26 10)  (1224 234)  (1224 234)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 234)  (1225 234)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 234)  (1226 234)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 234)  (1227 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 234)  (1228 234)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 234)  (1230 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 234)  (1231 234)  routing T_23_14.lc_trk_g2_0 <X> T_23_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 234)  (1235 234)  LC_5 Logic Functioning bit
 (39 10)  (1237 234)  (1237 234)  LC_5 Logic Functioning bit
 (45 10)  (1243 234)  (1243 234)  LC_5 Logic Functioning bit
 (28 11)  (1226 235)  (1226 235)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 235)  (1227 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (1238 235)  (1238 235)  LC_5 Logic Functioning bit
 (42 11)  (1240 235)  (1240 235)  LC_5 Logic Functioning bit
 (51 11)  (1249 235)  (1249 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (0 14)  (1198 238)  (1198 238)  routing T_23_14.glb_netwk_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1212 238)  (1212 238)  routing T_23_14.wire_logic_cluster/lc_4/out <X> T_23_14.lc_trk_g3_4
 (17 14)  (1215 238)  (1215 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (17 15)  (1215 239)  (1215 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1216 239)  (1216 239)  routing T_23_14.sp4_r_v_b_45 <X> T_23_14.lc_trk_g3_5


LogicTile_24_14

 (4 0)  (1256 224)  (1256 224)  routing T_24_14.sp4_h_l_43 <X> T_24_14.sp4_v_b_0
 (6 0)  (1258 224)  (1258 224)  routing T_24_14.sp4_h_l_43 <X> T_24_14.sp4_v_b_0
 (13 0)  (1265 224)  (1265 224)  routing T_24_14.sp4_h_l_39 <X> T_24_14.sp4_v_b_2
 (5 1)  (1257 225)  (1257 225)  routing T_24_14.sp4_h_l_43 <X> T_24_14.sp4_v_b_0
 (12 1)  (1264 225)  (1264 225)  routing T_24_14.sp4_h_l_39 <X> T_24_14.sp4_v_b_2
 (0 2)  (1252 226)  (1252 226)  routing T_24_14.glb_netwk_6 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 226)  (1253 226)  routing T_24_14.glb_netwk_6 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 226)  (1254 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1252 228)  (1252 228)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 228)  (1253 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1253 229)  (1253 229)  routing T_24_14.lc_trk_g2_2 <X> T_24_14.wire_logic_cluster/lc_7/cen
 (31 6)  (1283 230)  (1283 230)  routing T_24_14.lc_trk_g2_4 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 230)  (1284 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 230)  (1285 230)  routing T_24_14.lc_trk_g2_4 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 230)  (1288 230)  LC_3 Logic Functioning bit
 (37 6)  (1289 230)  (1289 230)  LC_3 Logic Functioning bit
 (38 6)  (1290 230)  (1290 230)  LC_3 Logic Functioning bit
 (39 6)  (1291 230)  (1291 230)  LC_3 Logic Functioning bit
 (45 6)  (1297 230)  (1297 230)  LC_3 Logic Functioning bit
 (51 6)  (1303 230)  (1303 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (36 7)  (1288 231)  (1288 231)  LC_3 Logic Functioning bit
 (37 7)  (1289 231)  (1289 231)  LC_3 Logic Functioning bit
 (38 7)  (1290 231)  (1290 231)  LC_3 Logic Functioning bit
 (39 7)  (1291 231)  (1291 231)  LC_3 Logic Functioning bit
 (25 8)  (1277 232)  (1277 232)  routing T_24_14.sp4_h_r_42 <X> T_24_14.lc_trk_g2_2
 (22 9)  (1274 233)  (1274 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1275 233)  (1275 233)  routing T_24_14.sp4_h_r_42 <X> T_24_14.lc_trk_g2_2
 (24 9)  (1276 233)  (1276 233)  routing T_24_14.sp4_h_r_42 <X> T_24_14.lc_trk_g2_2
 (25 9)  (1277 233)  (1277 233)  routing T_24_14.sp4_h_r_42 <X> T_24_14.lc_trk_g2_2
 (14 11)  (1266 235)  (1266 235)  routing T_24_14.sp4_r_v_b_36 <X> T_24_14.lc_trk_g2_4
 (17 11)  (1269 235)  (1269 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (1 14)  (1253 238)  (1253 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1252 239)  (1252 239)  routing T_24_14.glb_netwk_2 <X> T_24_14.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 224)  (1317 224)  routing T_25_14.sp4_h_l_45 <X> T_25_14.sp4_v_b_2
 (13 0)  (1319 224)  (1319 224)  routing T_25_14.sp4_h_l_45 <X> T_25_14.sp4_v_b_2
 (14 0)  (1320 224)  (1320 224)  routing T_25_14.sp4_h_r_8 <X> T_25_14.lc_trk_g0_0
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (1314 225)  (1314 225)  routing T_25_14.sp4_h_l_42 <X> T_25_14.sp4_v_b_1
 (9 1)  (1315 225)  (1315 225)  routing T_25_14.sp4_h_l_42 <X> T_25_14.sp4_v_b_1
 (10 1)  (1316 225)  (1316 225)  routing T_25_14.sp4_h_l_42 <X> T_25_14.sp4_v_b_1
 (12 1)  (1318 225)  (1318 225)  routing T_25_14.sp4_h_l_45 <X> T_25_14.sp4_v_b_2
 (15 1)  (1321 225)  (1321 225)  routing T_25_14.sp4_h_r_8 <X> T_25_14.lc_trk_g0_0
 (16 1)  (1322 225)  (1322 225)  routing T_25_14.sp4_h_r_8 <X> T_25_14.lc_trk_g0_0
 (17 1)  (1323 225)  (1323 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (1328 225)  (1328 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_18 lc_trk_g0_2
 (23 1)  (1329 225)  (1329 225)  routing T_25_14.sp12_h_r_18 <X> T_25_14.lc_trk_g0_2
 (25 1)  (1331 225)  (1331 225)  routing T_25_14.sp12_h_r_18 <X> T_25_14.lc_trk_g0_2
 (26 1)  (1332 225)  (1332 225)  routing T_25_14.lc_trk_g0_2 <X> T_25_14.input0_0
 (29 1)  (1335 225)  (1335 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 226)  (1332 226)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.input0_1
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (1333 227)  (1333 227)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.input0_1
 (28 3)  (1334 227)  (1334 227)  routing T_25_14.lc_trk_g3_4 <X> T_25_14.input0_1
 (29 3)  (1335 227)  (1335 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (0 4)  (1306 228)  (1306 228)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (4 4)  (1310 228)  (1310 228)  routing T_25_14.sp4_v_t_38 <X> T_25_14.sp4_v_b_3
 (22 4)  (1328 228)  (1328 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1332 228)  (1332 228)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_2
 (0 5)  (1306 229)  (1306 229)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g3_3 <X> T_25_14.wire_bram/ram/WCLKE
 (17 5)  (1323 229)  (1323 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (1327 229)  (1327 229)  routing T_25_14.sp4_r_v_b_27 <X> T_25_14.lc_trk_g1_3
 (22 5)  (1328 229)  (1328 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 229)  (1331 229)  routing T_25_14.sp4_r_v_b_26 <X> T_25_14.lc_trk_g1_2
 (26 5)  (1332 229)  (1332 229)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_2
 (27 5)  (1333 229)  (1333 229)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_2
 (28 5)  (1334 229)  (1334 229)  routing T_25_14.lc_trk_g3_7 <X> T_25_14.input0_2
 (29 5)  (1335 229)  (1335 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (22 6)  (1328 230)  (1328 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1329 230)  (1329 230)  routing T_25_14.sp4_h_r_7 <X> T_25_14.lc_trk_g1_7
 (24 6)  (1330 230)  (1330 230)  routing T_25_14.sp4_h_r_7 <X> T_25_14.lc_trk_g1_7
 (21 7)  (1327 231)  (1327 231)  routing T_25_14.sp4_h_r_7 <X> T_25_14.lc_trk_g1_7
 (22 7)  (1328 231)  (1328 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 231)  (1329 231)  routing T_25_14.sp4_v_b_22 <X> T_25_14.lc_trk_g1_6
 (24 7)  (1330 231)  (1330 231)  routing T_25_14.sp4_v_b_22 <X> T_25_14.lc_trk_g1_6
 (27 7)  (1333 231)  (1333 231)  routing T_25_14.lc_trk_g1_0 <X> T_25_14.input0_3
 (29 7)  (1335 231)  (1335 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (9 8)  (1315 232)  (1315 232)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_h_r_7
 (16 8)  (1322 232)  (1322 232)  routing T_25_14.sp12_v_b_17 <X> T_25_14.lc_trk_g2_1
 (17 8)  (1323 232)  (1323 232)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_17 lc_trk_g2_1
 (19 8)  (1325 232)  (1325 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8
 (26 8)  (1332 232)  (1332 232)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input0_4
 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g1_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (36 8)  (1342 232)  (1342 232)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_3 sp4_h_l_29
 (3 9)  (1309 233)  (1309 233)  routing T_25_14.sp12_h_l_22 <X> T_25_14.sp12_v_b_1
 (9 9)  (1315 233)  (1315 233)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_v_b_7
 (13 9)  (1319 233)  (1319 233)  routing T_25_14.sp4_v_t_38 <X> T_25_14.sp4_h_r_8
 (18 9)  (1324 233)  (1324 233)  routing T_25_14.sp12_v_b_17 <X> T_25_14.lc_trk_g2_1
 (26 9)  (1332 233)  (1332 233)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input0_4
 (27 9)  (1333 233)  (1333 233)  routing T_25_14.lc_trk_g1_7 <X> T_25_14.input0_4
 (29 9)  (1335 233)  (1335 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g1_2 <X> T_25_14.wire_bram/ram/WDATA_3
 (35 10)  (1341 234)  (1341 234)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input2_5
 (14 11)  (1320 235)  (1320 235)  routing T_25_14.sp4_r_v_b_36 <X> T_25_14.lc_trk_g2_4
 (17 11)  (1323 235)  (1323 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (1332 235)  (1332 235)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.input0_5
 (27 11)  (1333 235)  (1333 235)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.input0_5
 (28 11)  (1334 235)  (1334 235)  routing T_25_14.lc_trk_g3_2 <X> T_25_14.input0_5
 (29 11)  (1335 235)  (1335 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (32 11)  (1338 235)  (1338 235)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 235)  (1339 235)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input2_5
 (34 11)  (1340 235)  (1340 235)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input2_5
 (35 11)  (1341 235)  (1341 235)  routing T_25_14.lc_trk_g3_6 <X> T_25_14.input2_5
 (22 12)  (1328 236)  (1328 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1331 236)  (1331 236)  routing T_25_14.sp4_v_b_26 <X> T_25_14.lc_trk_g3_2
 (9 13)  (1315 237)  (1315 237)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_v_b_10
 (21 13)  (1327 237)  (1327 237)  routing T_25_14.sp4_r_v_b_43 <X> T_25_14.lc_trk_g3_3
 (22 13)  (1328 237)  (1328 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1329 237)  (1329 237)  routing T_25_14.sp4_v_b_26 <X> T_25_14.lc_trk_g3_2
 (29 13)  (1335 237)  (1335 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (32 13)  (1338 237)  (1338 237)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 237)  (1340 237)  routing T_25_14.lc_trk_g1_3 <X> T_25_14.input2_6
 (35 13)  (1341 237)  (1341 237)  routing T_25_14.lc_trk_g1_3 <X> T_25_14.input2_6
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (21 14)  (1327 238)  (1327 238)  routing T_25_14.sp4_h_l_26 <X> T_25_14.lc_trk_g3_7
 (22 14)  (1328 238)  (1328 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 238)  (1329 238)  routing T_25_14.sp4_h_l_26 <X> T_25_14.lc_trk_g3_7
 (24 14)  (1330 238)  (1330 238)  routing T_25_14.sp4_h_l_26 <X> T_25_14.lc_trk_g3_7
 (35 14)  (1341 238)  (1341 238)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.input2_7
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (14 15)  (1320 239)  (1320 239)  routing T_25_14.sp4_r_v_b_44 <X> T_25_14.lc_trk_g3_4
 (17 15)  (1323 239)  (1323 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1328 239)  (1328 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1329 239)  (1329 239)  routing T_25_14.sp12_v_t_21 <X> T_25_14.lc_trk_g3_6
 (25 15)  (1331 239)  (1331 239)  routing T_25_14.sp12_v_t_21 <X> T_25_14.lc_trk_g3_6
 (28 15)  (1334 239)  (1334 239)  routing T_25_14.lc_trk_g2_1 <X> T_25_14.input0_7
 (29 15)  (1335 239)  (1335 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (1338 239)  (1338 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (1340 239)  (1340 239)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.input2_7
 (35 15)  (1341 239)  (1341 239)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.input2_7


LogicTile_26_14

 (13 0)  (1361 224)  (1361 224)  routing T_26_14.sp4_h_l_39 <X> T_26_14.sp4_v_b_2
 (12 1)  (1360 225)  (1360 225)  routing T_26_14.sp4_h_l_39 <X> T_26_14.sp4_v_b_2
 (12 2)  (1360 226)  (1360 226)  routing T_26_14.sp4_v_t_39 <X> T_26_14.sp4_h_l_39
 (11 3)  (1359 227)  (1359 227)  routing T_26_14.sp4_v_t_39 <X> T_26_14.sp4_h_l_39
 (4 8)  (1352 232)  (1352 232)  routing T_26_14.sp4_h_l_43 <X> T_26_14.sp4_v_b_6
 (5 9)  (1353 233)  (1353 233)  routing T_26_14.sp4_h_l_43 <X> T_26_14.sp4_v_b_6


LogicTile_27_14

 (19 10)  (1421 234)  (1421 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (11 12)  (1413 236)  (1413 236)  routing T_27_14.sp4_v_t_38 <X> T_27_14.sp4_v_b_11
 (13 12)  (1415 236)  (1415 236)  routing T_27_14.sp4_v_t_38 <X> T_27_14.sp4_v_b_11


LogicTile_5_13

 (11 8)  (245 216)  (245 216)  routing T_5_13.sp4_v_t_40 <X> T_5_13.sp4_v_b_8
 (12 9)  (246 217)  (246 217)  routing T_5_13.sp4_v_t_40 <X> T_5_13.sp4_v_b_8


LogicTile_7_13

 (3 14)  (345 222)  (345 222)  routing T_7_13.sp12_h_r_1 <X> T_7_13.sp12_v_t_22
 (3 15)  (345 223)  (345 223)  routing T_7_13.sp12_h_r_1 <X> T_7_13.sp12_v_t_22


RAM_Tile_8_13

 (3 6)  (399 214)  (399 214)  routing T_8_13.sp12_h_r_0 <X> T_8_13.sp12_v_t_23
 (3 7)  (399 215)  (399 215)  routing T_8_13.sp12_h_r_0 <X> T_8_13.sp12_v_t_23


LogicTile_11_13

 (4 6)  (550 214)  (550 214)  routing T_11_13.sp4_h_r_3 <X> T_11_13.sp4_v_t_38
 (5 7)  (551 215)  (551 215)  routing T_11_13.sp4_h_r_3 <X> T_11_13.sp4_v_t_38
 (8 7)  (554 215)  (554 215)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_v_t_41
 (9 7)  (555 215)  (555 215)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_v_t_41


LogicTile_12_13

 (17 0)  (617 208)  (617 208)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 208)  (618 208)  routing T_12_13.bnr_op_1 <X> T_12_13.lc_trk_g0_1
 (21 0)  (621 208)  (621 208)  routing T_12_13.bnr_op_3 <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (625 208)  (625 208)  routing T_12_13.bnr_op_2 <X> T_12_13.lc_trk_g0_2
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (635 208)  (635 208)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.input_2_0
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (40 0)  (640 208)  (640 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (18 1)  (618 209)  (618 209)  routing T_12_13.bnr_op_1 <X> T_12_13.lc_trk_g0_1
 (21 1)  (621 209)  (621 209)  routing T_12_13.bnr_op_3 <X> T_12_13.lc_trk_g0_3
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.bnr_op_2 <X> T_12_13.lc_trk_g0_2
 (26 1)  (626 209)  (626 209)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 209)  (631 209)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 209)  (633 209)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.input_2_0
 (34 1)  (634 209)  (634 209)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.input_2_0
 (35 1)  (635 209)  (635 209)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.input_2_0
 (40 1)  (640 209)  (640 209)  LC_0 Logic Functioning bit
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (15 2)  (615 210)  (615 210)  routing T_12_13.sp4_h_r_5 <X> T_12_13.lc_trk_g0_5
 (16 2)  (616 210)  (616 210)  routing T_12_13.sp4_h_r_5 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (623 210)  (623 210)  routing T_12_13.sp4_h_r_7 <X> T_12_13.lc_trk_g0_7
 (24 2)  (624 210)  (624 210)  routing T_12_13.sp4_h_r_7 <X> T_12_13.lc_trk_g0_7
 (27 2)  (627 210)  (627 210)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 210)  (634 210)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (40 2)  (640 210)  (640 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (42 2)  (642 210)  (642 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (47 2)  (647 210)  (647 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (650 210)  (650 210)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (608 211)  (608 211)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_v_t_36
 (9 3)  (609 211)  (609 211)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_v_t_36
 (10 3)  (610 211)  (610 211)  routing T_12_13.sp4_h_r_7 <X> T_12_13.sp4_v_t_36
 (14 3)  (614 211)  (614 211)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g0_4
 (15 3)  (615 211)  (615 211)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (618 211)  (618 211)  routing T_12_13.sp4_h_r_5 <X> T_12_13.lc_trk_g0_5
 (21 3)  (621 211)  (621 211)  routing T_12_13.sp4_h_r_7 <X> T_12_13.lc_trk_g0_7
 (26 3)  (626 211)  (626 211)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 211)  (627 211)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 211)  (630 211)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 212)  (623 212)  routing T_12_13.sp4_h_r_3 <X> T_12_13.lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.sp4_h_r_3 <X> T_12_13.lc_trk_g1_3
 (25 4)  (625 212)  (625 212)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g1_2
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (21 5)  (621 213)  (621 213)  routing T_12_13.sp4_h_r_3 <X> T_12_13.lc_trk_g1_3
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (4 6)  (604 214)  (604 214)  routing T_12_13.sp4_h_r_3 <X> T_12_13.sp4_v_t_38
 (15 6)  (615 214)  (615 214)  routing T_12_13.sp12_h_r_5 <X> T_12_13.lc_trk_g1_5
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.sp12_h_r_5 <X> T_12_13.lc_trk_g1_5
 (25 6)  (625 214)  (625 214)  routing T_12_13.sp4_h_r_14 <X> T_12_13.lc_trk_g1_6
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 214)  (633 214)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 214)  (635 214)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.input_2_3
 (5 7)  (605 215)  (605 215)  routing T_12_13.sp4_h_r_3 <X> T_12_13.sp4_v_t_38
 (18 7)  (618 215)  (618 215)  routing T_12_13.sp12_h_r_5 <X> T_12_13.lc_trk_g1_5
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 215)  (623 215)  routing T_12_13.sp4_h_r_14 <X> T_12_13.lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.sp4_h_r_14 <X> T_12_13.lc_trk_g1_6
 (26 7)  (626 215)  (626 215)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 215)  (627 215)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 215)  (628 215)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 215)  (635 215)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.input_2_3
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (14 8)  (614 216)  (614 216)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g2_0
 (21 8)  (621 216)  (621 216)  routing T_12_13.sp4_h_r_35 <X> T_12_13.lc_trk_g2_3
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 216)  (623 216)  routing T_12_13.sp4_h_r_35 <X> T_12_13.lc_trk_g2_3
 (24 8)  (624 216)  (624 216)  routing T_12_13.sp4_h_r_35 <X> T_12_13.lc_trk_g2_3
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 216)  (631 216)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 216)  (635 216)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.input_2_4
 (38 8)  (638 216)  (638 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (40 8)  (640 216)  (640 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (43 8)  (643 216)  (643 216)  LC_4 Logic Functioning bit
 (14 9)  (614 217)  (614 217)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g2_0
 (16 9)  (616 217)  (616 217)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 217)  (630 217)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 217)  (634 217)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.input_2_4
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (37 9)  (637 217)  (637 217)  LC_4 Logic Functioning bit
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (40 9)  (640 217)  (640 217)  LC_4 Logic Functioning bit
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (26 10)  (626 218)  (626 218)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (40 10)  (640 218)  (640 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (43 10)  (643 218)  (643 218)  LC_5 Logic Functioning bit
 (15 11)  (615 219)  (615 219)  routing T_12_13.tnr_op_4 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 219)  (627 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.input_2_5
 (35 11)  (635 219)  (635 219)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.input_2_5
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (38 11)  (638 219)  (638 219)  LC_5 Logic Functioning bit
 (40 11)  (640 219)  (640 219)  LC_5 Logic Functioning bit
 (21 12)  (621 220)  (621 220)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g3_3
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (626 220)  (626 220)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 220)  (635 220)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.input_2_6
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (37 12)  (637 220)  (637 220)  LC_6 Logic Functioning bit
 (40 12)  (640 220)  (640 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 221)  (623 221)  routing T_12_13.sp4_v_b_42 <X> T_12_13.lc_trk_g3_2
 (24 13)  (624 221)  (624 221)  routing T_12_13.sp4_v_b_42 <X> T_12_13.lc_trk_g3_2
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 221)  (632 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (40 13)  (640 221)  (640 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (53 13)  (653 221)  (653 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (626 222)  (626 222)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 222)  (631 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 222)  (634 222)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 222)  (636 222)  LC_7 Logic Functioning bit
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (38 14)  (638 222)  (638 222)  LC_7 Logic Functioning bit
 (43 14)  (643 222)  (643 222)  LC_7 Logic Functioning bit
 (50 14)  (650 222)  (650 222)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (621 223)  (621 223)  routing T_12_13.sp4_r_v_b_47 <X> T_12_13.lc_trk_g3_7
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 223)  (625 223)  routing T_12_13.sp4_r_v_b_46 <X> T_12_13.lc_trk_g3_6
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (37 15)  (637 223)  (637 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (42 15)  (642 223)  (642 223)  LC_7 Logic Functioning bit
 (51 15)  (651 223)  (651 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_13

 (8 0)  (662 208)  (662 208)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_h_r_1
 (9 0)  (663 208)  (663 208)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_h_r_1
 (25 0)  (679 208)  (679 208)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (44 0)  (698 208)  (698 208)  LC_0 Logic Functioning bit
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 209)  (677 209)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (24 1)  (678 209)  (678 209)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (25 1)  (679 209)  (679 209)  routing T_13_13.sp4_h_l_7 <X> T_13_13.lc_trk_g0_2
 (40 1)  (694 209)  (694 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (49 1)  (703 209)  (703 209)  Carry_In_Mux bit 

 (51 1)  (705 209)  (705 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 210)  (658 210)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_37
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (46 2)  (700 210)  (700 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (659 211)  (659 211)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_37
 (30 3)  (684 211)  (684 211)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (53 3)  (707 211)  (707 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (654 212)  (654 212)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (43 4)  (697 212)  (697 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 213)  (691 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (40 5)  (694 213)  (694 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (11 6)  (665 214)  (665 214)  routing T_13_13.sp4_v_b_9 <X> T_13_13.sp4_v_t_40
 (13 6)  (667 214)  (667 214)  routing T_13_13.sp4_v_b_9 <X> T_13_13.sp4_v_t_40
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (14 8)  (668 216)  (668 216)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g2_0
 (16 8)  (670 216)  (670 216)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 216)  (672 216)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g2_1
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (672 217)  (672 217)  routing T_13_13.sp4_v_b_33 <X> T_13_13.lc_trk_g2_1
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 217)  (679 217)  routing T_13_13.sp4_r_v_b_34 <X> T_13_13.lc_trk_g2_2
 (4 10)  (658 218)  (658 218)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_43
 (6 10)  (660 218)  (660 218)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_43
 (11 10)  (665 218)  (665 218)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_45
 (13 10)  (667 218)  (667 218)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_45
 (5 11)  (659 219)  (659 219)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_t_43
 (9 11)  (663 219)  (663 219)  routing T_13_13.sp4_v_b_7 <X> T_13_13.sp4_v_t_42
 (12 11)  (666 219)  (666 219)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_45
 (5 12)  (659 220)  (659 220)  routing T_13_13.sp4_v_t_44 <X> T_13_13.sp4_h_r_9
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_14_13

 (15 0)  (723 208)  (723 208)  routing T_14_13.bot_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (729 208)  (729 208)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g0_3
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 208)  (732 208)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g0_3
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 210)  (722 210)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g0_4
 (21 2)  (729 210)  (729 210)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g0_7
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 210)  (748 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 211)  (740 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (742 211)  (742 211)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.input_2_1
 (35 3)  (743 211)  (743 211)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.input_2_1
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (0 4)  (708 212)  (708 212)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (723 212)  (723 212)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 212)  (726 212)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g1_1
 (21 4)  (729 212)  (729 212)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g1_3
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (40 4)  (748 212)  (748 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (50 4)  (758 212)  (758 212)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (10 5)  (718 213)  (718 213)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_v_b_4
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.bot_op_2 <X> T_14_13.lc_trk_g1_2
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 213)  (736 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (48 5)  (756 213)  (756 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 214)  (741 214)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (46 6)  (754 214)  (754 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (758 214)  (758 214)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 215)  (735 215)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (40 7)  (748 215)  (748 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (47 7)  (755 215)  (755 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (756 215)  (756 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (761 215)  (761 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (722 216)  (722 216)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g2_0
 (21 8)  (729 216)  (729 216)  routing T_14_13.sp4_v_t_22 <X> T_14_13.lc_trk_g2_3
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 216)  (731 216)  routing T_14_13.sp4_v_t_22 <X> T_14_13.lc_trk_g2_3
 (25 8)  (733 216)  (733 216)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g2_2
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 216)  (743 216)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_4
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (40 8)  (748 216)  (748 216)  LC_4 Logic Functioning bit
 (41 8)  (749 216)  (749 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (46 8)  (754 216)  (754 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (716 217)  (716 217)  routing T_14_13.sp4_h_r_7 <X> T_14_13.sp4_v_b_7
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (729 217)  (729 217)  routing T_14_13.sp4_v_t_22 <X> T_14_13.lc_trk_g2_3
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 217)  (731 217)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g2_2
 (27 9)  (735 217)  (735 217)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 217)  (738 217)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 217)  (741 217)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_4
 (34 9)  (742 217)  (742 217)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_4
 (35 9)  (743 217)  (743 217)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_4
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (41 9)  (749 217)  (749 217)  LC_4 Logic Functioning bit
 (43 9)  (751 217)  (751 217)  LC_4 Logic Functioning bit
 (21 10)  (729 218)  (729 218)  routing T_14_13.bnl_op_7 <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (733 218)  (733 218)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g2_6
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 218)  (743 218)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.input_2_5
 (21 11)  (729 219)  (729 219)  routing T_14_13.bnl_op_7 <X> T_14_13.lc_trk_g2_7
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 219)  (735 219)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 219)  (743 219)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.input_2_5
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (50 12)  (758 220)  (758 220)  Cascade bit: LH_LC06_inmux02_5

 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (48 13)  (756 221)  (756 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (13 14)  (721 222)  (721 222)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_v_t_46
 (21 14)  (729 222)  (729 222)  routing T_14_13.rgt_op_7 <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 222)  (732 222)  routing T_14_13.rgt_op_7 <X> T_14_13.lc_trk_g3_7
 (25 14)  (733 222)  (733 222)  routing T_14_13.rgt_op_6 <X> T_14_13.lc_trk_g3_6
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (11 15)  (719 223)  (719 223)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_h_l_46
 (12 15)  (720 223)  (720 223)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_v_t_46
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 223)  (732 223)  routing T_14_13.rgt_op_6 <X> T_14_13.lc_trk_g3_6
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (21 0)  (783 208)  (783 208)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (13 1)  (775 209)  (775 209)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_h_r_2
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (46 2)  (808 210)  (808 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (809 210)  (809 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (815 210)  (815 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (53 3)  (815 211)  (815 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (762 212)  (762 212)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 212)  (790 212)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (40 4)  (802 212)  (802 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (48 5)  (810 213)  (810 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (770 214)  (770 214)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_h_l_41
 (9 6)  (771 214)  (771 214)  routing T_15_13.sp4_v_t_41 <X> T_15_13.sp4_h_l_41
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g1_5
 (21 6)  (783 214)  (783 214)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 214)  (786 214)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g1_7
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (46 6)  (808 214)  (808 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (9 7)  (771 215)  (771 215)  routing T_15_13.sp4_v_b_8 <X> T_15_13.sp4_v_t_41
 (10 7)  (772 215)  (772 215)  routing T_15_13.sp4_v_b_8 <X> T_15_13.sp4_v_t_41
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (47 7)  (809 215)  (809 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (815 215)  (815 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (767 216)  (767 216)  routing T_15_13.sp4_v_t_43 <X> T_15_13.sp4_h_r_6
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 216)  (780 216)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g2_1
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (46 8)  (808 216)  (808 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (13 9)  (775 217)  (775 217)  routing T_15_13.sp4_v_t_38 <X> T_15_13.sp4_h_r_8
 (15 9)  (777 217)  (777 217)  routing T_15_13.sp4_v_t_29 <X> T_15_13.lc_trk_g2_0
 (16 9)  (778 217)  (778 217)  routing T_15_13.sp4_v_t_29 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 217)  (785 217)  routing T_15_13.sp4_v_b_42 <X> T_15_13.lc_trk_g2_2
 (24 9)  (786 217)  (786 217)  routing T_15_13.sp4_v_b_42 <X> T_15_13.lc_trk_g2_2
 (27 9)  (789 217)  (789 217)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (47 9)  (809 217)  (809 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (810 217)  (810 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (813 217)  (813 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (815 217)  (815 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (783 218)  (783 218)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g2_7
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (46 10)  (808 218)  (808 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (770 219)  (770 219)  routing T_15_13.sp4_v_b_4 <X> T_15_13.sp4_v_t_42
 (10 11)  (772 219)  (772 219)  routing T_15_13.sp4_v_b_4 <X> T_15_13.sp4_v_t_42
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (51 11)  (813 219)  (813 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (777 220)  (777 220)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g3_1
 (16 12)  (778 220)  (778 220)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (787 220)  (787 220)  routing T_15_13.bnl_op_2 <X> T_15_13.lc_trk_g3_2
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 220)  (790 220)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 220)  (797 220)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_6
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (40 12)  (802 220)  (802 220)  LC_6 Logic Functioning bit
 (42 12)  (804 220)  (804 220)  LC_6 Logic Functioning bit
 (43 12)  (805 220)  (805 220)  LC_6 Logic Functioning bit
 (18 13)  (780 221)  (780 221)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g3_1
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 221)  (787 221)  routing T_15_13.bnl_op_2 <X> T_15_13.lc_trk_g3_2
 (26 13)  (788 221)  (788 221)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 221)  (796 221)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_6
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 222)  (778 222)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g3_5
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (18 15)  (780 223)  (780 223)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g3_5
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (48 15)  (810 223)  (810 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_13

 (15 0)  (831 208)  (831 208)  routing T_16_13.lft_op_1 <X> T_16_13.lc_trk_g0_1
 (17 0)  (833 208)  (833 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 208)  (834 208)  routing T_16_13.lft_op_1 <X> T_16_13.lc_trk_g0_1
 (15 2)  (831 210)  (831 210)  routing T_16_13.sp4_h_r_21 <X> T_16_13.lc_trk_g0_5
 (16 2)  (832 210)  (832 210)  routing T_16_13.sp4_h_r_21 <X> T_16_13.lc_trk_g0_5
 (17 2)  (833 210)  (833 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 210)  (834 210)  routing T_16_13.sp4_h_r_21 <X> T_16_13.lc_trk_g0_5
 (21 2)  (837 210)  (837 210)  routing T_16_13.sp4_h_l_2 <X> T_16_13.lc_trk_g0_7
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 210)  (839 210)  routing T_16_13.sp4_h_l_2 <X> T_16_13.lc_trk_g0_7
 (24 2)  (840 210)  (840 210)  routing T_16_13.sp4_h_l_2 <X> T_16_13.lc_trk_g0_7
 (27 2)  (843 210)  (843 210)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 210)  (847 210)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 210)  (849 210)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 210)  (853 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (41 2)  (857 210)  (857 210)  LC_1 Logic Functioning bit
 (42 2)  (858 210)  (858 210)  LC_1 Logic Functioning bit
 (18 3)  (834 211)  (834 211)  routing T_16_13.sp4_h_r_21 <X> T_16_13.lc_trk_g0_5
 (26 3)  (842 211)  (842 211)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 211)  (843 211)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 211)  (846 211)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (38 3)  (854 211)  (854 211)  LC_1 Logic Functioning bit
 (39 3)  (855 211)  (855 211)  LC_1 Logic Functioning bit
 (40 3)  (856 211)  (856 211)  LC_1 Logic Functioning bit
 (41 3)  (857 211)  (857 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (21 4)  (837 212)  (837 212)  routing T_16_13.sp4_h_r_19 <X> T_16_13.lc_trk_g1_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 212)  (839 212)  routing T_16_13.sp4_h_r_19 <X> T_16_13.lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.sp4_h_r_19 <X> T_16_13.lc_trk_g1_3
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 212)  (846 212)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 212)  (847 212)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (50 4)  (866 212)  (866 212)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (867 212)  (867 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (21 5)  (837 213)  (837 213)  routing T_16_13.sp4_h_r_19 <X> T_16_13.lc_trk_g1_3
 (26 5)  (842 213)  (842 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 213)  (843 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 213)  (847 213)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 213)  (853 213)  LC_2 Logic Functioning bit
 (11 6)  (827 214)  (827 214)  routing T_16_13.sp4_h_l_37 <X> T_16_13.sp4_v_t_40
 (14 10)  (830 218)  (830 218)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (8 11)  (824 219)  (824 219)  routing T_16_13.sp4_h_l_42 <X> T_16_13.sp4_v_t_42
 (14 11)  (830 219)  (830 219)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (15 11)  (831 219)  (831 219)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (16 11)  (832 219)  (832 219)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (841 220)  (841 220)  routing T_16_13.sp4_v_b_26 <X> T_16_13.lc_trk_g3_2
 (21 13)  (837 221)  (837 221)  routing T_16_13.sp4_r_v_b_43 <X> T_16_13.lc_trk_g3_3
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (839 221)  (839 221)  routing T_16_13.sp4_v_b_26 <X> T_16_13.lc_trk_g3_2


LogicTile_17_13

 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 210)  (904 210)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (47 2)  (921 210)  (921 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (926 210)  (926 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 211)  (906 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 211)  (907 211)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.input_2_1
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (42 3)  (916 211)  (916 211)  LC_1 Logic Functioning bit
 (51 3)  (925 211)  (925 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (877 212)  (877 212)  routing T_17_13.sp12_v_t_23 <X> T_17_13.sp12_h_r_0
 (10 7)  (884 215)  (884 215)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_v_t_41
 (15 8)  (889 216)  (889 216)  routing T_17_13.tnr_op_1 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (14 10)  (888 218)  (888 218)  routing T_17_13.sp4_h_r_44 <X> T_17_13.lc_trk_g2_4
 (14 11)  (888 219)  (888 219)  routing T_17_13.sp4_h_r_44 <X> T_17_13.lc_trk_g2_4
 (15 11)  (889 219)  (889 219)  routing T_17_13.sp4_h_r_44 <X> T_17_13.lc_trk_g2_4
 (16 11)  (890 219)  (890 219)  routing T_17_13.sp4_h_r_44 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 13)  (888 221)  (888 221)  routing T_17_13.sp4_r_v_b_40 <X> T_17_13.lc_trk_g3_0
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_18_13

 (8 1)  (936 209)  (936 209)  routing T_18_13.sp4_h_r_1 <X> T_18_13.sp4_v_b_1
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (936 211)  (936 211)  routing T_18_13.sp4_h_r_1 <X> T_18_13.sp4_v_t_36
 (9 3)  (937 211)  (937 211)  routing T_18_13.sp4_h_r_1 <X> T_18_13.sp4_v_t_36
 (26 4)  (954 212)  (954 212)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 212)  (956 212)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 212)  (959 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (40 4)  (968 212)  (968 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (47 4)  (975 212)  (975 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (979 212)  (979 212)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (980 212)  (980 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (981 212)  (981 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (954 213)  (954 213)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 213)  (956 213)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 213)  (958 213)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 213)  (959 213)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 213)  (960 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (961 213)  (961 213)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.input_2_2
 (34 5)  (962 213)  (962 213)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.input_2_2
 (36 5)  (964 213)  (964 213)  LC_2 Logic Functioning bit
 (38 5)  (966 213)  (966 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (40 5)  (968 213)  (968 213)  LC_2 Logic Functioning bit
 (43 5)  (971 213)  (971 213)  LC_2 Logic Functioning bit
 (53 5)  (981 213)  (981 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 8)  (932 216)  (932 216)  routing T_18_13.sp4_v_t_47 <X> T_18_13.sp4_v_b_6
 (6 8)  (934 216)  (934 216)  routing T_18_13.sp4_v_t_47 <X> T_18_13.sp4_v_b_6
 (25 10)  (953 218)  (953 218)  routing T_18_13.rgt_op_6 <X> T_18_13.lc_trk_g2_6
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.rgt_op_6 <X> T_18_13.lc_trk_g2_6
 (11 12)  (939 220)  (939 220)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_v_b_11
 (15 12)  (943 220)  (943 220)  routing T_18_13.rgt_op_1 <X> T_18_13.lc_trk_g3_1
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 220)  (946 220)  routing T_18_13.rgt_op_1 <X> T_18_13.lc_trk_g3_1
 (25 12)  (953 220)  (953 220)  routing T_18_13.wire_logic_cluster/lc_2/out <X> T_18_13.lc_trk_g3_2
 (4 13)  (932 221)  (932 221)  routing T_18_13.sp4_v_t_41 <X> T_18_13.sp4_h_r_9
 (12 13)  (940 221)  (940 221)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_v_b_11
 (22 13)  (950 221)  (950 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (928 222)  (928 222)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (944 222)  (944 222)  routing T_18_13.sp4_v_t_16 <X> T_18_13.lc_trk_g3_5
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 222)  (946 222)  routing T_18_13.sp4_v_t_16 <X> T_18_13.lc_trk_g3_5
 (0 15)  (928 223)  (928 223)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 223)  (929 223)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (932 223)  (932 223)  routing T_18_13.sp4_h_r_1 <X> T_18_13.sp4_h_l_44
 (6 15)  (934 223)  (934 223)  routing T_18_13.sp4_h_r_1 <X> T_18_13.sp4_h_l_44
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (951 223)  (951 223)  routing T_18_13.sp12_v_b_14 <X> T_18_13.lc_trk_g3_6


LogicTile_19_13

 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (999 210)  (999 210)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (28 2)  (1010 210)  (1010 210)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 210)  (1012 210)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 210)  (1013 210)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 210)  (1016 210)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 210)  (1022 210)  LC_1 Logic Functioning bit
 (42 2)  (1024 210)  (1024 210)  LC_1 Logic Functioning bit
 (30 3)  (1012 211)  (1012 211)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (40 3)  (1022 211)  (1022 211)  LC_1 Logic Functioning bit
 (42 3)  (1024 211)  (1024 211)  LC_1 Logic Functioning bit
 (48 3)  (1030 211)  (1030 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (993 212)  (993 212)  routing T_19_13.sp4_v_t_39 <X> T_19_13.sp4_v_b_5
 (4 5)  (986 213)  (986 213)  routing T_19_13.sp4_v_t_47 <X> T_19_13.sp4_h_r_3
 (12 5)  (994 213)  (994 213)  routing T_19_13.sp4_v_t_39 <X> T_19_13.sp4_v_b_5
 (15 6)  (997 214)  (997 214)  routing T_19_13.bot_op_5 <X> T_19_13.lc_trk_g1_5
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (0 8)  (982 216)  (982 216)  routing T_19_13.glb_netwk_2 <X> T_19_13.glb2local_1
 (1 8)  (983 216)  (983 216)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (13 8)  (995 216)  (995 216)  routing T_19_13.sp4_v_t_45 <X> T_19_13.sp4_v_b_8
 (15 8)  (997 216)  (997 216)  routing T_19_13.tnl_op_1 <X> T_19_13.lc_trk_g2_1
 (17 8)  (999 216)  (999 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (1000 217)  (1000 217)  routing T_19_13.tnl_op_1 <X> T_19_13.lc_trk_g2_1
 (25 10)  (1007 218)  (1007 218)  routing T_19_13.wire_logic_cluster/lc_6/out <X> T_19_13.lc_trk_g2_6
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 12)  (1010 220)  (1010 220)  routing T_19_13.lc_trk_g2_1 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 220)  (1013 220)  routing T_19_13.lc_trk_g0_5 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (1023 220)  (1023 220)  LC_6 Logic Functioning bit
 (43 12)  (1025 220)  (1025 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (41 13)  (1023 221)  (1023 221)  LC_6 Logic Functioning bit
 (43 13)  (1025 221)  (1025 221)  LC_6 Logic Functioning bit
 (46 13)  (1028 221)  (1028 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (1035 221)  (1035 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_20_13

 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 210)  (1039 210)  routing T_20_13.sp12_h_r_0 <X> T_20_13.sp12_h_l_23
 (3 3)  (1039 211)  (1039 211)  routing T_20_13.sp12_h_r_0 <X> T_20_13.sp12_h_l_23
 (22 12)  (1058 220)  (1058 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1063 220)  (1063 220)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 220)  (1064 220)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 220)  (1066 220)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 220)  (1069 220)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 220)  (1070 220)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (45 12)  (1081 220)  (1081 220)  LC_6 Logic Functioning bit
 (51 12)  (1087 220)  (1087 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (1050 221)  (1050 221)  routing T_20_13.sp12_v_b_16 <X> T_20_13.lc_trk_g3_0
 (16 13)  (1052 221)  (1052 221)  routing T_20_13.sp12_v_b_16 <X> T_20_13.lc_trk_g3_0
 (17 13)  (1053 221)  (1053 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (1062 221)  (1062 221)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 221)  (1063 221)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 221)  (1064 221)  routing T_20_13.lc_trk_g3_3 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 221)  (1066 221)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (1076 221)  (1076 221)  LC_6 Logic Functioning bit
 (41 13)  (1077 221)  (1077 221)  LC_6 Logic Functioning bit
 (42 13)  (1078 221)  (1078 221)  LC_6 Logic Functioning bit
 (43 13)  (1079 221)  (1079 221)  LC_6 Logic Functioning bit
 (51 13)  (1087 221)  (1087 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (1088 221)  (1088 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1061 222)  (1061 222)  routing T_20_13.wire_logic_cluster/lc_6/out <X> T_20_13.lc_trk_g3_6
 (22 15)  (1058 223)  (1058 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_22_13

 (4 0)  (1148 208)  (1148 208)  routing T_22_13.sp4_v_t_37 <X> T_22_13.sp4_v_b_0
 (8 0)  (1152 208)  (1152 208)  routing T_22_13.sp4_h_l_36 <X> T_22_13.sp4_h_r_1
 (8 1)  (1152 209)  (1152 209)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_v_b_1
 (10 1)  (1154 209)  (1154 209)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_v_b_1
 (11 5)  (1155 213)  (1155 213)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_h_r_5
 (13 5)  (1157 213)  (1157 213)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_h_r_5
 (2 12)  (1146 220)  (1146 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (6 13)  (1150 221)  (1150 221)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_h_r_9


LogicTile_23_13

 (15 2)  (1213 210)  (1213 210)  routing T_23_13.top_op_5 <X> T_23_13.lc_trk_g0_5
 (17 2)  (1215 210)  (1215 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (14 3)  (1212 211)  (1212 211)  routing T_23_13.top_op_4 <X> T_23_13.lc_trk_g0_4
 (15 3)  (1213 211)  (1213 211)  routing T_23_13.top_op_4 <X> T_23_13.lc_trk_g0_4
 (17 3)  (1215 211)  (1215 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (1216 211)  (1216 211)  routing T_23_13.top_op_5 <X> T_23_13.lc_trk_g0_5
 (4 4)  (1202 212)  (1202 212)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_v_b_3
 (5 5)  (1203 213)  (1203 213)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_v_b_3
 (5 8)  (1203 216)  (1203 216)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_h_r_6
 (26 8)  (1224 216)  (1224 216)  routing T_23_13.lc_trk_g0_4 <X> T_23_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (1227 216)  (1227 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 216)  (1228 216)  routing T_23_13.lc_trk_g0_5 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 216)  (1229 216)  routing T_23_13.lc_trk_g2_5 <X> T_23_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 216)  (1230 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 216)  (1231 216)  routing T_23_13.lc_trk_g2_5 <X> T_23_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 216)  (1234 216)  LC_4 Logic Functioning bit
 (38 8)  (1236 216)  (1236 216)  LC_4 Logic Functioning bit
 (52 8)  (1250 216)  (1250 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (1202 217)  (1202 217)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_h_r_6
 (29 9)  (1227 217)  (1227 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (48 9)  (1246 217)  (1246 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (1213 218)  (1213 218)  routing T_23_13.sp4_v_t_32 <X> T_23_13.lc_trk_g2_5
 (16 10)  (1214 218)  (1214 218)  routing T_23_13.sp4_v_t_32 <X> T_23_13.lc_trk_g2_5
 (17 10)  (1215 218)  (1215 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (4 14)  (1202 222)  (1202 222)  routing T_23_13.sp4_v_b_9 <X> T_23_13.sp4_v_t_44


LogicTile_24_13

 (29 0)  (1281 208)  (1281 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 208)  (1282 208)  routing T_24_13.lc_trk_g0_5 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 208)  (1283 208)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 208)  (1284 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 208)  (1286 208)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 208)  (1287 208)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.input_2_0
 (36 0)  (1288 208)  (1288 208)  LC_0 Logic Functioning bit
 (37 0)  (1289 208)  (1289 208)  LC_0 Logic Functioning bit
 (39 0)  (1291 208)  (1291 208)  LC_0 Logic Functioning bit
 (43 0)  (1295 208)  (1295 208)  LC_0 Logic Functioning bit
 (47 0)  (1299 208)  (1299 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (1305 208)  (1305 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (3 1)  (1255 209)  (1255 209)  routing T_24_13.sp12_h_l_23 <X> T_24_13.sp12_v_b_0
 (27 1)  (1279 209)  (1279 209)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 209)  (1280 209)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 209)  (1281 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 209)  (1284 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1285 209)  (1285 209)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.input_2_0
 (34 1)  (1286 209)  (1286 209)  routing T_24_13.lc_trk_g3_5 <X> T_24_13.input_2_0
 (36 1)  (1288 209)  (1288 209)  LC_0 Logic Functioning bit
 (37 1)  (1289 209)  (1289 209)  LC_0 Logic Functioning bit
 (42 1)  (1294 209)  (1294 209)  LC_0 Logic Functioning bit
 (43 1)  (1295 209)  (1295 209)  LC_0 Logic Functioning bit
 (53 1)  (1305 209)  (1305 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (16 2)  (1268 210)  (1268 210)  routing T_24_13.sp4_v_b_13 <X> T_24_13.lc_trk_g0_5
 (17 2)  (1269 210)  (1269 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1270 210)  (1270 210)  routing T_24_13.sp4_v_b_13 <X> T_24_13.lc_trk_g0_5
 (18 3)  (1270 211)  (1270 211)  routing T_24_13.sp4_v_b_13 <X> T_24_13.lc_trk_g0_5
 (22 5)  (1274 213)  (1274 213)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1276 213)  (1276 213)  routing T_24_13.bot_op_2 <X> T_24_13.lc_trk_g1_2
 (14 6)  (1266 214)  (1266 214)  routing T_24_13.sp4_v_t_1 <X> T_24_13.lc_trk_g1_4
 (14 7)  (1266 215)  (1266 215)  routing T_24_13.sp4_v_t_1 <X> T_24_13.lc_trk_g1_4
 (16 7)  (1268 215)  (1268 215)  routing T_24_13.sp4_v_t_1 <X> T_24_13.lc_trk_g1_4
 (17 7)  (1269 215)  (1269 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (25 10)  (1277 218)  (1277 218)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g2_6
 (27 10)  (1279 218)  (1279 218)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 218)  (1280 218)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 218)  (1281 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 218)  (1283 218)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 218)  (1284 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 218)  (1285 218)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 218)  (1287 218)  routing T_24_13.lc_trk_g0_5 <X> T_24_13.input_2_5
 (36 10)  (1288 218)  (1288 218)  LC_5 Logic Functioning bit
 (37 10)  (1289 218)  (1289 218)  LC_5 Logic Functioning bit
 (38 10)  (1290 218)  (1290 218)  LC_5 Logic Functioning bit
 (39 10)  (1291 218)  (1291 218)  LC_5 Logic Functioning bit
 (40 10)  (1292 218)  (1292 218)  LC_5 Logic Functioning bit
 (22 11)  (1274 219)  (1274 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1275 219)  (1275 219)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g2_6
 (24 11)  (1276 219)  (1276 219)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g2_6
 (25 11)  (1277 219)  (1277 219)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g2_6
 (26 11)  (1278 219)  (1278 219)  routing T_24_13.lc_trk_g1_2 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 219)  (1279 219)  routing T_24_13.lc_trk_g1_2 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 219)  (1281 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 219)  (1283 219)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 219)  (1284 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1288 219)  (1288 219)  LC_5 Logic Functioning bit
 (37 11)  (1289 219)  (1289 219)  LC_5 Logic Functioning bit
 (38 11)  (1290 219)  (1290 219)  LC_5 Logic Functioning bit
 (52 11)  (1304 219)  (1304 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (1267 220)  (1267 220)  routing T_24_13.sp4_h_r_25 <X> T_24_13.lc_trk_g3_1
 (16 12)  (1268 220)  (1268 220)  routing T_24_13.sp4_h_r_25 <X> T_24_13.lc_trk_g3_1
 (17 12)  (1269 220)  (1269 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (3 13)  (1255 221)  (1255 221)  routing T_24_13.sp12_h_l_22 <X> T_24_13.sp12_h_r_1
 (18 13)  (1270 221)  (1270 221)  routing T_24_13.sp4_h_r_25 <X> T_24_13.lc_trk_g3_1
 (15 14)  (1267 222)  (1267 222)  routing T_24_13.sp12_v_t_2 <X> T_24_13.lc_trk_g3_5
 (17 14)  (1269 222)  (1269 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1270 222)  (1270 222)  routing T_24_13.sp12_v_t_2 <X> T_24_13.lc_trk_g3_5
 (18 15)  (1270 223)  (1270 223)  routing T_24_13.sp12_v_t_2 <X> T_24_13.lc_trk_g3_5


RAM_Tile_25_13

 (26 0)  (1332 208)  (1332 208)  routing T_25_13.lc_trk_g2_6 <X> T_25_13.input0_0
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 209)  (1320 209)  routing T_25_13.sp12_h_l_15 <X> T_25_13.lc_trk_g0_0
 (16 1)  (1322 209)  (1322 209)  routing T_25_13.sp12_h_l_15 <X> T_25_13.lc_trk_g0_0
 (17 1)  (1323 209)  (1323 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_l_15 lc_trk_g0_0
 (26 1)  (1332 209)  (1332 209)  routing T_25_13.lc_trk_g2_6 <X> T_25_13.input0_0
 (28 1)  (1334 209)  (1334 209)  routing T_25_13.lc_trk_g2_6 <X> T_25_13.input0_0
 (29 1)  (1335 209)  (1335 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 2)  (1321 210)  (1321 210)  routing T_25_13.lft_op_5 <X> T_25_13.lc_trk_g0_5
 (17 2)  (1323 210)  (1323 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1324 210)  (1324 210)  routing T_25_13.lft_op_5 <X> T_25_13.lc_trk_g0_5
 (26 2)  (1332 210)  (1332 210)  routing T_25_13.lc_trk_g2_5 <X> T_25_13.input0_1
 (28 3)  (1334 211)  (1334 211)  routing T_25_13.lc_trk_g2_5 <X> T_25_13.input0_1
 (29 3)  (1335 211)  (1335 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (14 4)  (1320 212)  (1320 212)  routing T_25_13.lft_op_0 <X> T_25_13.lc_trk_g1_0
 (17 4)  (1323 212)  (1323 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (1331 212)  (1331 212)  routing T_25_13.sp12_h_l_1 <X> T_25_13.lc_trk_g1_2
 (9 5)  (1315 213)  (1315 213)  routing T_25_13.sp4_v_t_41 <X> T_25_13.sp4_v_b_4
 (15 5)  (1321 213)  (1321 213)  routing T_25_13.lft_op_0 <X> T_25_13.lc_trk_g1_0
 (17 5)  (1323 213)  (1323 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (1324 213)  (1324 213)  routing T_25_13.sp4_r_v_b_25 <X> T_25_13.lc_trk_g1_1
 (22 5)  (1328 213)  (1328 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_1 lc_trk_g1_2
 (24 5)  (1330 213)  (1330 213)  routing T_25_13.sp12_h_l_1 <X> T_25_13.lc_trk_g1_2
 (25 5)  (1331 213)  (1331 213)  routing T_25_13.sp12_h_l_1 <X> T_25_13.lc_trk_g1_2
 (27 5)  (1333 213)  (1333 213)  routing T_25_13.lc_trk_g1_1 <X> T_25_13.input0_2
 (29 5)  (1335 213)  (1335 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (13 6)  (1319 214)  (1319 214)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_40
 (26 7)  (1332 215)  (1332 215)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.input0_3
 (27 7)  (1333 215)  (1333 215)  routing T_25_13.lc_trk_g1_2 <X> T_25_13.input0_3
 (29 7)  (1335 215)  (1335 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (3 8)  (1309 216)  (1309 216)  routing T_25_13.sp12_v_t_22 <X> T_25_13.sp12_v_b_1
 (11 8)  (1317 216)  (1317 216)  routing T_25_13.sp4_v_t_37 <X> T_25_13.sp4_v_b_8
 (13 8)  (1319 216)  (1319 216)  routing T_25_13.sp4_v_t_37 <X> T_25_13.sp4_v_b_8
 (26 8)  (1332 216)  (1332 216)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.input0_4
 (27 8)  (1333 216)  (1333 216)  routing T_25_13.lc_trk_g3_6 <X> T_25_13.wire_bram/ram/WDATA_11
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g3_6 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 216)  (1336 216)  routing T_25_13.lc_trk_g3_6 <X> T_25_13.wire_bram/ram/WDATA_11
 (38 8)  (1344 216)  (1344 216)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (9 9)  (1315 217)  (1315 217)  routing T_25_13.sp4_v_t_42 <X> T_25_13.sp4_v_b_7
 (27 9)  (1333 217)  (1333 217)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.input0_4
 (28 9)  (1334 217)  (1334 217)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.input0_4
 (29 9)  (1335 217)  (1335 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g3_6 <X> T_25_13.wire_bram/ram/WDATA_11
 (14 10)  (1320 218)  (1320 218)  routing T_25_13.sp4_h_r_44 <X> T_25_13.lc_trk_g2_4
 (16 10)  (1322 218)  (1322 218)  routing T_25_13.sp4_v_t_24 <X> T_25_13.lc_trk_g2_5
 (17 10)  (1323 218)  (1323 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_24 lc_trk_g2_5
 (18 10)  (1324 218)  (1324 218)  routing T_25_13.sp4_v_t_24 <X> T_25_13.lc_trk_g2_5
 (14 11)  (1320 219)  (1320 219)  routing T_25_13.sp4_h_r_44 <X> T_25_13.lc_trk_g2_4
 (15 11)  (1321 219)  (1321 219)  routing T_25_13.sp4_h_r_44 <X> T_25_13.lc_trk_g2_4
 (16 11)  (1322 219)  (1322 219)  routing T_25_13.sp4_h_r_44 <X> T_25_13.lc_trk_g2_4
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (1324 219)  (1324 219)  routing T_25_13.sp4_v_t_24 <X> T_25_13.lc_trk_g2_5
 (22 11)  (1328 219)  (1328 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_19 lc_trk_g2_6
 (23 11)  (1329 219)  (1329 219)  routing T_25_13.sp4_h_l_19 <X> T_25_13.lc_trk_g2_6
 (24 11)  (1330 219)  (1330 219)  routing T_25_13.sp4_h_l_19 <X> T_25_13.lc_trk_g2_6
 (25 11)  (1331 219)  (1331 219)  routing T_25_13.sp4_h_l_19 <X> T_25_13.lc_trk_g2_6
 (27 11)  (1333 219)  (1333 219)  routing T_25_13.lc_trk_g1_0 <X> T_25_13.input0_5
 (29 11)  (1335 219)  (1335 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 219)  (1338 219)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 219)  (1339 219)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.input2_5
 (34 11)  (1340 219)  (1340 219)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.input2_5
 (35 11)  (1341 219)  (1341 219)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.input2_5
 (17 12)  (1323 220)  (1323 220)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1324 220)  (1324 220)  routing T_25_13.bnl_op_1 <X> T_25_13.lc_trk_g3_1
 (25 12)  (1331 220)  (1331 220)  routing T_25_13.sp12_v_t_1 <X> T_25_13.lc_trk_g3_2
 (9 13)  (1315 221)  (1315 221)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_v_b_10
 (18 13)  (1324 221)  (1324 221)  routing T_25_13.bnl_op_1 <X> T_25_13.lc_trk_g3_1
 (22 13)  (1328 221)  (1328 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1330 221)  (1330 221)  routing T_25_13.sp12_v_t_1 <X> T_25_13.lc_trk_g3_2
 (25 13)  (1331 221)  (1331 221)  routing T_25_13.sp12_v_t_1 <X> T_25_13.lc_trk_g3_2
 (27 13)  (1333 221)  (1333 221)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.input0_6
 (28 13)  (1334 221)  (1334 221)  routing T_25_13.lc_trk_g3_1 <X> T_25_13.input0_6
 (29 13)  (1335 221)  (1335 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 221)  (1338 221)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (4 14)  (1310 222)  (1310 222)  routing T_25_13.sp4_v_b_1 <X> T_25_13.sp4_v_t_44
 (6 14)  (1312 222)  (1312 222)  routing T_25_13.sp4_v_b_1 <X> T_25_13.sp4_v_t_44
 (13 14)  (1319 222)  (1319 222)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_v_t_46
 (15 14)  (1321 222)  (1321 222)  routing T_25_13.sp12_v_b_5 <X> T_25_13.lc_trk_g3_5
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_5 lc_trk_g3_5
 (18 14)  (1324 222)  (1324 222)  routing T_25_13.sp12_v_b_5 <X> T_25_13.lc_trk_g3_5
 (25 14)  (1331 222)  (1331 222)  routing T_25_13.sp4_v_t_27 <X> T_25_13.lc_trk_g3_6
 (26 14)  (1332 222)  (1332 222)  routing T_25_13.lc_trk_g0_5 <X> T_25_13.input0_7
 (35 14)  (1341 222)  (1341 222)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input2_7
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (14 15)  (1320 223)  (1320 223)  routing T_25_13.sp12_v_b_20 <X> T_25_13.lc_trk_g3_4
 (16 15)  (1322 223)  (1322 223)  routing T_25_13.sp12_v_b_20 <X> T_25_13.lc_trk_g3_4
 (17 15)  (1323 223)  (1323 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (1324 223)  (1324 223)  routing T_25_13.sp12_v_b_5 <X> T_25_13.lc_trk_g3_5
 (22 15)  (1328 223)  (1328 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (1329 223)  (1329 223)  routing T_25_13.sp4_v_t_27 <X> T_25_13.lc_trk_g3_6
 (25 15)  (1331 223)  (1331 223)  routing T_25_13.sp4_v_t_27 <X> T_25_13.lc_trk_g3_6
 (29 15)  (1335 223)  (1335 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (1338 223)  (1338 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 223)  (1339 223)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input2_7
 (34 15)  (1340 223)  (1340 223)  routing T_25_13.lc_trk_g3_4 <X> T_25_13.input2_7


LogicTile_26_13

 (9 1)  (1357 209)  (1357 209)  routing T_26_13.sp4_v_t_36 <X> T_26_13.sp4_v_b_1
 (11 4)  (1359 212)  (1359 212)  routing T_26_13.sp4_v_t_44 <X> T_26_13.sp4_v_b_5
 (13 4)  (1361 212)  (1361 212)  routing T_26_13.sp4_v_t_44 <X> T_26_13.sp4_v_b_5
 (8 5)  (1356 213)  (1356 213)  routing T_26_13.sp4_v_t_36 <X> T_26_13.sp4_v_b_4
 (10 5)  (1358 213)  (1358 213)  routing T_26_13.sp4_v_t_36 <X> T_26_13.sp4_v_b_4
 (12 7)  (1360 215)  (1360 215)  routing T_26_13.sp4_h_l_40 <X> T_26_13.sp4_v_t_40
 (9 9)  (1357 217)  (1357 217)  routing T_26_13.sp4_v_t_42 <X> T_26_13.sp4_v_b_7


LogicTile_9_12

 (13 2)  (451 194)  (451 194)  routing T_9_12.sp4_h_r_2 <X> T_9_12.sp4_v_t_39
 (12 3)  (450 195)  (450 195)  routing T_9_12.sp4_h_r_2 <X> T_9_12.sp4_v_t_39


LogicTile_10_12

 (19 14)  (511 206)  (511 206)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_12_12

 (4 14)  (604 206)  (604 206)  routing T_12_12.sp4_h_r_3 <X> T_12_12.sp4_v_t_44
 (6 14)  (606 206)  (606 206)  routing T_12_12.sp4_h_r_3 <X> T_12_12.sp4_v_t_44
 (5 15)  (605 207)  (605 207)  routing T_12_12.sp4_h_r_3 <X> T_12_12.sp4_v_t_44


LogicTile_13_12

 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 192)  (689 192)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.input_2_0
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (44 0)  (698 192)  (698 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (52 0)  (706 192)  (706 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (38 1)  (692 193)  (692 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (662 194)  (662 194)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_h_l_36
 (10 2)  (664 194)  (664 194)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_h_l_36
 (15 2)  (669 194)  (669 194)  routing T_13_12.sp4_h_r_5 <X> T_13_12.lc_trk_g0_5
 (16 2)  (670 194)  (670 194)  routing T_13_12.sp4_h_r_5 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (44 2)  (698 194)  (698 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (52 2)  (706 194)  (706 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (662 195)  (662 195)  routing T_13_12.sp4_h_l_36 <X> T_13_12.sp4_v_t_36
 (14 3)  (668 195)  (668 195)  routing T_13_12.sp4_r_v_b_28 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (672 195)  (672 195)  routing T_13_12.sp4_h_r_5 <X> T_13_12.lc_trk_g0_5
 (26 3)  (680 195)  (680 195)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (48 3)  (702 195)  (702 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (668 196)  (668 196)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g1_0
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (672 196)  (672 196)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g1_1
 (21 4)  (675 196)  (675 196)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 196)  (679 196)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g1_2
 (26 4)  (680 196)  (680 196)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (44 4)  (698 196)  (698 196)  LC_2 Logic Functioning bit
 (45 4)  (699 196)  (699 196)  LC_2 Logic Functioning bit
 (52 4)  (706 196)  (706 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (680 197)  (680 197)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 197)  (682 197)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (37 5)  (691 197)  (691 197)  LC_2 Logic Functioning bit
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (39 5)  (693 197)  (693 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (47 5)  (701 197)  (701 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (702 197)  (702 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (705 197)  (705 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (665 198)  (665 198)  routing T_13_12.sp4_h_r_11 <X> T_13_12.sp4_v_t_40
 (13 6)  (667 198)  (667 198)  routing T_13_12.sp4_h_r_11 <X> T_13_12.sp4_v_t_40
 (26 6)  (680 198)  (680 198)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (44 6)  (698 198)  (698 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (46 6)  (700 198)  (700 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (706 198)  (706 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (665 199)  (665 199)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_h_l_40
 (12 7)  (666 199)  (666 199)  routing T_13_12.sp4_h_r_11 <X> T_13_12.sp4_v_t_40
 (14 7)  (668 199)  (668 199)  routing T_13_12.sp4_r_v_b_28 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 199)  (682 199)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (38 7)  (692 199)  (692 199)  LC_3 Logic Functioning bit
 (39 7)  (693 199)  (693 199)  LC_3 Logic Functioning bit
 (41 7)  (695 199)  (695 199)  LC_3 Logic Functioning bit
 (43 7)  (697 199)  (697 199)  LC_3 Logic Functioning bit
 (53 7)  (707 199)  (707 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (44 8)  (698 200)  (698 200)  LC_4 Logic Functioning bit
 (46 8)  (700 200)  (700 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (694 201)  (694 201)  LC_4 Logic Functioning bit
 (41 9)  (695 201)  (695 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (43 9)  (697 201)  (697 201)  LC_4 Logic Functioning bit
 (21 10)  (675 202)  (675 202)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 202)  (677 202)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g2_7
 (25 10)  (679 202)  (679 202)  routing T_13_12.sp4_v_b_38 <X> T_13_12.lc_trk_g2_6
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (37 10)  (691 202)  (691 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (39 10)  (693 202)  (693 202)  LC_5 Logic Functioning bit
 (44 10)  (698 202)  (698 202)  LC_5 Logic Functioning bit
 (46 10)  (700 202)  (700 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (675 203)  (675 203)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g2_7
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 203)  (677 203)  routing T_13_12.sp4_v_b_38 <X> T_13_12.lc_trk_g2_6
 (25 11)  (679 203)  (679 203)  routing T_13_12.sp4_v_b_38 <X> T_13_12.lc_trk_g2_6
 (40 11)  (694 203)  (694 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (43 11)  (697 203)  (697 203)  LC_5 Logic Functioning bit
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (37 12)  (691 204)  (691 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (44 12)  (698 204)  (698 204)  LC_6 Logic Functioning bit
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (694 205)  (694 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (43 13)  (697 205)  (697 205)  LC_6 Logic Functioning bit
 (48 13)  (702 205)  (702 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r
 (11 14)  (665 206)  (665 206)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_46
 (13 14)  (667 206)  (667 206)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_46
 (21 14)  (675 206)  (675 206)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 206)  (677 206)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (37 14)  (691 206)  (691 206)  LC_7 Logic Functioning bit
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (44 14)  (698 206)  (698 206)  LC_7 Logic Functioning bit
 (10 15)  (664 207)  (664 207)  routing T_13_12.sp4_h_l_40 <X> T_13_12.sp4_v_t_47
 (12 15)  (666 207)  (666 207)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_46
 (21 15)  (675 207)  (675 207)  routing T_13_12.sp4_v_t_26 <X> T_13_12.lc_trk_g3_7
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 207)  (694 207)  LC_7 Logic Functioning bit
 (41 15)  (695 207)  (695 207)  LC_7 Logic Functioning bit
 (42 15)  (696 207)  (696 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit
 (46 15)  (700 207)  (700 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_12

 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (37 0)  (745 192)  (745 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (46 0)  (754 192)  (754 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (760 192)  (760 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (761 192)  (761 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (51 1)  (759 193)  (759 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 194)  (723 194)  routing T_14_12.lft_op_5 <X> T_14_12.lc_trk_g0_5
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 194)  (726 194)  routing T_14_12.lft_op_5 <X> T_14_12.lc_trk_g0_5
 (25 2)  (733 194)  (733 194)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g0_6
 (26 2)  (734 194)  (734 194)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 195)  (732 195)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g0_6
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (39 3)  (747 195)  (747 195)  LC_1 Logic Functioning bit
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (51 3)  (759 195)  (759 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (708 196)  (708 196)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (739 196)  (739 196)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (37 5)  (745 197)  (745 197)  LC_2 Logic Functioning bit
 (38 5)  (746 197)  (746 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (51 5)  (759 197)  (759 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 198)  (722 198)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (46 6)  (754 198)  (754 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (723 199)  (723 199)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 201)  (731 201)  routing T_14_12.sp4_v_b_42 <X> T_14_12.lc_trk_g2_2
 (24 9)  (732 201)  (732 201)  routing T_14_12.sp4_v_b_42 <X> T_14_12.lc_trk_g2_2
 (6 10)  (714 202)  (714 202)  routing T_14_12.sp4_h_l_36 <X> T_14_12.sp4_v_t_43
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_0 wire_logic_cluster/lc_7/s_r


LogicTile_15_12

 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 194)  (776 194)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g0_4
 (5 3)  (767 195)  (767 195)  routing T_15_12.sp4_h_l_37 <X> T_15_12.sp4_v_t_37
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (762 196)  (762 196)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (774 196)  (774 196)  routing T_15_12.sp4_h_l_39 <X> T_15_12.sp4_h_r_5
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (13 5)  (775 197)  (775 197)  routing T_15_12.sp4_h_l_39 <X> T_15_12.sp4_h_r_5
 (13 6)  (775 198)  (775 198)  routing T_15_12.sp4_h_r_5 <X> T_15_12.sp4_v_t_40
 (12 7)  (774 199)  (774 199)  routing T_15_12.sp4_h_r_5 <X> T_15_12.sp4_v_t_40
 (16 8)  (778 200)  (778 200)  routing T_15_12.sp4_v_t_12 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 200)  (780 200)  routing T_15_12.sp4_v_t_12 <X> T_15_12.lc_trk_g2_1
 (25 8)  (787 200)  (787 200)  routing T_15_12.sp4_v_t_23 <X> T_15_12.lc_trk_g2_2
 (26 8)  (788 200)  (788 200)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 200)  (790 200)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 200)  (795 200)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 200)  (796 200)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 200)  (797 200)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.input_2_4
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (43 8)  (805 200)  (805 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (51 8)  (813 200)  (813 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 201)  (785 201)  routing T_15_12.sp4_v_t_23 <X> T_15_12.lc_trk_g2_2
 (25 9)  (787 201)  (787 201)  routing T_15_12.sp4_v_t_23 <X> T_15_12.lc_trk_g2_2
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 201)  (794 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 201)  (795 201)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.input_2_4
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (40 9)  (802 201)  (802 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (14 10)  (776 202)  (776 202)  routing T_15_12.sp4_v_t_17 <X> T_15_12.lc_trk_g2_4
 (16 11)  (778 203)  (778 203)  routing T_15_12.sp4_v_t_17 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (14 12)  (776 204)  (776 204)  routing T_15_12.sp4_v_b_24 <X> T_15_12.lc_trk_g3_0
 (16 13)  (778 205)  (778 205)  routing T_15_12.sp4_v_b_24 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_16_12

 (12 0)  (828 192)  (828 192)  routing T_16_12.sp4_h_l_46 <X> T_16_12.sp4_h_r_2
 (13 1)  (829 193)  (829 193)  routing T_16_12.sp4_h_l_46 <X> T_16_12.sp4_h_r_2
 (11 10)  (827 202)  (827 202)  routing T_16_12.sp4_h_r_2 <X> T_16_12.sp4_v_t_45
 (13 10)  (829 202)  (829 202)  routing T_16_12.sp4_h_r_2 <X> T_16_12.sp4_v_t_45
 (12 11)  (828 203)  (828 203)  routing T_16_12.sp4_h_r_2 <X> T_16_12.sp4_v_t_45
 (12 15)  (828 207)  (828 207)  routing T_16_12.sp4_h_l_46 <X> T_16_12.sp4_v_t_46


LogicTile_17_12

 (16 0)  (890 192)  (890 192)  routing T_17_12.sp4_v_b_9 <X> T_17_12.lc_trk_g0_1
 (17 0)  (891 192)  (891 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (892 192)  (892 192)  routing T_17_12.sp4_v_b_9 <X> T_17_12.lc_trk_g0_1
 (18 1)  (892 193)  (892 193)  routing T_17_12.sp4_v_b_9 <X> T_17_12.lc_trk_g0_1
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 194)  (888 194)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (5 4)  (879 196)  (879 196)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_h_r_3
 (3 6)  (877 198)  (877 198)  routing T_17_12.sp12_h_r_0 <X> T_17_12.sp12_v_t_23
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 198)  (902 198)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 198)  (905 198)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (37 6)  (911 198)  (911 198)  LC_3 Logic Functioning bit
 (38 6)  (912 198)  (912 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (40 6)  (914 198)  (914 198)  LC_3 Logic Functioning bit
 (42 6)  (916 198)  (916 198)  LC_3 Logic Functioning bit
 (45 6)  (919 198)  (919 198)  LC_3 Logic Functioning bit
 (3 7)  (877 199)  (877 199)  routing T_17_12.sp12_h_r_0 <X> T_17_12.sp12_v_t_23
 (12 7)  (886 199)  (886 199)  routing T_17_12.sp4_h_l_40 <X> T_17_12.sp4_v_t_40
 (30 7)  (904 199)  (904 199)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 199)  (910 199)  LC_3 Logic Functioning bit
 (37 7)  (911 199)  (911 199)  LC_3 Logic Functioning bit
 (38 7)  (912 199)  (912 199)  LC_3 Logic Functioning bit
 (39 7)  (913 199)  (913 199)  LC_3 Logic Functioning bit
 (40 7)  (914 199)  (914 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (51 7)  (925 199)  (925 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (37 8)  (911 200)  (911 200)  LC_4 Logic Functioning bit
 (38 8)  (912 200)  (912 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (40 8)  (914 200)  (914 200)  LC_4 Logic Functioning bit
 (41 8)  (915 200)  (915 200)  LC_4 Logic Functioning bit
 (42 8)  (916 200)  (916 200)  LC_4 Logic Functioning bit
 (43 8)  (917 200)  (917 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (26 9)  (900 201)  (900 201)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 201)  (901 201)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 201)  (902 201)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 201)  (910 201)  LC_4 Logic Functioning bit
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (3 12)  (877 204)  (877 204)  routing T_17_12.sp12_v_t_22 <X> T_17_12.sp12_h_r_1
 (21 12)  (895 204)  (895 204)  routing T_17_12.sp12_v_t_0 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.sp12_v_t_0 <X> T_17_12.lc_trk_g3_3
 (21 13)  (895 205)  (895 205)  routing T_17_12.sp12_v_t_0 <X> T_17_12.lc_trk_g3_3


LogicTile_19_12

 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (982 198)  (982 198)  routing T_19_12.glb_netwk_2 <X> T_19_12.glb2local_0
 (1 6)  (983 198)  (983 198)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (22 8)  (1004 200)  (1004 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1005 200)  (1005 200)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g2_3
 (24 8)  (1006 200)  (1006 200)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g2_3
 (21 9)  (1003 201)  (1003 201)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g2_3
 (3 10)  (985 202)  (985 202)  routing T_19_12.sp12_h_r_1 <X> T_19_12.sp12_h_l_22
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 202)  (1012 202)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 202)  (1013 202)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 202)  (1015 202)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 202)  (1016 202)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (45 10)  (1027 202)  (1027 202)  LC_5 Logic Functioning bit
 (51 10)  (1033 202)  (1033 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (985 203)  (985 203)  routing T_19_12.sp12_h_r_1 <X> T_19_12.sp12_h_l_22
 (26 11)  (1008 203)  (1008 203)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 203)  (1010 203)  routing T_19_12.lc_trk_g2_3 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 203)  (1019 203)  LC_5 Logic Functioning bit
 (39 11)  (1021 203)  (1021 203)  LC_5 Logic Functioning bit
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_20_12

 (10 0)  (1046 192)  (1046 192)  routing T_20_12.sp4_v_t_45 <X> T_20_12.sp4_h_r_1
 (5 12)  (1041 204)  (1041 204)  routing T_20_12.sp4_v_t_44 <X> T_20_12.sp4_h_r_9


LogicTile_22_12

 (1 3)  (1145 195)  (1145 195)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (6 8)  (1150 200)  (1150 200)  routing T_22_12.sp4_h_r_1 <X> T_22_12.sp4_v_b_6
 (10 8)  (1154 200)  (1154 200)  routing T_22_12.sp4_v_t_39 <X> T_22_12.sp4_h_r_7
 (9 13)  (1153 205)  (1153 205)  routing T_22_12.sp4_v_t_39 <X> T_22_12.sp4_v_b_10
 (10 13)  (1154 205)  (1154 205)  routing T_22_12.sp4_v_t_39 <X> T_22_12.sp4_v_b_10


LogicTile_23_12

 (5 0)  (1203 192)  (1203 192)  routing T_23_12.sp4_v_t_37 <X> T_23_12.sp4_h_r_0
 (25 4)  (1223 196)  (1223 196)  routing T_23_12.sp4_h_l_7 <X> T_23_12.lc_trk_g1_2
 (22 5)  (1220 197)  (1220 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1221 197)  (1221 197)  routing T_23_12.sp4_h_l_7 <X> T_23_12.lc_trk_g1_2
 (24 5)  (1222 197)  (1222 197)  routing T_23_12.sp4_h_l_7 <X> T_23_12.lc_trk_g1_2
 (25 5)  (1223 197)  (1223 197)  routing T_23_12.sp4_h_l_7 <X> T_23_12.lc_trk_g1_2
 (19 9)  (1217 201)  (1217 201)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (3 12)  (1201 204)  (1201 204)  routing T_23_12.sp12_v_t_22 <X> T_23_12.sp12_h_r_1
 (16 12)  (1214 204)  (1214 204)  routing T_23_12.sp12_v_t_14 <X> T_23_12.lc_trk_g3_1
 (17 12)  (1215 204)  (1215 204)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (27 12)  (1225 204)  (1225 204)  routing T_23_12.lc_trk_g1_2 <X> T_23_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 204)  (1227 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 204)  (1229 204)  routing T_23_12.lc_trk_g3_4 <X> T_23_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 204)  (1230 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 204)  (1231 204)  routing T_23_12.lc_trk_g3_4 <X> T_23_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 204)  (1232 204)  routing T_23_12.lc_trk_g3_4 <X> T_23_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 204)  (1234 204)  LC_6 Logic Functioning bit
 (38 12)  (1236 204)  (1236 204)  LC_6 Logic Functioning bit
 (9 13)  (1207 205)  (1207 205)  routing T_23_12.sp4_v_t_39 <X> T_23_12.sp4_v_b_10
 (10 13)  (1208 205)  (1208 205)  routing T_23_12.sp4_v_t_39 <X> T_23_12.sp4_v_b_10
 (18 13)  (1216 205)  (1216 205)  routing T_23_12.sp12_v_t_14 <X> T_23_12.lc_trk_g3_1
 (27 13)  (1225 205)  (1225 205)  routing T_23_12.lc_trk_g3_1 <X> T_23_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 205)  (1226 205)  routing T_23_12.lc_trk_g3_1 <X> T_23_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 205)  (1227 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 205)  (1228 205)  routing T_23_12.lc_trk_g1_2 <X> T_23_12.wire_logic_cluster/lc_6/in_1
 (46 13)  (1244 205)  (1244 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1246 205)  (1246 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (1251 205)  (1251 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (1212 206)  (1212 206)  routing T_23_12.sp4_h_r_44 <X> T_23_12.lc_trk_g3_4
 (14 15)  (1212 207)  (1212 207)  routing T_23_12.sp4_h_r_44 <X> T_23_12.lc_trk_g3_4
 (15 15)  (1213 207)  (1213 207)  routing T_23_12.sp4_h_r_44 <X> T_23_12.lc_trk_g3_4
 (16 15)  (1214 207)  (1214 207)  routing T_23_12.sp4_h_r_44 <X> T_23_12.lc_trk_g3_4
 (17 15)  (1215 207)  (1215 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_24_12

 (26 2)  (1278 194)  (1278 194)  routing T_24_12.lc_trk_g1_4 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (1280 194)  (1280 194)  routing T_24_12.lc_trk_g2_2 <X> T_24_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 194)  (1281 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 194)  (1284 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 194)  (1286 194)  routing T_24_12.lc_trk_g1_1 <X> T_24_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 194)  (1288 194)  LC_1 Logic Functioning bit
 (38 2)  (1290 194)  (1290 194)  LC_1 Logic Functioning bit
 (39 2)  (1291 194)  (1291 194)  LC_1 Logic Functioning bit
 (41 2)  (1293 194)  (1293 194)  LC_1 Logic Functioning bit
 (43 2)  (1295 194)  (1295 194)  LC_1 Logic Functioning bit
 (47 2)  (1299 194)  (1299 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (8 3)  (1260 195)  (1260 195)  routing T_24_12.sp4_h_l_36 <X> T_24_12.sp4_v_t_36
 (27 3)  (1279 195)  (1279 195)  routing T_24_12.lc_trk_g1_4 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 195)  (1281 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 195)  (1282 195)  routing T_24_12.lc_trk_g2_2 <X> T_24_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 195)  (1284 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1285 195)  (1285 195)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.input_2_1
 (34 3)  (1286 195)  (1286 195)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.input_2_1
 (36 3)  (1288 195)  (1288 195)  LC_1 Logic Functioning bit
 (38 3)  (1290 195)  (1290 195)  LC_1 Logic Functioning bit
 (43 3)  (1295 195)  (1295 195)  LC_1 Logic Functioning bit
 (47 3)  (1299 195)  (1299 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (52 3)  (1304 195)  (1304 195)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (9 4)  (1261 196)  (1261 196)  routing T_24_12.sp4_h_l_36 <X> T_24_12.sp4_h_r_4
 (10 4)  (1262 196)  (1262 196)  routing T_24_12.sp4_h_l_36 <X> T_24_12.sp4_h_r_4
 (15 4)  (1267 196)  (1267 196)  routing T_24_12.bot_op_1 <X> T_24_12.lc_trk_g1_1
 (17 4)  (1269 196)  (1269 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (1278 196)  (1278 196)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (32 4)  (1284 196)  (1284 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 196)  (1285 196)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 196)  (1288 196)  LC_2 Logic Functioning bit
 (38 4)  (1290 196)  (1290 196)  LC_2 Logic Functioning bit
 (40 4)  (1292 196)  (1292 196)  LC_2 Logic Functioning bit
 (42 4)  (1294 196)  (1294 196)  LC_2 Logic Functioning bit
 (26 5)  (1278 197)  (1278 197)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 197)  (1279 197)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 197)  (1281 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 197)  (1283 197)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 197)  (1289 197)  LC_2 Logic Functioning bit
 (39 5)  (1291 197)  (1291 197)  LC_2 Logic Functioning bit
 (41 5)  (1293 197)  (1293 197)  LC_2 Logic Functioning bit
 (43 5)  (1295 197)  (1295 197)  LC_2 Logic Functioning bit
 (22 6)  (1274 198)  (1274 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (14 7)  (1266 199)  (1266 199)  routing T_24_12.sp4_h_r_4 <X> T_24_12.lc_trk_g1_4
 (15 7)  (1267 199)  (1267 199)  routing T_24_12.sp4_h_r_4 <X> T_24_12.lc_trk_g1_4
 (16 7)  (1268 199)  (1268 199)  routing T_24_12.sp4_h_r_4 <X> T_24_12.lc_trk_g1_4
 (17 7)  (1269 199)  (1269 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 8)  (1273 200)  (1273 200)  routing T_24_12.sp12_v_t_0 <X> T_24_12.lc_trk_g2_3
 (22 8)  (1274 200)  (1274 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1276 200)  (1276 200)  routing T_24_12.sp12_v_t_0 <X> T_24_12.lc_trk_g2_3
 (25 8)  (1277 200)  (1277 200)  routing T_24_12.sp4_v_b_26 <X> T_24_12.lc_trk_g2_2
 (21 9)  (1273 201)  (1273 201)  routing T_24_12.sp12_v_t_0 <X> T_24_12.lc_trk_g2_3
 (22 9)  (1274 201)  (1274 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1275 201)  (1275 201)  routing T_24_12.sp4_v_b_26 <X> T_24_12.lc_trk_g2_2
 (14 12)  (1266 204)  (1266 204)  routing T_24_12.sp4_v_b_24 <X> T_24_12.lc_trk_g3_0
 (16 13)  (1268 205)  (1268 205)  routing T_24_12.sp4_v_b_24 <X> T_24_12.lc_trk_g3_0
 (17 13)  (1269 205)  (1269 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


RAM_Tile_25_12

 (4 0)  (1310 192)  (1310 192)  routing T_25_12.sp4_v_t_37 <X> T_25_12.sp4_v_b_0
 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 192)  (1322 192)  routing T_25_12.sp12_h_r_17 <X> T_25_12.lc_trk_g0_1
 (17 0)  (1323 192)  (1323 192)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_17 lc_trk_g0_1
 (26 0)  (1332 192)  (1332 192)  routing T_25_12.lc_trk_g0_6 <X> T_25_12.input0_0
 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 193)  (1324 193)  routing T_25_12.sp12_h_r_17 <X> T_25_12.lc_trk_g0_1
 (22 1)  (1328 193)  (1328 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1332 193)  (1332 193)  routing T_25_12.lc_trk_g0_6 <X> T_25_12.input0_0
 (29 1)  (1335 193)  (1335 193)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 194)  (1317 194)  routing T_25_12.sp4_h_r_8 <X> T_25_12.sp4_v_t_39
 (13 2)  (1319 194)  (1319 194)  routing T_25_12.sp4_h_r_8 <X> T_25_12.sp4_v_t_39
 (15 2)  (1321 194)  (1321 194)  routing T_25_12.sp12_h_r_5 <X> T_25_12.lc_trk_g0_5
 (17 2)  (1323 194)  (1323 194)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (1324 194)  (1324 194)  routing T_25_12.sp12_h_r_5 <X> T_25_12.lc_trk_g0_5
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (1318 195)  (1318 195)  routing T_25_12.sp4_h_r_8 <X> T_25_12.sp4_v_t_39
 (18 3)  (1324 195)  (1324 195)  routing T_25_12.sp12_h_r_5 <X> T_25_12.lc_trk_g0_5
 (22 3)  (1328 195)  (1328 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 195)  (1331 195)  routing T_25_12.sp4_r_v_b_30 <X> T_25_12.lc_trk_g0_6
 (27 3)  (1333 195)  (1333 195)  routing T_25_12.lc_trk_g3_0 <X> T_25_12.input0_1
 (28 3)  (1334 195)  (1334 195)  routing T_25_12.lc_trk_g3_0 <X> T_25_12.input0_1
 (29 3)  (1335 195)  (1335 195)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (0 4)  (1306 196)  (1306 196)  routing T_25_12.lc_trk_g2_2 <X> T_25_12.wire_bram/ram/WCLKE
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (11 4)  (1317 196)  (1317 196)  routing T_25_12.sp4_v_t_44 <X> T_25_12.sp4_v_b_5
 (13 4)  (1319 196)  (1319 196)  routing T_25_12.sp4_v_t_44 <X> T_25_12.sp4_v_b_5
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g2_2 <X> T_25_12.wire_bram/ram/WCLKE
 (8 5)  (1314 197)  (1314 197)  routing T_25_12.sp4_h_l_41 <X> T_25_12.sp4_v_b_4
 (9 5)  (1315 197)  (1315 197)  routing T_25_12.sp4_h_l_41 <X> T_25_12.sp4_v_b_4
 (14 5)  (1320 197)  (1320 197)  routing T_25_12.sp4_r_v_b_24 <X> T_25_12.lc_trk_g1_0
 (17 5)  (1323 197)  (1323 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (1332 197)  (1332 197)  routing T_25_12.lc_trk_g0_2 <X> T_25_12.input0_2
 (29 5)  (1335 197)  (1335 197)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (27 7)  (1333 199)  (1333 199)  routing T_25_12.lc_trk_g1_0 <X> T_25_12.input0_3
 (29 7)  (1335 199)  (1335 199)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (25 8)  (1331 200)  (1331 200)  routing T_25_12.sp4_v_t_23 <X> T_25_12.lc_trk_g2_2
 (26 8)  (1332 200)  (1332 200)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_4
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 200)  (1336 200)  routing T_25_12.lc_trk_g0_5 <X> T_25_12.wire_bram/ram/WDATA_3
 (22 9)  (1328 201)  (1328 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1329 201)  (1329 201)  routing T_25_12.sp4_v_t_23 <X> T_25_12.lc_trk_g2_2
 (25 9)  (1331 201)  (1331 201)  routing T_25_12.sp4_v_t_23 <X> T_25_12.lc_trk_g2_2
 (26 9)  (1332 201)  (1332 201)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_4
 (27 9)  (1333 201)  (1333 201)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_4
 (28 9)  (1334 201)  (1334 201)  routing T_25_12.lc_trk_g3_7 <X> T_25_12.input0_4
 (29 9)  (1335 201)  (1335 201)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (38 9)  (1344 201)  (1344 201)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (4 10)  (1310 202)  (1310 202)  routing T_25_12.sp4_v_b_6 <X> T_25_12.sp4_v_t_43
 (16 10)  (1322 202)  (1322 202)  routing T_25_12.sp12_v_b_21 <X> T_25_12.lc_trk_g2_5
 (17 10)  (1323 202)  (1323 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (1331 202)  (1331 202)  routing T_25_12.sp4_h_l_27 <X> T_25_12.lc_trk_g2_6
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1324 203)  (1324 203)  routing T_25_12.sp12_v_b_21 <X> T_25_12.lc_trk_g2_5
 (22 11)  (1328 203)  (1328 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 203)  (1329 203)  routing T_25_12.sp4_h_l_27 <X> T_25_12.lc_trk_g2_6
 (24 11)  (1330 203)  (1330 203)  routing T_25_12.sp4_h_l_27 <X> T_25_12.lc_trk_g2_6
 (29 11)  (1335 203)  (1335 203)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 203)  (1338 203)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_2 input2_5
 (33 11)  (1339 203)  (1339 203)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input2_5
 (34 11)  (1340 203)  (1340 203)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input2_5
 (35 11)  (1341 203)  (1341 203)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.input2_5
 (21 12)  (1327 204)  (1327 204)  routing T_25_12.sp4_v_t_14 <X> T_25_12.lc_trk_g3_3
 (22 12)  (1328 204)  (1328 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 204)  (1329 204)  routing T_25_12.sp4_v_t_14 <X> T_25_12.lc_trk_g3_3
 (25 12)  (1331 204)  (1331 204)  routing T_25_12.sp12_v_b_2 <X> T_25_12.lc_trk_g3_2
 (35 12)  (1341 204)  (1341 204)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input2_6
 (17 13)  (1323 205)  (1323 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1328 205)  (1328 205)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_2 lc_trk_g3_2
 (24 13)  (1330 205)  (1330 205)  routing T_25_12.sp12_v_b_2 <X> T_25_12.lc_trk_g3_2
 (25 13)  (1331 205)  (1331 205)  routing T_25_12.sp12_v_b_2 <X> T_25_12.lc_trk_g3_2
 (26 13)  (1332 205)  (1332 205)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.input0_6
 (27 13)  (1333 205)  (1333 205)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.input0_6
 (28 13)  (1334 205)  (1334 205)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.input0_6
 (29 13)  (1335 205)  (1335 205)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 205)  (1338 205)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 205)  (1339 205)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input2_6
 (35 13)  (1341 205)  (1341 205)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.input2_6
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (21 14)  (1327 206)  (1327 206)  routing T_25_12.sp4_v_t_18 <X> T_25_12.lc_trk_g3_7
 (22 14)  (1328 206)  (1328 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1329 206)  (1329 206)  routing T_25_12.sp4_v_t_18 <X> T_25_12.lc_trk_g3_7
 (26 14)  (1332 206)  (1332 206)  routing T_25_12.lc_trk_g2_5 <X> T_25_12.input0_7
 (35 14)  (1341 206)  (1341 206)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.input2_7
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (22 15)  (1328 207)  (1328 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1329 207)  (1329 207)  routing T_25_12.sp4_v_b_46 <X> T_25_12.lc_trk_g3_6
 (24 15)  (1330 207)  (1330 207)  routing T_25_12.sp4_v_b_46 <X> T_25_12.lc_trk_g3_6
 (28 15)  (1334 207)  (1334 207)  routing T_25_12.lc_trk_g2_5 <X> T_25_12.input0_7
 (29 15)  (1335 207)  (1335 207)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (1338 207)  (1338 207)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (1339 207)  (1339 207)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.input2_7
 (34 15)  (1340 207)  (1340 207)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.input2_7
 (35 15)  (1341 207)  (1341 207)  routing T_25_12.lc_trk_g3_6 <X> T_25_12.input2_7


LogicTile_26_12

 (4 4)  (1352 196)  (1352 196)  routing T_26_12.sp4_h_l_38 <X> T_26_12.sp4_v_b_3
 (11 4)  (1359 196)  (1359 196)  routing T_26_12.sp4_v_t_39 <X> T_26_12.sp4_v_b_5
 (5 5)  (1353 197)  (1353 197)  routing T_26_12.sp4_h_l_38 <X> T_26_12.sp4_v_b_3
 (12 5)  (1360 197)  (1360 197)  routing T_26_12.sp4_v_t_39 <X> T_26_12.sp4_v_b_5
 (5 6)  (1353 198)  (1353 198)  routing T_26_12.sp4_v_t_38 <X> T_26_12.sp4_h_l_38
 (6 7)  (1354 199)  (1354 199)  routing T_26_12.sp4_v_t_38 <X> T_26_12.sp4_h_l_38
 (8 9)  (1356 201)  (1356 201)  routing T_26_12.sp4_h_l_36 <X> T_26_12.sp4_v_b_7
 (9 9)  (1357 201)  (1357 201)  routing T_26_12.sp4_h_l_36 <X> T_26_12.sp4_v_b_7
 (10 9)  (1358 201)  (1358 201)  routing T_26_12.sp4_h_l_36 <X> T_26_12.sp4_v_b_7
 (2 10)  (1350 202)  (1350 202)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (8 15)  (1356 207)  (1356 207)  routing T_26_12.sp4_h_l_47 <X> T_26_12.sp4_v_t_47


LogicTile_27_12

 (4 0)  (1406 192)  (1406 192)  routing T_27_12.sp4_h_l_37 <X> T_27_12.sp4_v_b_0
 (5 1)  (1407 193)  (1407 193)  routing T_27_12.sp4_h_l_37 <X> T_27_12.sp4_v_b_0


LogicTile_29_12

 (9 9)  (1519 201)  (1519 201)  routing T_29_12.sp4_v_t_46 <X> T_29_12.sp4_v_b_7
 (10 9)  (1520 201)  (1520 201)  routing T_29_12.sp4_v_t_46 <X> T_29_12.sp4_v_b_7
 (19 10)  (1529 202)  (1529 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_12

 (14 1)  (1740 193)  (1740 193)  routing T_33_12.span4_vert_t_12 <X> T_33_12.span4_vert_b_0


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit
 (6 15)  (11 191)  (11 191)  routing T_0_11.span12_horz_14 <X> T_0_11.lc_trk_g1_6
 (7 15)  (10 191)  (10 191)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_4_11

 (22 0)  (202 176)  (202 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (201 177)  (201 177)  routing T_4_11.sp4_r_v_b_32 <X> T_4_11.lc_trk_g0_3
 (25 8)  (205 184)  (205 184)  routing T_4_11.sp4_v_t_23 <X> T_4_11.lc_trk_g2_2
 (22 9)  (202 185)  (202 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (203 185)  (203 185)  routing T_4_11.sp4_v_t_23 <X> T_4_11.lc_trk_g2_2
 (25 9)  (205 185)  (205 185)  routing T_4_11.sp4_v_t_23 <X> T_4_11.lc_trk_g2_2
 (32 14)  (212 190)  (212 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 190)  (213 190)  routing T_4_11.lc_trk_g2_2 <X> T_4_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 190)  (216 190)  LC_7 Logic Functioning bit
 (37 14)  (217 190)  (217 190)  LC_7 Logic Functioning bit
 (38 14)  (218 190)  (218 190)  LC_7 Logic Functioning bit
 (39 14)  (219 190)  (219 190)  LC_7 Logic Functioning bit
 (40 14)  (220 190)  (220 190)  LC_7 Logic Functioning bit
 (42 14)  (222 190)  (222 190)  LC_7 Logic Functioning bit
 (48 14)  (228 190)  (228 190)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (206 191)  (206 191)  routing T_4_11.lc_trk_g0_3 <X> T_4_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 191)  (209 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 191)  (211 191)  routing T_4_11.lc_trk_g2_2 <X> T_4_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 191)  (216 191)  LC_7 Logic Functioning bit
 (37 15)  (217 191)  (217 191)  LC_7 Logic Functioning bit
 (38 15)  (218 191)  (218 191)  LC_7 Logic Functioning bit
 (39 15)  (219 191)  (219 191)  LC_7 Logic Functioning bit
 (41 15)  (221 191)  (221 191)  LC_7 Logic Functioning bit
 (43 15)  (223 191)  (223 191)  LC_7 Logic Functioning bit


RAM_Tile_8_11

 (11 10)  (407 186)  (407 186)  routing T_8_11.sp4_h_r_2 <X> T_8_11.sp4_v_t_45
 (13 10)  (409 186)  (409 186)  routing T_8_11.sp4_h_r_2 <X> T_8_11.sp4_v_t_45
 (12 11)  (408 187)  (408 187)  routing T_8_11.sp4_h_r_2 <X> T_8_11.sp4_v_t_45


LogicTile_9_11

 (19 14)  (457 190)  (457 190)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_14_11

 (3 4)  (711 180)  (711 180)  routing T_14_11.sp12_v_t_23 <X> T_14_11.sp12_h_r_0


LogicTile_17_11

 (17 0)  (891 176)  (891 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 176)  (905 176)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 176)  (907 176)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 176)  (909 176)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.input_2_0
 (36 0)  (910 176)  (910 176)  LC_0 Logic Functioning bit
 (37 0)  (911 176)  (911 176)  LC_0 Logic Functioning bit
 (43 0)  (917 176)  (917 176)  LC_0 Logic Functioning bit
 (47 0)  (921 176)  (921 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (926 176)  (926 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (901 177)  (901 177)  routing T_17_11.lc_trk_g1_1 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 177)  (905 177)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 177)  (906 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 177)  (909 177)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.input_2_0
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (37 1)  (911 177)  (911 177)  LC_0 Logic Functioning bit
 (40 1)  (914 177)  (914 177)  LC_0 Logic Functioning bit
 (42 1)  (916 177)  (916 177)  LC_0 Logic Functioning bit
 (43 1)  (917 177)  (917 177)  LC_0 Logic Functioning bit
 (22 3)  (896 179)  (896 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 179)  (899 179)  routing T_17_11.sp4_r_v_b_30 <X> T_17_11.lc_trk_g0_6
 (16 4)  (890 180)  (890 180)  routing T_17_11.sp12_h_r_9 <X> T_17_11.lc_trk_g1_1
 (17 4)  (891 180)  (891 180)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (25 8)  (899 184)  (899 184)  routing T_17_11.rgt_op_2 <X> T_17_11.lc_trk_g2_2
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.rgt_op_2 <X> T_17_11.lc_trk_g2_2
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (895 187)  (895 187)  routing T_17_11.sp4_r_v_b_39 <X> T_17_11.lc_trk_g2_7
 (9 12)  (883 188)  (883 188)  routing T_17_11.sp4_v_t_47 <X> T_17_11.sp4_h_r_10
 (21 14)  (895 190)  (895 190)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g3_7
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 190)  (897 190)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g3_7
 (24 14)  (898 190)  (898 190)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g3_7
 (27 14)  (901 190)  (901 190)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 190)  (902 190)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 190)  (903 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 190)  (904 190)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 190)  (907 190)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 190)  (909 190)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.input_2_7
 (36 14)  (910 190)  (910 190)  LC_7 Logic Functioning bit
 (38 14)  (912 190)  (912 190)  LC_7 Logic Functioning bit
 (39 14)  (913 190)  (913 190)  LC_7 Logic Functioning bit
 (41 14)  (915 190)  (915 190)  LC_7 Logic Functioning bit
 (43 14)  (917 190)  (917 190)  LC_7 Logic Functioning bit
 (47 14)  (921 190)  (921 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (922 190)  (922 190)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (21 15)  (895 191)  (895 191)  routing T_17_11.sp4_h_l_34 <X> T_17_11.lc_trk_g3_7
 (29 15)  (903 191)  (903 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 191)  (904 191)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 191)  (905 191)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 191)  (906 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 191)  (907 191)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.input_2_7
 (35 15)  (909 191)  (909 191)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.input_2_7
 (36 15)  (910 191)  (910 191)  LC_7 Logic Functioning bit
 (38 15)  (912 191)  (912 191)  LC_7 Logic Functioning bit
 (43 15)  (917 191)  (917 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (2 0)  (930 176)  (930 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (951 176)  (951 176)  routing T_18_11.sp4_h_r_3 <X> T_18_11.lc_trk_g0_3
 (24 0)  (952 176)  (952 176)  routing T_18_11.sp4_h_r_3 <X> T_18_11.lc_trk_g0_3
 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 176)  (956 176)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 176)  (962 176)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 176)  (963 176)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.input_2_0
 (40 0)  (968 176)  (968 176)  LC_0 Logic Functioning bit
 (41 0)  (969 176)  (969 176)  LC_0 Logic Functioning bit
 (42 0)  (970 176)  (970 176)  LC_0 Logic Functioning bit
 (43 0)  (971 176)  (971 176)  LC_0 Logic Functioning bit
 (44 0)  (972 176)  (972 176)  LC_0 Logic Functioning bit
 (21 1)  (949 177)  (949 177)  routing T_18_11.sp4_h_r_3 <X> T_18_11.lc_trk_g0_3
 (22 1)  (950 177)  (950 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 177)  (951 177)  routing T_18_11.sp4_v_b_18 <X> T_18_11.lc_trk_g0_2
 (24 1)  (952 177)  (952 177)  routing T_18_11.sp4_v_b_18 <X> T_18_11.lc_trk_g0_2
 (31 1)  (959 177)  (959 177)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 177)  (961 177)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.input_2_0
 (35 1)  (963 177)  (963 177)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.input_2_0
 (40 1)  (968 177)  (968 177)  LC_0 Logic Functioning bit
 (41 1)  (969 177)  (969 177)  LC_0 Logic Functioning bit
 (42 1)  (970 177)  (970 177)  LC_0 Logic Functioning bit
 (43 1)  (971 177)  (971 177)  LC_0 Logic Functioning bit
 (50 1)  (978 177)  (978 177)  Carry_In_Mux bit 

 (27 2)  (955 178)  (955 178)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 178)  (958 178)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (41 2)  (969 178)  (969 178)  LC_1 Logic Functioning bit
 (42 2)  (970 178)  (970 178)  LC_1 Logic Functioning bit
 (44 2)  (972 178)  (972 178)  LC_1 Logic Functioning bit
 (14 3)  (942 179)  (942 179)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g0_4
 (15 3)  (943 179)  (943 179)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g0_4
 (16 3)  (944 179)  (944 179)  routing T_18_11.sp4_h_r_4 <X> T_18_11.lc_trk_g0_4
 (17 3)  (945 179)  (945 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (32 3)  (960 179)  (960 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (961 179)  (961 179)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.input_2_1
 (35 3)  (963 179)  (963 179)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.input_2_1
 (36 3)  (964 179)  (964 179)  LC_1 Logic Functioning bit
 (39 3)  (967 179)  (967 179)  LC_1 Logic Functioning bit
 (41 3)  (969 179)  (969 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (51 3)  (979 179)  (979 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (931 180)  (931 180)  routing T_18_11.sp12_v_t_23 <X> T_18_11.sp12_h_r_0
 (25 4)  (953 180)  (953 180)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g1_2
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (40 4)  (968 180)  (968 180)  LC_2 Logic Functioning bit
 (41 4)  (969 180)  (969 180)  LC_2 Logic Functioning bit
 (42 4)  (970 180)  (970 180)  LC_2 Logic Functioning bit
 (43 4)  (971 180)  (971 180)  LC_2 Logic Functioning bit
 (4 5)  (932 181)  (932 181)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_h_r_3
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 181)  (951 181)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g1_2
 (24 5)  (952 181)  (952 181)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g1_2
 (25 5)  (953 181)  (953 181)  routing T_18_11.sp4_h_l_7 <X> T_18_11.lc_trk_g1_2
 (26 5)  (954 181)  (954 181)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 181)  (958 181)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 181)  (964 181)  LC_2 Logic Functioning bit
 (37 5)  (965 181)  (965 181)  LC_2 Logic Functioning bit
 (38 5)  (966 181)  (966 181)  LC_2 Logic Functioning bit
 (39 5)  (967 181)  (967 181)  LC_2 Logic Functioning bit
 (17 6)  (945 182)  (945 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 182)  (946 182)  routing T_18_11.wire_logic_cluster/lc_5/out <X> T_18_11.lc_trk_g1_5
 (21 8)  (949 184)  (949 184)  routing T_18_11.sp4_v_t_22 <X> T_18_11.lc_trk_g2_3
 (22 8)  (950 184)  (950 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (951 184)  (951 184)  routing T_18_11.sp4_v_t_22 <X> T_18_11.lc_trk_g2_3
 (21 9)  (949 185)  (949 185)  routing T_18_11.sp4_v_t_22 <X> T_18_11.lc_trk_g2_3
 (25 10)  (953 186)  (953 186)  routing T_18_11.sp4_v_b_38 <X> T_18_11.lc_trk_g2_6
 (31 10)  (959 186)  (959 186)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (968 186)  (968 186)  LC_5 Logic Functioning bit
 (41 10)  (969 186)  (969 186)  LC_5 Logic Functioning bit
 (42 10)  (970 186)  (970 186)  LC_5 Logic Functioning bit
 (43 10)  (971 186)  (971 186)  LC_5 Logic Functioning bit
 (22 11)  (950 187)  (950 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 187)  (951 187)  routing T_18_11.sp4_v_b_38 <X> T_18_11.lc_trk_g2_6
 (25 11)  (953 187)  (953 187)  routing T_18_11.sp4_v_b_38 <X> T_18_11.lc_trk_g2_6
 (40 11)  (968 187)  (968 187)  LC_5 Logic Functioning bit
 (41 11)  (969 187)  (969 187)  LC_5 Logic Functioning bit
 (42 11)  (970 187)  (970 187)  LC_5 Logic Functioning bit
 (43 11)  (971 187)  (971 187)  LC_5 Logic Functioning bit
 (14 12)  (942 188)  (942 188)  routing T_18_11.wire_logic_cluster/lc_0/out <X> T_18_11.lc_trk_g3_0
 (17 13)  (945 189)  (945 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (8 14)  (936 190)  (936 190)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_h_l_47
 (9 14)  (937 190)  (937 190)  routing T_18_11.sp4_v_t_47 <X> T_18_11.sp4_h_l_47


LogicTile_19_11

 (13 0)  (995 176)  (995 176)  routing T_19_11.sp4_v_t_39 <X> T_19_11.sp4_v_b_2
 (11 10)  (993 186)  (993 186)  routing T_19_11.sp4_v_b_5 <X> T_19_11.sp4_v_t_45
 (12 11)  (994 187)  (994 187)  routing T_19_11.sp4_v_b_5 <X> T_19_11.sp4_v_t_45


LogicTile_20_11

 (2 4)  (1038 180)  (1038 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 13)  (1040 189)  (1040 189)  routing T_20_11.sp4_v_t_41 <X> T_20_11.sp4_h_r_9


LogicTile_21_11

 (9 0)  (1099 176)  (1099 176)  routing T_21_11.sp4_h_l_47 <X> T_21_11.sp4_h_r_1
 (10 0)  (1100 176)  (1100 176)  routing T_21_11.sp4_h_l_47 <X> T_21_11.sp4_h_r_1
 (26 0)  (1116 176)  (1116 176)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 176)  (1118 176)  routing T_21_11.lc_trk_g2_5 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 176)  (1120 176)  routing T_21_11.lc_trk_g2_5 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 176)  (1121 176)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 176)  (1122 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 176)  (1125 176)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.input_2_0
 (36 0)  (1126 176)  (1126 176)  LC_0 Logic Functioning bit
 (37 0)  (1127 176)  (1127 176)  LC_0 Logic Functioning bit
 (38 0)  (1128 176)  (1128 176)  LC_0 Logic Functioning bit
 (39 0)  (1129 176)  (1129 176)  LC_0 Logic Functioning bit
 (42 0)  (1132 176)  (1132 176)  LC_0 Logic Functioning bit
 (48 0)  (1138 176)  (1138 176)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (1141 176)  (1141 176)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (1116 177)  (1116 177)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 177)  (1117 177)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 177)  (1118 177)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 177)  (1119 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 177)  (1121 177)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 177)  (1122 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1123 177)  (1123 177)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.input_2_0
 (36 1)  (1126 177)  (1126 177)  LC_0 Logic Functioning bit
 (37 1)  (1127 177)  (1127 177)  LC_0 Logic Functioning bit
 (38 1)  (1128 177)  (1128 177)  LC_0 Logic Functioning bit
 (39 1)  (1129 177)  (1129 177)  LC_0 Logic Functioning bit
 (47 1)  (1137 177)  (1137 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (1141 177)  (1141 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (1143 177)  (1143 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (22 2)  (1112 178)  (1112 178)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (13 4)  (1103 180)  (1103 180)  routing T_21_11.sp4_h_l_40 <X> T_21_11.sp4_v_b_5
 (12 5)  (1102 181)  (1102 181)  routing T_21_11.sp4_h_l_40 <X> T_21_11.sp4_v_b_5
 (9 10)  (1099 186)  (1099 186)  routing T_21_11.sp4_h_r_4 <X> T_21_11.sp4_h_l_42
 (10 10)  (1100 186)  (1100 186)  routing T_21_11.sp4_h_r_4 <X> T_21_11.sp4_h_l_42
 (16 10)  (1106 186)  (1106 186)  routing T_21_11.sp4_v_b_37 <X> T_21_11.lc_trk_g2_5
 (17 10)  (1107 186)  (1107 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1108 186)  (1108 186)  routing T_21_11.sp4_v_b_37 <X> T_21_11.lc_trk_g2_5
 (15 11)  (1105 187)  (1105 187)  routing T_21_11.sp4_v_t_33 <X> T_21_11.lc_trk_g2_4
 (16 11)  (1106 187)  (1106 187)  routing T_21_11.sp4_v_t_33 <X> T_21_11.lc_trk_g2_4
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (1108 187)  (1108 187)  routing T_21_11.sp4_v_b_37 <X> T_21_11.lc_trk_g2_5
 (0 12)  (1090 188)  (1090 188)  routing T_21_11.glb_netwk_2 <X> T_21_11.glb2local_3
 (1 12)  (1091 188)  (1091 188)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (22 14)  (1112 190)  (1112 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (8 15)  (1098 191)  (1098 191)  routing T_21_11.sp4_h_r_4 <X> T_21_11.sp4_v_t_47
 (9 15)  (1099 191)  (1099 191)  routing T_21_11.sp4_h_r_4 <X> T_21_11.sp4_v_t_47
 (10 15)  (1100 191)  (1100 191)  routing T_21_11.sp4_h_r_4 <X> T_21_11.sp4_v_t_47


LogicTile_22_11

 (22 1)  (1166 177)  (1166 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1169 177)  (1169 177)  routing T_22_11.sp4_r_v_b_33 <X> T_22_11.lc_trk_g0_2
 (22 2)  (1166 178)  (1166 178)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (9 6)  (1153 182)  (1153 182)  routing T_22_11.sp4_h_r_1 <X> T_22_11.sp4_h_l_41
 (10 6)  (1154 182)  (1154 182)  routing T_22_11.sp4_h_r_1 <X> T_22_11.sp4_h_l_41
 (15 8)  (1159 184)  (1159 184)  routing T_22_11.sp4_h_r_33 <X> T_22_11.lc_trk_g2_1
 (16 8)  (1160 184)  (1160 184)  routing T_22_11.sp4_h_r_33 <X> T_22_11.lc_trk_g2_1
 (17 8)  (1161 184)  (1161 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1162 184)  (1162 184)  routing T_22_11.sp4_h_r_33 <X> T_22_11.lc_trk_g2_1
 (26 8)  (1170 184)  (1170 184)  routing T_22_11.lc_trk_g3_5 <X> T_22_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (1172 184)  (1172 184)  routing T_22_11.lc_trk_g2_1 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 184)  (1173 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 184)  (1175 184)  routing T_22_11.lc_trk_g0_7 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 184)  (1176 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 184)  (1180 184)  LC_4 Logic Functioning bit
 (37 8)  (1181 184)  (1181 184)  LC_4 Logic Functioning bit
 (38 8)  (1182 184)  (1182 184)  LC_4 Logic Functioning bit
 (39 8)  (1183 184)  (1183 184)  LC_4 Logic Functioning bit
 (46 8)  (1190 184)  (1190 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (1191 184)  (1191 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (9 9)  (1153 185)  (1153 185)  routing T_22_11.sp4_v_t_42 <X> T_22_11.sp4_v_b_7
 (27 9)  (1171 185)  (1171 185)  routing T_22_11.lc_trk_g3_5 <X> T_22_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 185)  (1172 185)  routing T_22_11.lc_trk_g3_5 <X> T_22_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 185)  (1173 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 185)  (1175 185)  routing T_22_11.lc_trk_g0_7 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 185)  (1176 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1179 185)  (1179 185)  routing T_22_11.lc_trk_g0_2 <X> T_22_11.input_2_4
 (36 9)  (1180 185)  (1180 185)  LC_4 Logic Functioning bit
 (37 9)  (1181 185)  (1181 185)  LC_4 Logic Functioning bit
 (38 9)  (1182 185)  (1182 185)  LC_4 Logic Functioning bit
 (39 9)  (1183 185)  (1183 185)  LC_4 Logic Functioning bit
 (43 9)  (1187 185)  (1187 185)  LC_4 Logic Functioning bit
 (0 12)  (1144 188)  (1144 188)  routing T_22_11.glb_netwk_2 <X> T_22_11.glb2local_3
 (1 12)  (1145 188)  (1145 188)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (13 12)  (1157 188)  (1157 188)  routing T_22_11.sp4_v_t_46 <X> T_22_11.sp4_v_b_11
 (16 14)  (1160 190)  (1160 190)  routing T_22_11.sp12_v_t_10 <X> T_22_11.lc_trk_g3_5
 (17 14)  (1161 190)  (1161 190)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_23_11

 (4 0)  (1202 176)  (1202 176)  routing T_23_11.sp4_v_t_41 <X> T_23_11.sp4_v_b_0
 (6 0)  (1204 176)  (1204 176)  routing T_23_11.sp4_v_t_41 <X> T_23_11.sp4_v_b_0
 (22 0)  (1220 176)  (1220 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1221 176)  (1221 176)  routing T_23_11.sp12_h_l_16 <X> T_23_11.lc_trk_g0_3
 (21 1)  (1219 177)  (1219 177)  routing T_23_11.sp12_h_l_16 <X> T_23_11.lc_trk_g0_3
 (0 2)  (1198 178)  (1198 178)  routing T_23_11.glb_netwk_6 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 178)  (1199 178)  routing T_23_11.glb_netwk_6 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 178)  (1200 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1199 180)  (1199 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 180)  (1219 180)  routing T_23_11.sp12_h_r_3 <X> T_23_11.lc_trk_g1_3
 (22 4)  (1220 180)  (1220 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1222 180)  (1222 180)  routing T_23_11.sp12_h_r_3 <X> T_23_11.lc_trk_g1_3
 (0 5)  (1198 181)  (1198 181)  routing T_23_11.lc_trk_g1_3 <X> T_23_11.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 181)  (1199 181)  routing T_23_11.lc_trk_g1_3 <X> T_23_11.wire_logic_cluster/lc_7/cen
 (4 5)  (1202 181)  (1202 181)  routing T_23_11.sp4_v_t_47 <X> T_23_11.sp4_h_r_3
 (10 5)  (1208 181)  (1208 181)  routing T_23_11.sp4_h_r_11 <X> T_23_11.sp4_v_b_4
 (21 5)  (1219 181)  (1219 181)  routing T_23_11.sp12_h_r_3 <X> T_23_11.lc_trk_g1_3
 (8 9)  (1206 185)  (1206 185)  routing T_23_11.sp4_h_l_42 <X> T_23_11.sp4_v_b_7
 (9 9)  (1207 185)  (1207 185)  routing T_23_11.sp4_h_l_42 <X> T_23_11.sp4_v_b_7
 (2 10)  (1200 186)  (1200 186)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 10)  (1202 186)  (1202 186)  routing T_23_11.sp4_h_r_0 <X> T_23_11.sp4_v_t_43
 (6 10)  (1204 186)  (1204 186)  routing T_23_11.sp4_h_r_0 <X> T_23_11.sp4_v_t_43
 (5 11)  (1203 187)  (1203 187)  routing T_23_11.sp4_h_r_0 <X> T_23_11.sp4_v_t_43
 (6 12)  (1204 188)  (1204 188)  routing T_23_11.sp4_h_r_4 <X> T_23_11.sp4_v_b_9
 (10 12)  (1208 188)  (1208 188)  routing T_23_11.sp4_v_t_40 <X> T_23_11.sp4_h_r_10
 (12 12)  (1210 188)  (1210 188)  routing T_23_11.sp4_h_l_45 <X> T_23_11.sp4_h_r_11
 (32 12)  (1230 188)  (1230 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 188)  (1234 188)  LC_6 Logic Functioning bit
 (37 12)  (1235 188)  (1235 188)  LC_6 Logic Functioning bit
 (38 12)  (1236 188)  (1236 188)  LC_6 Logic Functioning bit
 (39 12)  (1237 188)  (1237 188)  LC_6 Logic Functioning bit
 (45 12)  (1243 188)  (1243 188)  LC_6 Logic Functioning bit
 (13 13)  (1211 189)  (1211 189)  routing T_23_11.sp4_h_l_45 <X> T_23_11.sp4_h_r_11
 (31 13)  (1229 189)  (1229 189)  routing T_23_11.lc_trk_g0_3 <X> T_23_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 189)  (1234 189)  LC_6 Logic Functioning bit
 (37 13)  (1235 189)  (1235 189)  LC_6 Logic Functioning bit
 (38 13)  (1236 189)  (1236 189)  LC_6 Logic Functioning bit
 (39 13)  (1237 189)  (1237 189)  LC_6 Logic Functioning bit
 (48 13)  (1246 189)  (1246 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (1199 190)  (1199 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 191)  (1198 191)  routing T_23_11.glb_netwk_2 <X> T_23_11.wire_logic_cluster/lc_7/s_r


LogicTile_24_11

 (15 0)  (1267 176)  (1267 176)  routing T_24_11.sp4_h_l_4 <X> T_24_11.lc_trk_g0_1
 (16 0)  (1268 176)  (1268 176)  routing T_24_11.sp4_h_l_4 <X> T_24_11.lc_trk_g0_1
 (17 0)  (1269 176)  (1269 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1270 176)  (1270 176)  routing T_24_11.sp4_h_l_4 <X> T_24_11.lc_trk_g0_1
 (27 0)  (1279 176)  (1279 176)  routing T_24_11.lc_trk_g3_0 <X> T_24_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 176)  (1280 176)  routing T_24_11.lc_trk_g3_0 <X> T_24_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 176)  (1281 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 176)  (1284 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 176)  (1285 176)  routing T_24_11.lc_trk_g3_2 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 176)  (1286 176)  routing T_24_11.lc_trk_g3_2 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 176)  (1287 176)  routing T_24_11.lc_trk_g0_4 <X> T_24_11.input_2_0
 (40 0)  (1292 176)  (1292 176)  LC_0 Logic Functioning bit
 (41 0)  (1293 176)  (1293 176)  LC_0 Logic Functioning bit
 (42 0)  (1294 176)  (1294 176)  LC_0 Logic Functioning bit
 (43 0)  (1295 176)  (1295 176)  LC_0 Logic Functioning bit
 (44 0)  (1296 176)  (1296 176)  LC_0 Logic Functioning bit
 (18 1)  (1270 177)  (1270 177)  routing T_24_11.sp4_h_l_4 <X> T_24_11.lc_trk_g0_1
 (31 1)  (1283 177)  (1283 177)  routing T_24_11.lc_trk_g3_2 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 177)  (1284 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (40 1)  (1292 177)  (1292 177)  LC_0 Logic Functioning bit
 (41 1)  (1293 177)  (1293 177)  LC_0 Logic Functioning bit
 (42 1)  (1294 177)  (1294 177)  LC_0 Logic Functioning bit
 (43 1)  (1295 177)  (1295 177)  LC_0 Logic Functioning bit
 (50 1)  (1302 177)  (1302 177)  Carry_In_Mux bit 

 (27 2)  (1279 178)  (1279 178)  routing T_24_11.lc_trk_g3_3 <X> T_24_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 178)  (1280 178)  routing T_24_11.lc_trk_g3_3 <X> T_24_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 178)  (1281 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 178)  (1284 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 178)  (1287 178)  routing T_24_11.lc_trk_g2_7 <X> T_24_11.input_2_1
 (36 2)  (1288 178)  (1288 178)  LC_1 Logic Functioning bit
 (39 2)  (1291 178)  (1291 178)  LC_1 Logic Functioning bit
 (41 2)  (1293 178)  (1293 178)  LC_1 Logic Functioning bit
 (42 2)  (1294 178)  (1294 178)  LC_1 Logic Functioning bit
 (44 2)  (1296 178)  (1296 178)  LC_1 Logic Functioning bit
 (16 3)  (1268 179)  (1268 179)  routing T_24_11.sp12_h_r_12 <X> T_24_11.lc_trk_g0_4
 (17 3)  (1269 179)  (1269 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (30 3)  (1282 179)  (1282 179)  routing T_24_11.lc_trk_g3_3 <X> T_24_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 179)  (1284 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1285 179)  (1285 179)  routing T_24_11.lc_trk_g2_7 <X> T_24_11.input_2_1
 (35 3)  (1287 179)  (1287 179)  routing T_24_11.lc_trk_g2_7 <X> T_24_11.input_2_1
 (36 3)  (1288 179)  (1288 179)  LC_1 Logic Functioning bit
 (39 3)  (1291 179)  (1291 179)  LC_1 Logic Functioning bit
 (41 3)  (1293 179)  (1293 179)  LC_1 Logic Functioning bit
 (42 3)  (1294 179)  (1294 179)  LC_1 Logic Functioning bit
 (26 4)  (1278 180)  (1278 180)  routing T_24_11.lc_trk_g3_7 <X> T_24_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 180)  (1280 180)  routing T_24_11.lc_trk_g2_1 <X> T_24_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 180)  (1281 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 180)  (1284 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (40 4)  (1292 180)  (1292 180)  LC_2 Logic Functioning bit
 (41 4)  (1293 180)  (1293 180)  LC_2 Logic Functioning bit
 (42 4)  (1294 180)  (1294 180)  LC_2 Logic Functioning bit
 (43 4)  (1295 180)  (1295 180)  LC_2 Logic Functioning bit
 (9 5)  (1261 181)  (1261 181)  routing T_24_11.sp4_v_t_45 <X> T_24_11.sp4_v_b_4
 (10 5)  (1262 181)  (1262 181)  routing T_24_11.sp4_v_t_45 <X> T_24_11.sp4_v_b_4
 (26 5)  (1278 181)  (1278 181)  routing T_24_11.lc_trk_g3_7 <X> T_24_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 181)  (1279 181)  routing T_24_11.lc_trk_g3_7 <X> T_24_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 181)  (1280 181)  routing T_24_11.lc_trk_g3_7 <X> T_24_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 181)  (1281 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 181)  (1288 181)  LC_2 Logic Functioning bit
 (37 5)  (1289 181)  (1289 181)  LC_2 Logic Functioning bit
 (38 5)  (1290 181)  (1290 181)  LC_2 Logic Functioning bit
 (39 5)  (1291 181)  (1291 181)  LC_2 Logic Functioning bit
 (51 5)  (1303 181)  (1303 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (1255 182)  (1255 182)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (4 8)  (1256 184)  (1256 184)  routing T_24_11.sp4_h_l_37 <X> T_24_11.sp4_v_b_6
 (6 8)  (1258 184)  (1258 184)  routing T_24_11.sp4_h_l_37 <X> T_24_11.sp4_v_b_6
 (16 8)  (1268 184)  (1268 184)  routing T_24_11.sp12_v_t_6 <X> T_24_11.lc_trk_g2_1
 (17 8)  (1269 184)  (1269 184)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (5 9)  (1257 185)  (1257 185)  routing T_24_11.sp4_h_l_37 <X> T_24_11.sp4_v_b_6
 (21 10)  (1273 186)  (1273 186)  routing T_24_11.sp4_v_t_26 <X> T_24_11.lc_trk_g2_7
 (22 10)  (1274 186)  (1274 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1275 186)  (1275 186)  routing T_24_11.sp4_v_t_26 <X> T_24_11.lc_trk_g2_7
 (21 11)  (1273 187)  (1273 187)  routing T_24_11.sp4_v_t_26 <X> T_24_11.lc_trk_g2_7
 (14 12)  (1266 188)  (1266 188)  routing T_24_11.wire_logic_cluster/lc_0/out <X> T_24_11.lc_trk_g3_0
 (21 12)  (1273 188)  (1273 188)  routing T_24_11.sp12_v_t_0 <X> T_24_11.lc_trk_g3_3
 (22 12)  (1274 188)  (1274 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1276 188)  (1276 188)  routing T_24_11.sp12_v_t_0 <X> T_24_11.lc_trk_g3_3
 (29 12)  (1281 188)  (1281 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 188)  (1283 188)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 188)  (1284 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 188)  (1285 188)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 188)  (1286 188)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 188)  (1288 188)  LC_6 Logic Functioning bit
 (38 12)  (1290 188)  (1290 188)  LC_6 Logic Functioning bit
 (17 13)  (1269 189)  (1269 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1273 189)  (1273 189)  routing T_24_11.sp12_v_t_0 <X> T_24_11.lc_trk_g3_3
 (22 13)  (1274 189)  (1274 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (1283 189)  (1283 189)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 189)  (1288 189)  LC_6 Logic Functioning bit
 (38 13)  (1290 189)  (1290 189)  LC_6 Logic Functioning bit
 (53 13)  (1305 189)  (1305 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (16 14)  (1268 190)  (1268 190)  routing T_24_11.sp12_v_t_10 <X> T_24_11.lc_trk_g3_5
 (17 14)  (1269 190)  (1269 190)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (1274 190)  (1274 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (1278 190)  (1278 190)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.wire_logic_cluster/lc_7/in_0
 (31 14)  (1283 190)  (1283 190)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 190)  (1284 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 190)  (1285 190)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 190)  (1286 190)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 190)  (1288 190)  LC_7 Logic Functioning bit
 (38 14)  (1290 190)  (1290 190)  LC_7 Logic Functioning bit
 (22 15)  (1274 191)  (1274 191)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1276 191)  (1276 191)  routing T_24_11.tnl_op_6 <X> T_24_11.lc_trk_g3_6
 (25 15)  (1277 191)  (1277 191)  routing T_24_11.tnl_op_6 <X> T_24_11.lc_trk_g3_6
 (26 15)  (1278 191)  (1278 191)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 191)  (1279 191)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 191)  (1280 191)  routing T_24_11.lc_trk_g3_6 <X> T_24_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 191)  (1281 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (1289 191)  (1289 191)  LC_7 Logic Functioning bit
 (39 15)  (1291 191)  (1291 191)  LC_7 Logic Functioning bit
 (48 15)  (1300 191)  (1300 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_25_11

 (11 0)  (1317 176)  (1317 176)  routing T_25_11.sp4_v_t_46 <X> T_25_11.sp4_v_b_2
 (3 1)  (1309 177)  (1309 177)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_b_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (1318 177)  (1318 177)  routing T_25_11.sp4_v_t_46 <X> T_25_11.sp4_v_b_2
 (26 1)  (1332 177)  (1332 177)  routing T_25_11.lc_trk_g3_3 <X> T_25_11.input0_0
 (27 1)  (1333 177)  (1333 177)  routing T_25_11.lc_trk_g3_3 <X> T_25_11.input0_0
 (28 1)  (1334 177)  (1334 177)  routing T_25_11.lc_trk_g3_3 <X> T_25_11.input0_0
 (29 1)  (1335 177)  (1335 177)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (1322 178)  (1322 178)  routing T_25_11.sp4_v_b_13 <X> T_25_11.lc_trk_g0_5
 (17 2)  (1323 178)  (1323 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1324 178)  (1324 178)  routing T_25_11.sp4_v_b_13 <X> T_25_11.lc_trk_g0_5
 (26 2)  (1332 178)  (1332 178)  routing T_25_11.lc_trk_g0_5 <X> T_25_11.input0_1
 (14 3)  (1320 179)  (1320 179)  routing T_25_11.sp4_r_v_b_28 <X> T_25_11.lc_trk_g0_4
 (17 3)  (1323 179)  (1323 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1324 179)  (1324 179)  routing T_25_11.sp4_v_b_13 <X> T_25_11.lc_trk_g0_5
 (22 3)  (1328 179)  (1328 179)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_22 lc_trk_g0_6
 (23 3)  (1329 179)  (1329 179)  routing T_25_11.sp12_h_r_22 <X> T_25_11.lc_trk_g0_6
 (25 3)  (1331 179)  (1331 179)  routing T_25_11.sp12_h_r_22 <X> T_25_11.lc_trk_g0_6
 (29 3)  (1335 179)  (1335 179)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_5 input0_1
 (9 4)  (1315 180)  (1315 180)  routing T_25_11.sp4_h_l_36 <X> T_25_11.sp4_h_r_4
 (10 4)  (1316 180)  (1316 180)  routing T_25_11.sp4_h_l_36 <X> T_25_11.sp4_h_r_4
 (14 4)  (1320 180)  (1320 180)  routing T_25_11.sp12_h_r_0 <X> T_25_11.lc_trk_g1_0
 (26 4)  (1332 180)  (1332 180)  routing T_25_11.lc_trk_g0_6 <X> T_25_11.input0_2
 (3 5)  (1309 181)  (1309 181)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_h_r_0
 (14 5)  (1320 181)  (1320 181)  routing T_25_11.sp12_h_r_0 <X> T_25_11.lc_trk_g1_0
 (15 5)  (1321 181)  (1321 181)  routing T_25_11.sp12_h_r_0 <X> T_25_11.lc_trk_g1_0
 (17 5)  (1323 181)  (1323 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (1332 181)  (1332 181)  routing T_25_11.lc_trk_g0_6 <X> T_25_11.input0_2
 (29 5)  (1335 181)  (1335 181)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (10 6)  (1316 182)  (1316 182)  routing T_25_11.sp4_v_b_11 <X> T_25_11.sp4_h_l_41
 (22 6)  (1328 182)  (1328 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (1332 182)  (1332 182)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.input0_3
 (3 7)  (1309 183)  (1309 183)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_t_23
 (14 7)  (1320 183)  (1320 183)  routing T_25_11.sp4_h_r_4 <X> T_25_11.lc_trk_g1_4
 (15 7)  (1321 183)  (1321 183)  routing T_25_11.sp4_h_r_4 <X> T_25_11.lc_trk_g1_4
 (16 7)  (1322 183)  (1322 183)  routing T_25_11.sp4_h_r_4 <X> T_25_11.lc_trk_g1_4
 (17 7)  (1323 183)  (1323 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (1327 183)  (1327 183)  routing T_25_11.sp4_r_v_b_31 <X> T_25_11.lc_trk_g1_7
 (27 7)  (1333 183)  (1333 183)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.input0_3
 (29 7)  (1335 183)  (1335 183)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (15 8)  (1321 184)  (1321 184)  routing T_25_11.sp4_v_b_41 <X> T_25_11.lc_trk_g2_1
 (16 8)  (1322 184)  (1322 184)  routing T_25_11.sp4_v_b_41 <X> T_25_11.lc_trk_g2_1
 (17 8)  (1323 184)  (1323 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (21 8)  (1327 184)  (1327 184)  routing T_25_11.sp4_v_b_35 <X> T_25_11.lc_trk_g2_3
 (22 8)  (1328 184)  (1328 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 184)  (1329 184)  routing T_25_11.sp4_v_b_35 <X> T_25_11.lc_trk_g2_3
 (25 8)  (1331 184)  (1331 184)  routing T_25_11.sp4_h_r_34 <X> T_25_11.lc_trk_g2_2
 (27 8)  (1333 184)  (1333 184)  routing T_25_11.lc_trk_g3_0 <X> T_25_11.wire_bram/ram/WDATA_11
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g3_0 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (8 9)  (1314 185)  (1314 185)  routing T_25_11.sp4_h_l_36 <X> T_25_11.sp4_v_b_7
 (9 9)  (1315 185)  (1315 185)  routing T_25_11.sp4_h_l_36 <X> T_25_11.sp4_v_b_7
 (10 9)  (1316 185)  (1316 185)  routing T_25_11.sp4_h_l_36 <X> T_25_11.sp4_v_b_7
 (21 9)  (1327 185)  (1327 185)  routing T_25_11.sp4_v_b_35 <X> T_25_11.lc_trk_g2_3
 (22 9)  (1328 185)  (1328 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 185)  (1329 185)  routing T_25_11.sp4_h_r_34 <X> T_25_11.lc_trk_g2_2
 (24 9)  (1330 185)  (1330 185)  routing T_25_11.sp4_h_r_34 <X> T_25_11.lc_trk_g2_2
 (26 9)  (1332 185)  (1332 185)  routing T_25_11.lc_trk_g2_2 <X> T_25_11.input0_4
 (28 9)  (1334 185)  (1334 185)  routing T_25_11.lc_trk_g2_2 <X> T_25_11.input0_4
 (29 9)  (1335 185)  (1335 185)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (37 9)  (1343 185)  (1343 185)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (21 10)  (1327 186)  (1327 186)  routing T_25_11.sp4_v_t_26 <X> T_25_11.lc_trk_g2_7
 (22 10)  (1328 186)  (1328 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 186)  (1329 186)  routing T_25_11.sp4_v_t_26 <X> T_25_11.lc_trk_g2_7
 (35 10)  (1341 186)  (1341 186)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.input2_5
 (3 11)  (1309 187)  (1309 187)  routing T_25_11.sp12_v_b_1 <X> T_25_11.sp12_h_l_22
 (21 11)  (1327 187)  (1327 187)  routing T_25_11.sp4_v_t_26 <X> T_25_11.lc_trk_g2_7
 (28 11)  (1334 187)  (1334 187)  routing T_25_11.lc_trk_g2_1 <X> T_25_11.input0_5
 (29 11)  (1335 187)  (1335 187)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 187)  (1338 187)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 187)  (1339 187)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.input2_5
 (35 11)  (1341 187)  (1341 187)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.input2_5
 (4 12)  (1310 188)  (1310 188)  routing T_25_11.sp4_v_t_44 <X> T_25_11.sp4_v_b_9
 (14 12)  (1320 188)  (1320 188)  routing T_25_11.sp4_v_b_32 <X> T_25_11.lc_trk_g3_0
 (15 12)  (1321 188)  (1321 188)  routing T_25_11.tnl_op_1 <X> T_25_11.lc_trk_g3_1
 (17 12)  (1323 188)  (1323 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (1328 188)  (1328 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_14 lc_trk_g3_3
 (23 12)  (1329 188)  (1329 188)  routing T_25_11.sp4_h_l_14 <X> T_25_11.lc_trk_g3_3
 (24 12)  (1330 188)  (1330 188)  routing T_25_11.sp4_h_l_14 <X> T_25_11.lc_trk_g3_3
 (35 12)  (1341 188)  (1341 188)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.input2_6
 (9 13)  (1315 189)  (1315 189)  routing T_25_11.sp4_v_t_39 <X> T_25_11.sp4_v_b_10
 (10 13)  (1316 189)  (1316 189)  routing T_25_11.sp4_v_t_39 <X> T_25_11.sp4_v_b_10
 (14 13)  (1320 189)  (1320 189)  routing T_25_11.sp4_v_b_32 <X> T_25_11.lc_trk_g3_0
 (16 13)  (1322 189)  (1322 189)  routing T_25_11.sp4_v_b_32 <X> T_25_11.lc_trk_g3_0
 (17 13)  (1323 189)  (1323 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_32 lc_trk_g3_0
 (18 13)  (1324 189)  (1324 189)  routing T_25_11.tnl_op_1 <X> T_25_11.lc_trk_g3_1
 (21 13)  (1327 189)  (1327 189)  routing T_25_11.sp4_h_l_14 <X> T_25_11.lc_trk_g3_3
 (27 13)  (1333 189)  (1333 189)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.input0_6
 (28 13)  (1334 189)  (1334 189)  routing T_25_11.lc_trk_g3_1 <X> T_25_11.input0_6
 (29 13)  (1335 189)  (1335 189)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 189)  (1338 189)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (1340 189)  (1340 189)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.input2_6
 (35 13)  (1341 189)  (1341 189)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.input2_6
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g0_4 <X> T_25_11.wire_bram/ram/RE
 (26 15)  (1332 191)  (1332 191)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.input0_7
 (28 15)  (1334 191)  (1334 191)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.input0_7
 (29 15)  (1335 191)  (1335 191)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (32 15)  (1338 191)  (1338 191)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 191)  (1340 191)  routing T_25_11.lc_trk_g1_0 <X> T_25_11.input2_7


LogicTile_26_11

 (11 0)  (1359 176)  (1359 176)  routing T_26_11.sp4_h_l_45 <X> T_26_11.sp4_v_b_2
 (13 0)  (1361 176)  (1361 176)  routing T_26_11.sp4_h_l_45 <X> T_26_11.sp4_v_b_2
 (12 1)  (1360 177)  (1360 177)  routing T_26_11.sp4_h_l_45 <X> T_26_11.sp4_v_b_2
 (10 2)  (1358 178)  (1358 178)  routing T_26_11.sp4_v_b_8 <X> T_26_11.sp4_h_l_36
 (10 3)  (1358 179)  (1358 179)  routing T_26_11.sp4_h_l_45 <X> T_26_11.sp4_v_t_36
 (3 15)  (1351 191)  (1351 191)  routing T_26_11.sp12_h_l_22 <X> T_26_11.sp12_v_t_22


LogicTile_27_11

 (8 6)  (1410 182)  (1410 182)  routing T_27_11.sp4_v_t_47 <X> T_27_11.sp4_h_l_41
 (9 6)  (1411 182)  (1411 182)  routing T_27_11.sp4_v_t_47 <X> T_27_11.sp4_h_l_41
 (10 6)  (1412 182)  (1412 182)  routing T_27_11.sp4_v_t_47 <X> T_27_11.sp4_h_l_41


LogicTile_28_11

 (3 6)  (1459 182)  (1459 182)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_v_t_23
 (3 7)  (1459 183)  (1459 183)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_v_t_23


LogicTile_30_11

 (12 9)  (1576 185)  (1576 185)  routing T_30_11.sp4_h_r_8 <X> T_30_11.sp4_v_b_8


IO_Tile_33_11

 (2 1)  (1728 177)  (1728 177)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (17 2)  (1743 178)  (1743 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



LogicTile_15_10

 (3 12)  (765 172)  (765 172)  routing T_15_10.sp12_v_t_22 <X> T_15_10.sp12_h_r_1


LogicTile_16_10

 (3 12)  (819 172)  (819 172)  routing T_16_10.sp12_v_t_22 <X> T_16_10.sp12_h_r_1


LogicTile_18_10

 (6 8)  (934 168)  (934 168)  routing T_18_10.sp4_v_t_38 <X> T_18_10.sp4_v_b_6
 (11 8)  (939 168)  (939 168)  routing T_18_10.sp4_v_t_40 <X> T_18_10.sp4_v_b_8
 (5 9)  (933 169)  (933 169)  routing T_18_10.sp4_v_t_38 <X> T_18_10.sp4_v_b_6
 (12 9)  (940 169)  (940 169)  routing T_18_10.sp4_v_t_40 <X> T_18_10.sp4_v_b_8
 (3 12)  (931 172)  (931 172)  routing T_18_10.sp12_v_t_22 <X> T_18_10.sp12_h_r_1


LogicTile_19_10

 (9 5)  (991 165)  (991 165)  routing T_19_10.sp4_v_t_45 <X> T_19_10.sp4_v_b_4
 (10 5)  (992 165)  (992 165)  routing T_19_10.sp4_v_t_45 <X> T_19_10.sp4_v_b_4
 (6 8)  (988 168)  (988 168)  routing T_19_10.sp4_v_t_38 <X> T_19_10.sp4_v_b_6
 (5 9)  (987 169)  (987 169)  routing T_19_10.sp4_v_t_38 <X> T_19_10.sp4_v_b_6


LogicTile_20_10

 (8 5)  (1044 165)  (1044 165)  routing T_20_10.sp4_v_t_36 <X> T_20_10.sp4_v_b_4
 (10 5)  (1046 165)  (1046 165)  routing T_20_10.sp4_v_t_36 <X> T_20_10.sp4_v_b_4


LogicTile_21_10

 (8 1)  (1098 161)  (1098 161)  routing T_21_10.sp4_h_r_1 <X> T_21_10.sp4_v_b_1
 (0 2)  (1090 162)  (1090 162)  routing T_21_10.glb_netwk_6 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 162)  (1091 162)  routing T_21_10.glb_netwk_6 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 162)  (1092 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 164)  (1090 164)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 164)  (1091 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (1122 164)  (1122 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 164)  (1123 164)  routing T_21_10.lc_trk_g2_3 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 164)  (1126 164)  LC_2 Logic Functioning bit
 (37 4)  (1127 164)  (1127 164)  LC_2 Logic Functioning bit
 (38 4)  (1128 164)  (1128 164)  LC_2 Logic Functioning bit
 (39 4)  (1129 164)  (1129 164)  LC_2 Logic Functioning bit
 (45 4)  (1135 164)  (1135 164)  LC_2 Logic Functioning bit
 (0 5)  (1090 165)  (1090 165)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 165)  (1091 165)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_7/cen
 (31 5)  (1121 165)  (1121 165)  routing T_21_10.lc_trk_g2_3 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 165)  (1126 165)  LC_2 Logic Functioning bit
 (37 5)  (1127 165)  (1127 165)  LC_2 Logic Functioning bit
 (38 5)  (1128 165)  (1128 165)  LC_2 Logic Functioning bit
 (39 5)  (1129 165)  (1129 165)  LC_2 Logic Functioning bit
 (48 5)  (1138 165)  (1138 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (1112 166)  (1112 166)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1113 166)  (1113 166)  routing T_21_10.sp12_h_l_12 <X> T_21_10.lc_trk_g1_7
 (31 6)  (1121 166)  (1121 166)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 166)  (1122 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 166)  (1124 166)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 166)  (1126 166)  LC_3 Logic Functioning bit
 (37 6)  (1127 166)  (1127 166)  LC_3 Logic Functioning bit
 (38 6)  (1128 166)  (1128 166)  LC_3 Logic Functioning bit
 (39 6)  (1129 166)  (1129 166)  LC_3 Logic Functioning bit
 (45 6)  (1135 166)  (1135 166)  LC_3 Logic Functioning bit
 (31 7)  (1121 167)  (1121 167)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 167)  (1126 167)  LC_3 Logic Functioning bit
 (37 7)  (1127 167)  (1127 167)  LC_3 Logic Functioning bit
 (38 7)  (1128 167)  (1128 167)  LC_3 Logic Functioning bit
 (39 7)  (1129 167)  (1129 167)  LC_3 Logic Functioning bit
 (51 7)  (1141 167)  (1141 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (1111 168)  (1111 168)  routing T_21_10.sp4_h_r_35 <X> T_21_10.lc_trk_g2_3
 (22 8)  (1112 168)  (1112 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1113 168)  (1113 168)  routing T_21_10.sp4_h_r_35 <X> T_21_10.lc_trk_g2_3
 (24 8)  (1114 168)  (1114 168)  routing T_21_10.sp4_h_r_35 <X> T_21_10.lc_trk_g2_3
 (21 12)  (1111 172)  (1111 172)  routing T_21_10.sp12_v_t_0 <X> T_21_10.lc_trk_g3_3
 (22 12)  (1112 172)  (1112 172)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1114 172)  (1114 172)  routing T_21_10.sp12_v_t_0 <X> T_21_10.lc_trk_g3_3
 (21 13)  (1111 173)  (1111 173)  routing T_21_10.sp12_v_t_0 <X> T_21_10.lc_trk_g3_3
 (1 14)  (1091 174)  (1091 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 175)  (1090 175)  routing T_21_10.glb_netwk_2 <X> T_21_10.wire_logic_cluster/lc_7/s_r


LogicTile_22_10

 (5 0)  (1149 160)  (1149 160)  routing T_22_10.sp4_v_t_37 <X> T_22_10.sp4_h_r_0
 (9 13)  (1153 173)  (1153 173)  routing T_22_10.sp4_v_t_39 <X> T_22_10.sp4_v_b_10
 (10 13)  (1154 173)  (1154 173)  routing T_22_10.sp4_v_t_39 <X> T_22_10.sp4_v_b_10


LogicTile_23_10

 (0 2)  (1198 162)  (1198 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 162)  (1199 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 162)  (1200 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1198 164)  (1198 164)  routing T_23_10.lc_trk_g3_3 <X> T_23_10.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 164)  (1199 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 164)  (1219 164)  routing T_23_10.sp4_h_r_11 <X> T_23_10.lc_trk_g1_3
 (22 4)  (1220 164)  (1220 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1221 164)  (1221 164)  routing T_23_10.sp4_h_r_11 <X> T_23_10.lc_trk_g1_3
 (24 4)  (1222 164)  (1222 164)  routing T_23_10.sp4_h_r_11 <X> T_23_10.lc_trk_g1_3
 (0 5)  (1198 165)  (1198 165)  routing T_23_10.lc_trk_g3_3 <X> T_23_10.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 165)  (1199 165)  routing T_23_10.lc_trk_g3_3 <X> T_23_10.wire_logic_cluster/lc_7/cen
 (22 12)  (1220 172)  (1220 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (36 12)  (1234 172)  (1234 172)  LC_6 Logic Functioning bit
 (38 12)  (1236 172)  (1236 172)  LC_6 Logic Functioning bit
 (41 12)  (1239 172)  (1239 172)  LC_6 Logic Functioning bit
 (43 12)  (1241 172)  (1241 172)  LC_6 Logic Functioning bit
 (45 12)  (1243 172)  (1243 172)  LC_6 Logic Functioning bit
 (26 13)  (1224 173)  (1224 173)  routing T_23_10.lc_trk_g1_3 <X> T_23_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 173)  (1225 173)  routing T_23_10.lc_trk_g1_3 <X> T_23_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 173)  (1227 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1235 173)  (1235 173)  LC_6 Logic Functioning bit
 (39 13)  (1237 173)  (1237 173)  LC_6 Logic Functioning bit
 (40 13)  (1238 173)  (1238 173)  LC_6 Logic Functioning bit
 (42 13)  (1240 173)  (1240 173)  LC_6 Logic Functioning bit
 (1 14)  (1199 174)  (1199 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 175)  (1198 175)  routing T_23_10.glb_netwk_2 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (11 15)  (1209 175)  (1209 175)  routing T_23_10.sp4_h_r_11 <X> T_23_10.sp4_h_l_46


LogicTile_24_10

 (0 2)  (1252 162)  (1252 162)  routing T_24_10.glb_netwk_6 <X> T_24_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 162)  (1253 162)  routing T_24_10.glb_netwk_6 <X> T_24_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 162)  (1254 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1253 164)  (1253 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1274 164)  (1274 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1275 164)  (1275 164)  routing T_24_10.sp4_v_b_19 <X> T_24_10.lc_trk_g1_3
 (24 4)  (1276 164)  (1276 164)  routing T_24_10.sp4_v_b_19 <X> T_24_10.lc_trk_g1_3
 (0 5)  (1252 165)  (1252 165)  routing T_24_10.lc_trk_g1_3 <X> T_24_10.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 165)  (1253 165)  routing T_24_10.lc_trk_g1_3 <X> T_24_10.wire_logic_cluster/lc_7/cen
 (26 12)  (1278 172)  (1278 172)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_6/in_0
 (36 12)  (1288 172)  (1288 172)  LC_6 Logic Functioning bit
 (38 12)  (1290 172)  (1290 172)  LC_6 Logic Functioning bit
 (41 12)  (1293 172)  (1293 172)  LC_6 Logic Functioning bit
 (43 12)  (1295 172)  (1295 172)  LC_6 Logic Functioning bit
 (45 12)  (1297 172)  (1297 172)  LC_6 Logic Functioning bit
 (52 12)  (1304 172)  (1304 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1278 173)  (1278 173)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 173)  (1279 173)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 173)  (1280 173)  routing T_24_10.lc_trk_g3_7 <X> T_24_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 173)  (1281 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (1289 173)  (1289 173)  LC_6 Logic Functioning bit
 (39 13)  (1291 173)  (1291 173)  LC_6 Logic Functioning bit
 (40 13)  (1292 173)  (1292 173)  LC_6 Logic Functioning bit
 (42 13)  (1294 173)  (1294 173)  LC_6 Logic Functioning bit
 (1 14)  (1253 174)  (1253 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (1274 174)  (1274 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (1252 175)  (1252 175)  routing T_24_10.glb_netwk_2 <X> T_24_10.wire_logic_cluster/lc_7/s_r
 (21 15)  (1273 175)  (1273 175)  routing T_24_10.sp4_r_v_b_47 <X> T_24_10.lc_trk_g3_7


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (1321 160)  (1321 160)  routing T_25_10.sp12_h_r_1 <X> T_25_10.lc_trk_g0_1
 (17 0)  (1323 160)  (1323 160)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1324 160)  (1324 160)  routing T_25_10.sp12_h_r_1 <X> T_25_10.lc_trk_g0_1
 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (1314 161)  (1314 161)  routing T_25_10.sp4_h_r_1 <X> T_25_10.sp4_v_b_1
 (18 1)  (1324 161)  (1324 161)  routing T_25_10.sp12_h_r_1 <X> T_25_10.lc_trk_g0_1
 (22 1)  (1328 161)  (1328 161)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_18 lc_trk_g0_2
 (23 1)  (1329 161)  (1329 161)  routing T_25_10.sp12_h_r_18 <X> T_25_10.lc_trk_g0_2
 (25 1)  (1331 161)  (1331 161)  routing T_25_10.sp12_h_r_18 <X> T_25_10.lc_trk_g0_2
 (26 1)  (1332 161)  (1332 161)  routing T_25_10.lc_trk_g0_2 <X> T_25_10.input0_0
 (29 1)  (1335 161)  (1335 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (8 2)  (1314 162)  (1314 162)  routing T_25_10.sp4_h_r_1 <X> T_25_10.sp4_h_l_36
 (17 2)  (1323 162)  (1323 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1327 162)  (1327 162)  routing T_25_10.sp4_v_t_2 <X> T_25_10.lc_trk_g0_7
 (22 2)  (1328 162)  (1328 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 162)  (1329 162)  routing T_25_10.sp4_v_t_2 <X> T_25_10.lc_trk_g0_7
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 163)  (1324 163)  routing T_25_10.sp4_r_v_b_29 <X> T_25_10.lc_trk_g0_5
 (21 3)  (1327 163)  (1327 163)  routing T_25_10.sp4_v_t_2 <X> T_25_10.lc_trk_g0_7
 (27 3)  (1333 163)  (1333 163)  routing T_25_10.lc_trk_g3_0 <X> T_25_10.input0_1
 (28 3)  (1334 163)  (1334 163)  routing T_25_10.lc_trk_g3_0 <X> T_25_10.input0_1
 (29 3)  (1335 163)  (1335 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (22 4)  (1328 164)  (1328 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1332 164)  (1332 164)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.input0_2
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (21 5)  (1327 165)  (1327 165)  routing T_25_10.sp4_r_v_b_27 <X> T_25_10.lc_trk_g1_3
 (27 5)  (1333 165)  (1333 165)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.input0_2
 (28 5)  (1334 165)  (1334 165)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.input0_2
 (29 5)  (1335 165)  (1335 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (16 6)  (1322 166)  (1322 166)  routing T_25_10.sp12_h_l_18 <X> T_25_10.lc_trk_g1_5
 (17 6)  (1323 166)  (1323 166)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (22 6)  (1328 166)  (1328 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1329 166)  (1329 166)  routing T_25_10.sp4_h_r_7 <X> T_25_10.lc_trk_g1_7
 (24 6)  (1330 166)  (1330 166)  routing T_25_10.sp4_h_r_7 <X> T_25_10.lc_trk_g1_7
 (26 6)  (1332 166)  (1332 166)  routing T_25_10.lc_trk_g2_5 <X> T_25_10.input0_3
 (18 7)  (1324 167)  (1324 167)  routing T_25_10.sp12_h_l_18 <X> T_25_10.lc_trk_g1_5
 (21 7)  (1327 167)  (1327 167)  routing T_25_10.sp4_h_r_7 <X> T_25_10.lc_trk_g1_7
 (22 7)  (1328 167)  (1328 167)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_13 lc_trk_g1_6
 (23 7)  (1329 167)  (1329 167)  routing T_25_10.sp12_h_l_13 <X> T_25_10.lc_trk_g1_6
 (28 7)  (1334 167)  (1334 167)  routing T_25_10.lc_trk_g2_5 <X> T_25_10.input0_3
 (29 7)  (1335 167)  (1335 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (9 8)  (1315 168)  (1315 168)  routing T_25_10.sp4_v_t_42 <X> T_25_10.sp4_h_r_7
 (26 8)  (1332 168)  (1332 168)  routing T_25_10.lc_trk_g1_7 <X> T_25_10.input0_4
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g0_5 <X> T_25_10.wire_bram/ram/WDATA_3
 (39 8)  (1345 168)  (1345 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 9)  (1328 169)  (1328 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 169)  (1329 169)  routing T_25_10.sp4_v_t_31 <X> T_25_10.lc_trk_g2_2
 (24 9)  (1330 169)  (1330 169)  routing T_25_10.sp4_v_t_31 <X> T_25_10.lc_trk_g2_2
 (26 9)  (1332 169)  (1332 169)  routing T_25_10.lc_trk_g1_7 <X> T_25_10.input0_4
 (27 9)  (1333 169)  (1333 169)  routing T_25_10.lc_trk_g1_7 <X> T_25_10.input0_4
 (29 9)  (1335 169)  (1335 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (15 10)  (1321 170)  (1321 170)  routing T_25_10.sp4_h_r_37 <X> T_25_10.lc_trk_g2_5
 (16 10)  (1322 170)  (1322 170)  routing T_25_10.sp4_h_r_37 <X> T_25_10.lc_trk_g2_5
 (17 10)  (1323 170)  (1323 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 170)  (1324 170)  routing T_25_10.sp4_h_r_37 <X> T_25_10.lc_trk_g2_5
 (26 10)  (1332 170)  (1332 170)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.input0_5
 (35 10)  (1341 170)  (1341 170)  routing T_25_10.lc_trk_g1_6 <X> T_25_10.input2_5
 (14 11)  (1320 171)  (1320 171)  routing T_25_10.sp4_r_v_b_36 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (1333 171)  (1333 171)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.input0_5
 (28 11)  (1334 171)  (1334 171)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.input0_5
 (29 11)  (1335 171)  (1335 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 171)  (1338 171)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_6 input2_5
 (34 11)  (1340 171)  (1340 171)  routing T_25_10.lc_trk_g1_6 <X> T_25_10.input2_5
 (35 11)  (1341 171)  (1341 171)  routing T_25_10.lc_trk_g1_6 <X> T_25_10.input2_5
 (3 12)  (1309 172)  (1309 172)  routing T_25_10.sp12_v_t_22 <X> T_25_10.sp12_h_r_1
 (4 12)  (1310 172)  (1310 172)  routing T_25_10.sp4_v_t_36 <X> T_25_10.sp4_v_b_9
 (6 12)  (1312 172)  (1312 172)  routing T_25_10.sp4_v_t_36 <X> T_25_10.sp4_v_b_9
 (11 12)  (1317 172)  (1317 172)  routing T_25_10.sp4_v_t_45 <X> T_25_10.sp4_v_b_11
 (26 12)  (1332 172)  (1332 172)  routing T_25_10.lc_trk_g1_5 <X> T_25_10.input0_6
 (12 13)  (1318 173)  (1318 173)  routing T_25_10.sp4_v_t_45 <X> T_25_10.sp4_v_b_11
 (14 13)  (1320 173)  (1320 173)  routing T_25_10.sp4_r_v_b_40 <X> T_25_10.lc_trk_g3_0
 (17 13)  (1323 173)  (1323 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (27 13)  (1333 173)  (1333 173)  routing T_25_10.lc_trk_g1_5 <X> T_25_10.input0_6
 (29 13)  (1335 173)  (1335 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (32 13)  (1338 173)  (1338 173)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (1340 173)  (1340 173)  routing T_25_10.lc_trk_g1_3 <X> T_25_10.input2_6
 (35 13)  (1341 173)  (1341 173)  routing T_25_10.lc_trk_g1_3 <X> T_25_10.input2_6
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (1320 174)  (1320 174)  routing T_25_10.sp4_v_b_28 <X> T_25_10.lc_trk_g3_4
 (15 14)  (1321 174)  (1321 174)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (16 14)  (1322 174)  (1322 174)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 174)  (1324 174)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (35 14)  (1341 174)  (1341 174)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.input2_7
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (16 15)  (1322 175)  (1322 175)  routing T_25_10.sp4_v_b_28 <X> T_25_10.lc_trk_g3_4
 (17 15)  (1323 175)  (1323 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (18 15)  (1324 175)  (1324 175)  routing T_25_10.sp4_h_r_45 <X> T_25_10.lc_trk_g3_5
 (29 15)  (1335 175)  (1335 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 175)  (1338 175)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 175)  (1341 175)  routing T_25_10.lc_trk_g0_7 <X> T_25_10.input2_7


LogicTile_26_10

 (3 0)  (1351 160)  (1351 160)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_b_0
 (3 1)  (1351 161)  (1351 161)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_b_0
 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (5 3)  (1353 163)  (1353 163)  routing T_26_10.sp4_h_l_37 <X> T_26_10.sp4_v_t_37
 (3 6)  (1351 166)  (1351 166)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23
 (3 7)  (1351 167)  (1351 167)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23
 (12 10)  (1360 170)  (1360 170)  routing T_26_10.sp4_v_t_39 <X> T_26_10.sp4_h_l_45
 (11 11)  (1359 171)  (1359 171)  routing T_26_10.sp4_v_t_39 <X> T_26_10.sp4_h_l_45
 (13 11)  (1361 171)  (1361 171)  routing T_26_10.sp4_v_t_39 <X> T_26_10.sp4_h_l_45
 (19 13)  (1367 173)  (1367 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_27_10

 (12 14)  (1414 174)  (1414 174)  routing T_27_10.sp4_v_t_46 <X> T_27_10.sp4_h_l_46
 (11 15)  (1413 175)  (1413 175)  routing T_27_10.sp4_v_t_46 <X> T_27_10.sp4_h_l_46


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (8 15)  (188 159)  (188 159)  routing T_4_9.sp4_h_r_4 <X> T_4_9.sp4_v_t_47
 (9 15)  (189 159)  (189 159)  routing T_4_9.sp4_h_r_4 <X> T_4_9.sp4_v_t_47
 (10 15)  (190 159)  (190 159)  routing T_4_9.sp4_h_r_4 <X> T_4_9.sp4_v_t_47


LogicTile_5_9

 (1 3)  (235 147)  (235 147)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 9)  (607 153)  (607 153)  Column buffer control bit: LH_colbuf_cntl_0

 (3 10)  (603 154)  (603 154)  routing T_12_9.sp12_v_t_22 <X> T_12_9.sp12_h_l_22
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 9)  (661 153)  (661 153)  Column buffer control bit: LH_colbuf_cntl_0

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 9)  (715 153)  (715 153)  Column buffer control bit: LH_colbuf_cntl_0

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 9)  (769 153)  (769 153)  Column buffer control bit: LH_colbuf_cntl_0

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 12)  (819 156)  (819 156)  routing T_16_9.sp12_v_t_22 <X> T_16_9.sp12_h_r_1
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (1 2)  (875 146)  (875 146)  routing T_17_9.glb_netwk_6 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_h_r_0 <X> T_17_9.sp12_v_t_23
 (3 7)  (877 151)  (877 151)  routing T_17_9.sp12_h_r_0 <X> T_17_9.sp12_v_t_23
 (7 11)  (881 155)  (881 155)  Column buffer control bit: LH_colbuf_cntl_2

 (14 12)  (888 156)  (888 156)  routing T_17_9.sp12_v_b_0 <X> T_17_9.lc_trk_g3_0
 (32 12)  (906 156)  (906 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 156)  (907 156)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 156)  (908 156)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 156)  (914 156)  LC_6 Logic Functioning bit
 (41 12)  (915 156)  (915 156)  LC_6 Logic Functioning bit
 (42 12)  (916 156)  (916 156)  LC_6 Logic Functioning bit
 (43 12)  (917 156)  (917 156)  LC_6 Logic Functioning bit
 (45 12)  (919 156)  (919 156)  LC_6 Logic Functioning bit
 (51 12)  (925 156)  (925 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (888 157)  (888 157)  routing T_17_9.sp12_v_b_0 <X> T_17_9.lc_trk_g3_0
 (15 13)  (889 157)  (889 157)  routing T_17_9.sp12_v_b_0 <X> T_17_9.lc_trk_g3_0
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (40 13)  (914 157)  (914 157)  LC_6 Logic Functioning bit
 (41 13)  (915 157)  (915 157)  LC_6 Logic Functioning bit
 (42 13)  (916 157)  (916 157)  LC_6 Logic Functioning bit
 (43 13)  (917 157)  (917 157)  LC_6 Logic Functioning bit
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (19 9)  (947 153)  (947 153)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (7 11)  (935 155)  (935 155)  Column buffer control bit: LH_colbuf_cntl_2

 (19 11)  (947 155)  (947 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (32 0)  (1014 144)  (1014 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 144)  (1015 144)  routing T_19_9.lc_trk_g3_2 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 144)  (1016 144)  routing T_19_9.lc_trk_g3_2 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 144)  (1018 144)  LC_0 Logic Functioning bit
 (37 0)  (1019 144)  (1019 144)  LC_0 Logic Functioning bit
 (38 0)  (1020 144)  (1020 144)  LC_0 Logic Functioning bit
 (39 0)  (1021 144)  (1021 144)  LC_0 Logic Functioning bit
 (45 0)  (1027 144)  (1027 144)  LC_0 Logic Functioning bit
 (31 1)  (1013 145)  (1013 145)  routing T_19_9.lc_trk_g3_2 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 145)  (1018 145)  LC_0 Logic Functioning bit
 (37 1)  (1019 145)  (1019 145)  LC_0 Logic Functioning bit
 (38 1)  (1020 145)  (1020 145)  LC_0 Logic Functioning bit
 (39 1)  (1021 145)  (1021 145)  LC_0 Logic Functioning bit
 (48 1)  (1030 145)  (1030 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (982 146)  (982 146)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (1 2)  (983 146)  (983 146)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (2 2)  (984 146)  (984 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 148)  (982 148)  routing T_19_9.lc_trk_g2_2 <X> T_19_9.wire_logic_cluster/lc_7/cen
 (1 4)  (983 148)  (983 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (995 148)  (995 148)  routing T_19_9.sp4_v_t_40 <X> T_19_9.sp4_v_b_5
 (1 5)  (983 149)  (983 149)  routing T_19_9.lc_trk_g2_2 <X> T_19_9.wire_logic_cluster/lc_7/cen
 (13 8)  (995 152)  (995 152)  routing T_19_9.sp4_v_t_45 <X> T_19_9.sp4_v_b_8
 (22 9)  (1004 153)  (1004 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 153)  (1005 153)  routing T_19_9.sp4_h_l_15 <X> T_19_9.lc_trk_g2_2
 (24 9)  (1006 153)  (1006 153)  routing T_19_9.sp4_h_l_15 <X> T_19_9.lc_trk_g2_2
 (25 9)  (1007 153)  (1007 153)  routing T_19_9.sp4_h_l_15 <X> T_19_9.lc_trk_g2_2
 (7 11)  (989 155)  (989 155)  Column buffer control bit: LH_colbuf_cntl_2

 (25 12)  (1007 156)  (1007 156)  routing T_19_9.sp4_v_b_26 <X> T_19_9.lc_trk_g3_2
 (22 13)  (1004 157)  (1004 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1005 157)  (1005 157)  routing T_19_9.sp4_v_b_26 <X> T_19_9.lc_trk_g3_2
 (1 14)  (983 158)  (983 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 159)  (982 159)  routing T_19_9.glb_netwk_2 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (0 2)  (1036 146)  (1036 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 146)  (1037 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 146)  (1038 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1036 148)  (1036 148)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 148)  (1037 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1058 148)  (1058 148)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1059 148)  (1059 148)  routing T_20_9.sp12_h_r_11 <X> T_20_9.lc_trk_g1_3
 (0 5)  (1036 149)  (1036 149)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 149)  (1037 149)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_7/cen
 (13 10)  (1049 154)  (1049 154)  routing T_20_9.sp4_v_b_8 <X> T_20_9.sp4_v_t_45
 (7 11)  (1043 155)  (1043 155)  Column buffer control bit: LH_colbuf_cntl_2

 (22 12)  (1058 156)  (1058 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 156)  (1059 156)  routing T_20_9.sp4_h_r_27 <X> T_20_9.lc_trk_g3_3
 (24 12)  (1060 156)  (1060 156)  routing T_20_9.sp4_h_r_27 <X> T_20_9.lc_trk_g3_3
 (36 12)  (1072 156)  (1072 156)  LC_6 Logic Functioning bit
 (38 12)  (1074 156)  (1074 156)  LC_6 Logic Functioning bit
 (41 12)  (1077 156)  (1077 156)  LC_6 Logic Functioning bit
 (43 12)  (1079 156)  (1079 156)  LC_6 Logic Functioning bit
 (45 12)  (1081 156)  (1081 156)  LC_6 Logic Functioning bit
 (48 12)  (1084 156)  (1084 156)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (1057 157)  (1057 157)  routing T_20_9.sp4_h_r_27 <X> T_20_9.lc_trk_g3_3
 (26 13)  (1062 157)  (1062 157)  routing T_20_9.lc_trk_g1_3 <X> T_20_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 157)  (1063 157)  routing T_20_9.lc_trk_g1_3 <X> T_20_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 157)  (1065 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 157)  (1073 157)  LC_6 Logic Functioning bit
 (39 13)  (1075 157)  (1075 157)  LC_6 Logic Functioning bit
 (40 13)  (1076 157)  (1076 157)  LC_6 Logic Functioning bit
 (42 13)  (1078 157)  (1078 157)  LC_6 Logic Functioning bit
 (1 14)  (1037 158)  (1037 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 159)  (1036 159)  routing T_20_9.glb_netwk_2 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (12 2)  (1102 146)  (1102 146)  routing T_21_9.sp4_v_t_45 <X> T_21_9.sp4_h_l_39
 (11 3)  (1101 147)  (1101 147)  routing T_21_9.sp4_v_t_45 <X> T_21_9.sp4_h_l_39
 (13 3)  (1103 147)  (1103 147)  routing T_21_9.sp4_v_t_45 <X> T_21_9.sp4_h_l_39
 (4 4)  (1094 148)  (1094 148)  routing T_21_9.sp4_v_t_38 <X> T_21_9.sp4_v_b_3
 (7 11)  (1097 155)  (1097 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (3 1)  (1147 145)  (1147 145)  routing T_22_9.sp12_h_l_23 <X> T_22_9.sp12_v_b_0
 (5 6)  (1149 150)  (1149 150)  routing T_22_9.sp4_v_t_44 <X> T_22_9.sp4_h_l_38
 (22 6)  (1166 150)  (1166 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (4 7)  (1148 151)  (1148 151)  routing T_22_9.sp4_v_t_44 <X> T_22_9.sp4_h_l_38
 (6 7)  (1150 151)  (1150 151)  routing T_22_9.sp4_v_t_44 <X> T_22_9.sp4_h_l_38
 (21 7)  (1165 151)  (1165 151)  routing T_22_9.sp4_r_v_b_31 <X> T_22_9.lc_trk_g1_7
 (8 8)  (1152 152)  (1152 152)  routing T_22_9.sp4_v_b_1 <X> T_22_9.sp4_h_r_7
 (9 8)  (1153 152)  (1153 152)  routing T_22_9.sp4_v_b_1 <X> T_22_9.sp4_h_r_7
 (10 8)  (1154 152)  (1154 152)  routing T_22_9.sp4_v_b_1 <X> T_22_9.sp4_h_r_7
 (11 8)  (1155 152)  (1155 152)  routing T_22_9.sp4_v_t_37 <X> T_22_9.sp4_v_b_8
 (13 8)  (1157 152)  (1157 152)  routing T_22_9.sp4_v_t_37 <X> T_22_9.sp4_v_b_8
 (4 9)  (1148 153)  (1148 153)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_h_r_6
 (14 10)  (1158 154)  (1158 154)  routing T_22_9.sp4_h_r_36 <X> T_22_9.lc_trk_g2_4
 (7 11)  (1151 155)  (1151 155)  Column buffer control bit: LH_colbuf_cntl_2

 (15 11)  (1159 155)  (1159 155)  routing T_22_9.sp4_h_r_36 <X> T_22_9.lc_trk_g2_4
 (16 11)  (1160 155)  (1160 155)  routing T_22_9.sp4_h_r_36 <X> T_22_9.lc_trk_g2_4
 (17 11)  (1161 155)  (1161 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (27 14)  (1171 158)  (1171 158)  routing T_22_9.lc_trk_g1_7 <X> T_22_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 158)  (1173 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 158)  (1174 158)  routing T_22_9.lc_trk_g1_7 <X> T_22_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 158)  (1175 158)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 158)  (1176 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 158)  (1177 158)  routing T_22_9.lc_trk_g2_4 <X> T_22_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 158)  (1180 158)  LC_7 Logic Functioning bit
 (38 14)  (1182 158)  (1182 158)  LC_7 Logic Functioning bit
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (1174 159)  (1174 159)  routing T_22_9.lc_trk_g1_7 <X> T_22_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 159)  (1180 159)  LC_7 Logic Functioning bit
 (38 15)  (1182 159)  (1182 159)  LC_7 Logic Functioning bit
 (51 15)  (1195 159)  (1195 159)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_23_9

 (9 0)  (1207 144)  (1207 144)  routing T_23_9.sp4_v_t_36 <X> T_23_9.sp4_h_r_1
 (25 0)  (1223 144)  (1223 144)  routing T_23_9.sp4_h_l_7 <X> T_23_9.lc_trk_g0_2
 (9 1)  (1207 145)  (1207 145)  routing T_23_9.sp4_v_t_36 <X> T_23_9.sp4_v_b_1
 (22 1)  (1220 145)  (1220 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1221 145)  (1221 145)  routing T_23_9.sp4_h_l_7 <X> T_23_9.lc_trk_g0_2
 (24 1)  (1222 145)  (1222 145)  routing T_23_9.sp4_h_l_7 <X> T_23_9.lc_trk_g0_2
 (25 1)  (1223 145)  (1223 145)  routing T_23_9.sp4_h_l_7 <X> T_23_9.lc_trk_g0_2
 (8 2)  (1206 146)  (1206 146)  routing T_23_9.sp4_v_t_36 <X> T_23_9.sp4_h_l_36
 (9 2)  (1207 146)  (1207 146)  routing T_23_9.sp4_v_t_36 <X> T_23_9.sp4_h_l_36
 (22 3)  (1220 147)  (1220 147)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1222 147)  (1222 147)  routing T_23_9.top_op_6 <X> T_23_9.lc_trk_g0_6
 (25 3)  (1223 147)  (1223 147)  routing T_23_9.top_op_6 <X> T_23_9.lc_trk_g0_6
 (15 4)  (1213 148)  (1213 148)  routing T_23_9.sp4_h_r_1 <X> T_23_9.lc_trk_g1_1
 (16 4)  (1214 148)  (1214 148)  routing T_23_9.sp4_h_r_1 <X> T_23_9.lc_trk_g1_1
 (17 4)  (1215 148)  (1215 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (1223 148)  (1223 148)  routing T_23_9.sp4_v_b_2 <X> T_23_9.lc_trk_g1_2
 (18 5)  (1216 149)  (1216 149)  routing T_23_9.sp4_h_r_1 <X> T_23_9.lc_trk_g1_1
 (22 5)  (1220 149)  (1220 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1221 149)  (1221 149)  routing T_23_9.sp4_v_b_2 <X> T_23_9.lc_trk_g1_2
 (13 9)  (1211 153)  (1211 153)  routing T_23_9.sp4_v_t_38 <X> T_23_9.sp4_h_r_8
 (14 9)  (1212 153)  (1212 153)  routing T_23_9.sp12_v_b_16 <X> T_23_9.lc_trk_g2_0
 (16 9)  (1214 153)  (1214 153)  routing T_23_9.sp12_v_b_16 <X> T_23_9.lc_trk_g2_0
 (17 9)  (1215 153)  (1215 153)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (29 10)  (1227 154)  (1227 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 154)  (1228 154)  routing T_23_9.lc_trk_g0_6 <X> T_23_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 154)  (1230 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 154)  (1232 154)  routing T_23_9.lc_trk_g1_1 <X> T_23_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 154)  (1234 154)  LC_5 Logic Functioning bit
 (38 10)  (1236 154)  (1236 154)  LC_5 Logic Functioning bit
 (7 11)  (1205 155)  (1205 155)  Column buffer control bit: LH_colbuf_cntl_2

 (30 11)  (1228 155)  (1228 155)  routing T_23_9.lc_trk_g0_6 <X> T_23_9.wire_logic_cluster/lc_5/in_1
 (36 11)  (1234 155)  (1234 155)  LC_5 Logic Functioning bit
 (38 11)  (1236 155)  (1236 155)  LC_5 Logic Functioning bit
 (48 11)  (1246 155)  (1246 155)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (11 12)  (1209 156)  (1209 156)  routing T_23_9.sp4_v_t_45 <X> T_23_9.sp4_v_b_11
 (7 13)  (1205 157)  (1205 157)  Column buffer control bit: LH_colbuf_cntl_4

 (12 13)  (1210 157)  (1210 157)  routing T_23_9.sp4_v_t_45 <X> T_23_9.sp4_v_b_11
 (29 14)  (1227 158)  (1227 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 158)  (1230 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 158)  (1231 158)  routing T_23_9.lc_trk_g2_0 <X> T_23_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 158)  (1234 158)  LC_7 Logic Functioning bit
 (38 14)  (1236 158)  (1236 158)  LC_7 Logic Functioning bit
 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (1224 159)  (1224 159)  routing T_23_9.lc_trk_g1_2 <X> T_23_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 159)  (1225 159)  routing T_23_9.lc_trk_g1_2 <X> T_23_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 159)  (1227 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 159)  (1228 159)  routing T_23_9.lc_trk_g0_2 <X> T_23_9.wire_logic_cluster/lc_7/in_1


LogicTile_24_9

 (14 0)  (1266 144)  (1266 144)  routing T_24_9.wire_logic_cluster/lc_0/out <X> T_24_9.lc_trk_g0_0
 (25 0)  (1277 144)  (1277 144)  routing T_24_9.wire_logic_cluster/lc_2/out <X> T_24_9.lc_trk_g0_2
 (27 0)  (1279 144)  (1279 144)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 144)  (1280 144)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 144)  (1281 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 144)  (1283 144)  routing T_24_9.lc_trk_g0_7 <X> T_24_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 144)  (1284 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 144)  (1289 144)  LC_0 Logic Functioning bit
 (39 0)  (1291 144)  (1291 144)  LC_0 Logic Functioning bit
 (45 0)  (1297 144)  (1297 144)  LC_0 Logic Functioning bit
 (17 1)  (1269 145)  (1269 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1274 145)  (1274 145)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (1281 145)  (1281 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 145)  (1283 145)  routing T_24_9.lc_trk_g0_7 <X> T_24_9.wire_logic_cluster/lc_0/in_3
 (40 1)  (1292 145)  (1292 145)  LC_0 Logic Functioning bit
 (42 1)  (1294 145)  (1294 145)  LC_0 Logic Functioning bit
 (0 2)  (1252 146)  (1252 146)  routing T_24_9.glb_netwk_6 <X> T_24_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 146)  (1253 146)  routing T_24_9.glb_netwk_6 <X> T_24_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 146)  (1254 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1273 146)  (1273 146)  routing T_24_9.lft_op_7 <X> T_24_9.lc_trk_g0_7
 (22 2)  (1274 146)  (1274 146)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1276 146)  (1276 146)  routing T_24_9.lft_op_7 <X> T_24_9.lc_trk_g0_7
 (27 4)  (1279 148)  (1279 148)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 148)  (1280 148)  routing T_24_9.lc_trk_g3_0 <X> T_24_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 148)  (1281 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 148)  (1283 148)  routing T_24_9.lc_trk_g0_7 <X> T_24_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 148)  (1284 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 148)  (1289 148)  LC_2 Logic Functioning bit
 (42 4)  (1294 148)  (1294 148)  LC_2 Logic Functioning bit
 (45 4)  (1297 148)  (1297 148)  LC_2 Logic Functioning bit
 (29 5)  (1281 149)  (1281 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 149)  (1283 149)  routing T_24_9.lc_trk_g0_7 <X> T_24_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 149)  (1284 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1287 149)  (1287 149)  routing T_24_9.lc_trk_g0_2 <X> T_24_9.input_2_2
 (39 5)  (1291 149)  (1291 149)  LC_2 Logic Functioning bit
 (42 5)  (1294 149)  (1294 149)  LC_2 Logic Functioning bit
 (7 11)  (1259 155)  (1259 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (1259 157)  (1259 157)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (1266 157)  (1266 157)  routing T_24_9.sp12_v_b_16 <X> T_24_9.lc_trk_g3_0
 (16 13)  (1268 157)  (1268 157)  routing T_24_9.sp12_v_b_16 <X> T_24_9.lc_trk_g3_0
 (17 13)  (1269 157)  (1269 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (1252 158)  (1252 158)  routing T_24_9.glb_netwk_4 <X> T_24_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 158)  (1253 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_9

 (21 0)  (1327 144)  (1327 144)  routing T_25_9.sp4_h_r_11 <X> T_25_9.lc_trk_g0_3
 (22 0)  (1328 144)  (1328 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1329 144)  (1329 144)  routing T_25_9.sp4_h_r_11 <X> T_25_9.lc_trk_g0_3
 (24 0)  (1330 144)  (1330 144)  routing T_25_9.sp4_h_r_11 <X> T_25_9.lc_trk_g0_3
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (1328 145)  (1328 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (1334 145)  (1334 145)  routing T_25_9.lc_trk_g2_0 <X> T_25_9.input0_0
 (29 1)  (1335 145)  (1335 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (1332 146)  (1332 146)  routing T_25_9.lc_trk_g2_5 <X> T_25_9.input0_1
 (9 3)  (1315 147)  (1315 147)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_36
 (10 3)  (1316 147)  (1316 147)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_36
 (28 3)  (1334 147)  (1334 147)  routing T_25_9.lc_trk_g2_5 <X> T_25_9.input0_1
 (29 3)  (1335 147)  (1335 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (22 5)  (1328 149)  (1328 149)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1329 149)  (1329 149)  routing T_25_9.sp12_h_l_17 <X> T_25_9.lc_trk_g1_2
 (25 5)  (1331 149)  (1331 149)  routing T_25_9.sp12_h_l_17 <X> T_25_9.lc_trk_g1_2
 (26 5)  (1332 149)  (1332 149)  routing T_25_9.lc_trk_g0_2 <X> T_25_9.input0_2
 (29 5)  (1335 149)  (1335 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_2 input0_2
 (26 6)  (1332 150)  (1332 150)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.input0_3
 (26 7)  (1332 151)  (1332 151)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.input0_3
 (28 7)  (1334 151)  (1334 151)  routing T_25_9.lc_trk_g2_7 <X> T_25_9.input0_3
 (29 7)  (1335 151)  (1335 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (14 8)  (1320 152)  (1320 152)  routing T_25_9.sp4_h_r_32 <X> T_25_9.lc_trk_g2_0
 (16 8)  (1322 152)  (1322 152)  routing T_25_9.sp4_v_t_20 <X> T_25_9.lc_trk_g2_1
 (17 8)  (1323 152)  (1323 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 152)  (1324 152)  routing T_25_9.sp4_v_t_20 <X> T_25_9.lc_trk_g2_1
 (26 8)  (1332 152)  (1332 152)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.input0_4
 (27 8)  (1333 152)  (1333 152)  routing T_25_9.lc_trk_g3_0 <X> T_25_9.wire_bram/ram/WDATA_11
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g3_0 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (8 9)  (1314 153)  (1314 153)  routing T_25_9.sp4_v_t_41 <X> T_25_9.sp4_v_b_7
 (10 9)  (1316 153)  (1316 153)  routing T_25_9.sp4_v_t_41 <X> T_25_9.sp4_v_b_7
 (15 9)  (1321 153)  (1321 153)  routing T_25_9.sp4_h_r_32 <X> T_25_9.lc_trk_g2_0
 (16 9)  (1322 153)  (1322 153)  routing T_25_9.sp4_h_r_32 <X> T_25_9.lc_trk_g2_0
 (17 9)  (1323 153)  (1323 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_32 lc_trk_g2_0
 (18 9)  (1324 153)  (1324 153)  routing T_25_9.sp4_v_t_20 <X> T_25_9.lc_trk_g2_1
 (27 9)  (1333 153)  (1333 153)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.input0_4
 (28 9)  (1334 153)  (1334 153)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.input0_4
 (29 9)  (1335 153)  (1335 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_5 input0_4
 (38 9)  (1344 153)  (1344 153)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (1320 154)  (1320 154)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g2_4
 (16 10)  (1322 154)  (1322 154)  routing T_25_9.sp4_v_t_24 <X> T_25_9.lc_trk_g2_5
 (17 10)  (1323 154)  (1323 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_24 lc_trk_g2_5
 (18 10)  (1324 154)  (1324 154)  routing T_25_9.sp4_v_t_24 <X> T_25_9.lc_trk_g2_5
 (21 10)  (1327 154)  (1327 154)  routing T_25_9.sp4_v_b_31 <X> T_25_9.lc_trk_g2_7
 (22 10)  (1328 154)  (1328 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_31 lc_trk_g2_7
 (23 10)  (1329 154)  (1329 154)  routing T_25_9.sp4_v_b_31 <X> T_25_9.lc_trk_g2_7
 (25 10)  (1331 154)  (1331 154)  routing T_25_9.sp4_v_t_27 <X> T_25_9.lc_trk_g2_6
 (15 11)  (1321 155)  (1321 155)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g2_4
 (16 11)  (1322 155)  (1322 155)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g2_4
 (17 11)  (1323 155)  (1323 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1324 155)  (1324 155)  routing T_25_9.sp4_v_t_24 <X> T_25_9.lc_trk_g2_5
 (22 11)  (1328 155)  (1328 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_27 lc_trk_g2_6
 (23 11)  (1329 155)  (1329 155)  routing T_25_9.sp4_v_t_27 <X> T_25_9.lc_trk_g2_6
 (25 11)  (1331 155)  (1331 155)  routing T_25_9.sp4_v_t_27 <X> T_25_9.lc_trk_g2_6
 (28 11)  (1334 155)  (1334 155)  routing T_25_9.lc_trk_g2_1 <X> T_25_9.input0_5
 (29 11)  (1335 155)  (1335 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 155)  (1338 155)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_2 input2_5
 (34 11)  (1340 155)  (1340 155)  routing T_25_9.lc_trk_g1_2 <X> T_25_9.input2_5
 (35 11)  (1341 155)  (1341 155)  routing T_25_9.lc_trk_g1_2 <X> T_25_9.input2_5
 (12 12)  (1318 156)  (1318 156)  routing T_25_9.sp4_v_t_46 <X> T_25_9.sp4_h_r_11
 (21 12)  (1327 156)  (1327 156)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g3_3
 (22 12)  (1328 156)  (1328 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1329 156)  (1329 156)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g3_3
 (24 12)  (1330 156)  (1330 156)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g3_3
 (26 12)  (1332 156)  (1332 156)  routing T_25_9.lc_trk_g2_6 <X> T_25_9.input0_6
 (15 13)  (1321 157)  (1321 157)  routing T_25_9.sp4_v_b_40 <X> T_25_9.lc_trk_g3_0
 (16 13)  (1322 157)  (1322 157)  routing T_25_9.sp4_v_b_40 <X> T_25_9.lc_trk_g3_0
 (17 13)  (1323 157)  (1323 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (21 13)  (1327 157)  (1327 157)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g3_3
 (26 13)  (1332 157)  (1332 157)  routing T_25_9.lc_trk_g2_6 <X> T_25_9.input0_6
 (28 13)  (1334 157)  (1334 157)  routing T_25_9.lc_trk_g2_6 <X> T_25_9.input0_6
 (29 13)  (1335 157)  (1335 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 157)  (1338 157)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 157)  (1339 157)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input2_6
 (34 13)  (1340 157)  (1340 157)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input2_6
 (35 13)  (1341 157)  (1341 157)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.input2_6
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (1320 158)  (1320 158)  routing T_25_9.sp12_v_b_4 <X> T_25_9.lc_trk_g3_4
 (16 14)  (1322 158)  (1322 158)  routing T_25_9.sp12_v_b_13 <X> T_25_9.lc_trk_g3_5
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_13 lc_trk_g3_5
 (35 14)  (1341 158)  (1341 158)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input2_7
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (14 15)  (1320 159)  (1320 159)  routing T_25_9.sp12_v_b_4 <X> T_25_9.lc_trk_g3_4
 (15 15)  (1321 159)  (1321 159)  routing T_25_9.sp12_v_b_4 <X> T_25_9.lc_trk_g3_4
 (17 15)  (1323 159)  (1323 159)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_4 lc_trk_g3_4
 (26 15)  (1332 159)  (1332 159)  routing T_25_9.lc_trk_g0_3 <X> T_25_9.input0_7
 (29 15)  (1335 159)  (1335 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (1338 159)  (1338 159)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 159)  (1339 159)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input2_7
 (34 15)  (1340 159)  (1340 159)  routing T_25_9.lc_trk_g3_4 <X> T_25_9.input2_7


LogicTile_26_9

 (15 0)  (1363 144)  (1363 144)  routing T_26_9.sp4_h_l_4 <X> T_26_9.lc_trk_g0_1
 (16 0)  (1364 144)  (1364 144)  routing T_26_9.sp4_h_l_4 <X> T_26_9.lc_trk_g0_1
 (17 0)  (1365 144)  (1365 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1366 144)  (1366 144)  routing T_26_9.sp4_h_l_4 <X> T_26_9.lc_trk_g0_1
 (8 1)  (1356 145)  (1356 145)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_v_b_1
 (9 1)  (1357 145)  (1357 145)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_v_b_1
 (18 1)  (1366 145)  (1366 145)  routing T_26_9.sp4_h_l_4 <X> T_26_9.lc_trk_g0_1
 (8 2)  (1356 146)  (1356 146)  routing T_26_9.sp4_v_t_36 <X> T_26_9.sp4_h_l_36
 (9 2)  (1357 146)  (1357 146)  routing T_26_9.sp4_v_t_36 <X> T_26_9.sp4_h_l_36
 (9 4)  (1357 148)  (1357 148)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_h_r_4
 (10 4)  (1358 148)  (1358 148)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_h_r_4
 (29 4)  (1377 148)  (1377 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1379 148)  (1379 148)  routing T_26_9.lc_trk_g3_4 <X> T_26_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (1380 148)  (1380 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 148)  (1381 148)  routing T_26_9.lc_trk_g3_4 <X> T_26_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (1382 148)  (1382 148)  routing T_26_9.lc_trk_g3_4 <X> T_26_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 148)  (1384 148)  LC_2 Logic Functioning bit
 (38 4)  (1386 148)  (1386 148)  LC_2 Logic Functioning bit
 (8 5)  (1356 149)  (1356 149)  routing T_26_9.sp4_v_t_36 <X> T_26_9.sp4_v_b_4
 (10 5)  (1358 149)  (1358 149)  routing T_26_9.sp4_v_t_36 <X> T_26_9.sp4_v_b_4
 (36 5)  (1384 149)  (1384 149)  LC_2 Logic Functioning bit
 (38 5)  (1386 149)  (1386 149)  LC_2 Logic Functioning bit
 (48 5)  (1396 149)  (1396 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 14)  (1362 158)  (1362 158)  routing T_26_9.sp4_h_r_36 <X> T_26_9.lc_trk_g3_4
 (15 15)  (1363 159)  (1363 159)  routing T_26_9.sp4_h_r_36 <X> T_26_9.lc_trk_g3_4
 (16 15)  (1364 159)  (1364 159)  routing T_26_9.sp4_h_r_36 <X> T_26_9.lc_trk_g3_4
 (17 15)  (1365 159)  (1365 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_27_9

 (3 2)  (1405 146)  (1405 146)  routing T_27_9.sp12_v_t_23 <X> T_27_9.sp12_h_l_23


LogicTile_28_9



LogicTile_29_9

 (8 6)  (1518 150)  (1518 150)  routing T_29_9.sp4_v_t_47 <X> T_29_9.sp4_h_l_41
 (9 6)  (1519 150)  (1519 150)  routing T_29_9.sp4_v_t_47 <X> T_29_9.sp4_h_l_41
 (10 6)  (1520 150)  (1520 150)  routing T_29_9.sp4_v_t_47 <X> T_29_9.sp4_h_l_41


LogicTile_30_9

 (9 8)  (1573 152)  (1573 152)  routing T_30_9.sp4_h_l_41 <X> T_30_9.sp4_h_r_7
 (10 8)  (1574 152)  (1574 152)  routing T_30_9.sp4_h_l_41 <X> T_30_9.sp4_h_r_7


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (13 3)  (1739 147)  (1739 147)  routing T_33_9.span4_horz_31 <X> T_33_9.span4_vert_b_1


IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8

 (8 11)  (936 139)  (936 139)  routing T_18_8.sp4_h_r_7 <X> T_18_8.sp4_v_t_42
 (9 11)  (937 139)  (937 139)  routing T_18_8.sp4_h_r_7 <X> T_18_8.sp4_v_t_42


LogicTile_19_8

 (32 0)  (1014 128)  (1014 128)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 128)  (1018 128)  LC_0 Logic Functioning bit
 (37 0)  (1019 128)  (1019 128)  LC_0 Logic Functioning bit
 (38 0)  (1020 128)  (1020 128)  LC_0 Logic Functioning bit
 (39 0)  (1021 128)  (1021 128)  LC_0 Logic Functioning bit
 (36 1)  (1018 129)  (1018 129)  LC_0 Logic Functioning bit
 (37 1)  (1019 129)  (1019 129)  LC_0 Logic Functioning bit
 (38 1)  (1020 129)  (1020 129)  LC_0 Logic Functioning bit
 (39 1)  (1021 129)  (1021 129)  LC_0 Logic Functioning bit
 (49 1)  (1031 129)  (1031 129)  Carry_In_Mux bit 



LogicTile_20_8

 (3 8)  (1039 136)  (1039 136)  routing T_20_8.sp12_h_r_1 <X> T_20_8.sp12_v_b_1
 (3 9)  (1039 137)  (1039 137)  routing T_20_8.sp12_h_r_1 <X> T_20_8.sp12_v_b_1


LogicTile_21_8

 (32 0)  (1122 128)  (1122 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 128)  (1123 128)  routing T_21_8.lc_trk_g3_0 <X> T_21_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 128)  (1124 128)  routing T_21_8.lc_trk_g3_0 <X> T_21_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 128)  (1126 128)  LC_0 Logic Functioning bit
 (37 0)  (1127 128)  (1127 128)  LC_0 Logic Functioning bit
 (38 0)  (1128 128)  (1128 128)  LC_0 Logic Functioning bit
 (39 0)  (1129 128)  (1129 128)  LC_0 Logic Functioning bit
 (45 0)  (1135 128)  (1135 128)  LC_0 Logic Functioning bit
 (36 1)  (1126 129)  (1126 129)  LC_0 Logic Functioning bit
 (37 1)  (1127 129)  (1127 129)  LC_0 Logic Functioning bit
 (38 1)  (1128 129)  (1128 129)  LC_0 Logic Functioning bit
 (39 1)  (1129 129)  (1129 129)  LC_0 Logic Functioning bit
 (0 2)  (1090 130)  (1090 130)  routing T_21_8.glb_netwk_6 <X> T_21_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 130)  (1091 130)  routing T_21_8.glb_netwk_6 <X> T_21_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 130)  (1092 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1116 130)  (1116 130)  routing T_21_8.lc_trk_g3_6 <X> T_21_8.wire_logic_cluster/lc_1/in_0
 (36 2)  (1126 130)  (1126 130)  LC_1 Logic Functioning bit
 (38 2)  (1128 130)  (1128 130)  LC_1 Logic Functioning bit
 (41 2)  (1131 130)  (1131 130)  LC_1 Logic Functioning bit
 (43 2)  (1133 130)  (1133 130)  LC_1 Logic Functioning bit
 (45 2)  (1135 130)  (1135 130)  LC_1 Logic Functioning bit
 (26 3)  (1116 131)  (1116 131)  routing T_21_8.lc_trk_g3_6 <X> T_21_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 131)  (1117 131)  routing T_21_8.lc_trk_g3_6 <X> T_21_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 131)  (1118 131)  routing T_21_8.lc_trk_g3_6 <X> T_21_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 131)  (1119 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (1127 131)  (1127 131)  LC_1 Logic Functioning bit
 (39 3)  (1129 131)  (1129 131)  LC_1 Logic Functioning bit
 (40 3)  (1130 131)  (1130 131)  LC_1 Logic Functioning bit
 (42 3)  (1132 131)  (1132 131)  LC_1 Logic Functioning bit
 (0 4)  (1090 132)  (1090 132)  routing T_21_8.lc_trk_g2_2 <X> T_21_8.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 132)  (1091 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (6 4)  (1096 132)  (1096 132)  routing T_21_8.sp4_h_r_10 <X> T_21_8.sp4_v_b_3
 (1 5)  (1091 133)  (1091 133)  routing T_21_8.lc_trk_g2_2 <X> T_21_8.wire_logic_cluster/lc_7/cen
 (36 6)  (1126 134)  (1126 134)  LC_3 Logic Functioning bit
 (38 6)  (1128 134)  (1128 134)  LC_3 Logic Functioning bit
 (41 6)  (1131 134)  (1131 134)  LC_3 Logic Functioning bit
 (43 6)  (1133 134)  (1133 134)  LC_3 Logic Functioning bit
 (45 6)  (1135 134)  (1135 134)  LC_3 Logic Functioning bit
 (28 7)  (1118 135)  (1118 135)  routing T_21_8.lc_trk_g2_1 <X> T_21_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 135)  (1119 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (1127 135)  (1127 135)  LC_3 Logic Functioning bit
 (39 7)  (1129 135)  (1129 135)  LC_3 Logic Functioning bit
 (40 7)  (1130 135)  (1130 135)  LC_3 Logic Functioning bit
 (42 7)  (1132 135)  (1132 135)  LC_3 Logic Functioning bit
 (16 8)  (1106 136)  (1106 136)  routing T_21_8.sp4_v_t_12 <X> T_21_8.lc_trk_g2_1
 (17 8)  (1107 136)  (1107 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1108 136)  (1108 136)  routing T_21_8.sp4_v_t_12 <X> T_21_8.lc_trk_g2_1
 (22 9)  (1112 137)  (1112 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1115 137)  (1115 137)  routing T_21_8.sp4_r_v_b_34 <X> T_21_8.lc_trk_g2_2
 (7 11)  (1097 139)  (1097 139)  Column buffer control bit: LH_colbuf_cntl_2

 (15 13)  (1105 141)  (1105 141)  routing T_21_8.sp4_v_t_29 <X> T_21_8.lc_trk_g3_0
 (16 13)  (1106 141)  (1106 141)  routing T_21_8.sp4_v_t_29 <X> T_21_8.lc_trk_g3_0
 (17 13)  (1107 141)  (1107 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (1 14)  (1091 142)  (1091 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 143)  (1090 143)  routing T_21_8.glb_netwk_2 <X> T_21_8.wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 143)  (1097 143)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1112 143)  (1112 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1115 143)  (1115 143)  routing T_21_8.sp4_r_v_b_46 <X> T_21_8.lc_trk_g3_6


LogicTile_22_8

 (8 0)  (1152 128)  (1152 128)  routing T_22_8.sp4_v_b_1 <X> T_22_8.sp4_h_r_1
 (9 0)  (1153 128)  (1153 128)  routing T_22_8.sp4_v_b_1 <X> T_22_8.sp4_h_r_1
 (31 0)  (1175 128)  (1175 128)  routing T_22_8.lc_trk_g2_5 <X> T_22_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 128)  (1176 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 128)  (1177 128)  routing T_22_8.lc_trk_g2_5 <X> T_22_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 128)  (1180 128)  LC_0 Logic Functioning bit
 (37 0)  (1181 128)  (1181 128)  LC_0 Logic Functioning bit
 (38 0)  (1182 128)  (1182 128)  LC_0 Logic Functioning bit
 (39 0)  (1183 128)  (1183 128)  LC_0 Logic Functioning bit
 (45 0)  (1189 128)  (1189 128)  LC_0 Logic Functioning bit
 (46 0)  (1190 128)  (1190 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (1180 129)  (1180 129)  LC_0 Logic Functioning bit
 (37 1)  (1181 129)  (1181 129)  LC_0 Logic Functioning bit
 (38 1)  (1182 129)  (1182 129)  LC_0 Logic Functioning bit
 (39 1)  (1183 129)  (1183 129)  LC_0 Logic Functioning bit
 (0 2)  (1144 130)  (1144 130)  routing T_22_8.glb_netwk_6 <X> T_22_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 130)  (1145 130)  routing T_22_8.glb_netwk_6 <X> T_22_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 130)  (1146 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1144 132)  (1144 132)  routing T_22_8.lc_trk_g2_2 <X> T_22_8.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 132)  (1145 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1145 133)  (1145 133)  routing T_22_8.lc_trk_g2_2 <X> T_22_8.wire_logic_cluster/lc_7/cen
 (5 8)  (1149 136)  (1149 136)  routing T_22_8.sp4_v_t_43 <X> T_22_8.sp4_h_r_6
 (12 8)  (1156 136)  (1156 136)  routing T_22_8.sp4_v_b_8 <X> T_22_8.sp4_h_r_8
 (8 9)  (1152 137)  (1152 137)  routing T_22_8.sp4_h_r_7 <X> T_22_8.sp4_v_b_7
 (11 9)  (1155 137)  (1155 137)  routing T_22_8.sp4_v_b_8 <X> T_22_8.sp4_h_r_8
 (22 9)  (1166 137)  (1166 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 137)  (1167 137)  routing T_22_8.sp4_v_b_42 <X> T_22_8.lc_trk_g2_2
 (24 9)  (1168 137)  (1168 137)  routing T_22_8.sp4_v_b_42 <X> T_22_8.lc_trk_g2_2
 (8 10)  (1152 138)  (1152 138)  routing T_22_8.sp4_h_r_7 <X> T_22_8.sp4_h_l_42
 (15 10)  (1159 138)  (1159 138)  routing T_22_8.sp4_v_t_32 <X> T_22_8.lc_trk_g2_5
 (16 10)  (1160 138)  (1160 138)  routing T_22_8.sp4_v_t_32 <X> T_22_8.lc_trk_g2_5
 (17 10)  (1161 138)  (1161 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (7 11)  (1151 139)  (1151 139)  Column buffer control bit: LH_colbuf_cntl_2

 (12 12)  (1156 140)  (1156 140)  routing T_22_8.sp4_v_b_11 <X> T_22_8.sp4_h_r_11
 (7 13)  (1151 141)  (1151 141)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (1155 141)  (1155 141)  routing T_22_8.sp4_v_b_11 <X> T_22_8.sp4_h_r_11
 (1 14)  (1145 142)  (1145 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (1166 142)  (1166 142)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1167 142)  (1167 142)  routing T_22_8.sp12_v_b_23 <X> T_22_8.lc_trk_g3_7
 (31 14)  (1175 142)  (1175 142)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 142)  (1176 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 142)  (1177 142)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 142)  (1178 142)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 142)  (1180 142)  LC_7 Logic Functioning bit
 (37 14)  (1181 142)  (1181 142)  LC_7 Logic Functioning bit
 (38 14)  (1182 142)  (1182 142)  LC_7 Logic Functioning bit
 (39 14)  (1183 142)  (1183 142)  LC_7 Logic Functioning bit
 (45 14)  (1189 142)  (1189 142)  LC_7 Logic Functioning bit
 (0 15)  (1144 143)  (1144 143)  routing T_22_8.glb_netwk_2 <X> T_22_8.wire_logic_cluster/lc_7/s_r
 (7 15)  (1151 143)  (1151 143)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1165 143)  (1165 143)  routing T_22_8.sp12_v_b_23 <X> T_22_8.lc_trk_g3_7
 (31 15)  (1175 143)  (1175 143)  routing T_22_8.lc_trk_g3_7 <X> T_22_8.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 143)  (1180 143)  LC_7 Logic Functioning bit
 (37 15)  (1181 143)  (1181 143)  LC_7 Logic Functioning bit
 (38 15)  (1182 143)  (1182 143)  LC_7 Logic Functioning bit
 (39 15)  (1183 143)  (1183 143)  LC_7 Logic Functioning bit
 (46 15)  (1190 143)  (1190 143)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_23_8

 (10 1)  (1208 129)  (1208 129)  routing T_23_8.sp4_h_r_8 <X> T_23_8.sp4_v_b_1
 (0 2)  (1198 130)  (1198 130)  routing T_23_8.glb_netwk_6 <X> T_23_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 130)  (1199 130)  routing T_23_8.glb_netwk_6 <X> T_23_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 130)  (1200 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1224 130)  (1224 130)  routing T_23_8.lc_trk_g3_4 <X> T_23_8.wire_logic_cluster/lc_1/in_0
 (36 2)  (1234 130)  (1234 130)  LC_1 Logic Functioning bit
 (38 2)  (1236 130)  (1236 130)  LC_1 Logic Functioning bit
 (41 2)  (1239 130)  (1239 130)  LC_1 Logic Functioning bit
 (43 2)  (1241 130)  (1241 130)  LC_1 Logic Functioning bit
 (45 2)  (1243 130)  (1243 130)  LC_1 Logic Functioning bit
 (27 3)  (1225 131)  (1225 131)  routing T_23_8.lc_trk_g3_4 <X> T_23_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 131)  (1226 131)  routing T_23_8.lc_trk_g3_4 <X> T_23_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 131)  (1227 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (1235 131)  (1235 131)  LC_1 Logic Functioning bit
 (39 3)  (1237 131)  (1237 131)  LC_1 Logic Functioning bit
 (40 3)  (1238 131)  (1238 131)  LC_1 Logic Functioning bit
 (42 3)  (1240 131)  (1240 131)  LC_1 Logic Functioning bit
 (0 4)  (1198 132)  (1198 132)  routing T_23_8.lc_trk_g3_3 <X> T_23_8.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 132)  (1199 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (6 4)  (1204 132)  (1204 132)  routing T_23_8.sp4_h_r_10 <X> T_23_8.sp4_v_b_3
 (0 5)  (1198 133)  (1198 133)  routing T_23_8.lc_trk_g3_3 <X> T_23_8.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 133)  (1199 133)  routing T_23_8.lc_trk_g3_3 <X> T_23_8.wire_logic_cluster/lc_7/cen
 (4 5)  (1202 133)  (1202 133)  routing T_23_8.sp4_v_t_47 <X> T_23_8.sp4_h_r_3
 (8 5)  (1206 133)  (1206 133)  routing T_23_8.sp4_v_t_36 <X> T_23_8.sp4_v_b_4
 (10 5)  (1208 133)  (1208 133)  routing T_23_8.sp4_v_t_36 <X> T_23_8.sp4_v_b_4
 (31 8)  (1229 136)  (1229 136)  routing T_23_8.lc_trk_g2_5 <X> T_23_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 136)  (1230 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 136)  (1231 136)  routing T_23_8.lc_trk_g2_5 <X> T_23_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 136)  (1234 136)  LC_4 Logic Functioning bit
 (37 8)  (1235 136)  (1235 136)  LC_4 Logic Functioning bit
 (38 8)  (1236 136)  (1236 136)  LC_4 Logic Functioning bit
 (39 8)  (1237 136)  (1237 136)  LC_4 Logic Functioning bit
 (45 8)  (1243 136)  (1243 136)  LC_4 Logic Functioning bit
 (36 9)  (1234 137)  (1234 137)  LC_4 Logic Functioning bit
 (37 9)  (1235 137)  (1235 137)  LC_4 Logic Functioning bit
 (38 9)  (1236 137)  (1236 137)  LC_4 Logic Functioning bit
 (39 9)  (1237 137)  (1237 137)  LC_4 Logic Functioning bit
 (52 9)  (1250 137)  (1250 137)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (16 10)  (1214 138)  (1214 138)  routing T_23_8.sp4_v_b_37 <X> T_23_8.lc_trk_g2_5
 (17 10)  (1215 138)  (1215 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 138)  (1216 138)  routing T_23_8.sp4_v_b_37 <X> T_23_8.lc_trk_g2_5
 (7 11)  (1205 139)  (1205 139)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (1216 139)  (1216 139)  routing T_23_8.sp4_v_b_37 <X> T_23_8.lc_trk_g2_5
 (22 12)  (1220 140)  (1220 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1219 141)  (1219 141)  routing T_23_8.sp4_r_v_b_43 <X> T_23_8.lc_trk_g3_3
 (1 14)  (1199 142)  (1199 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 143)  (1198 143)  routing T_23_8.glb_netwk_2 <X> T_23_8.wire_logic_cluster/lc_7/s_r
 (7 15)  (1205 143)  (1205 143)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (1213 143)  (1213 143)  routing T_23_8.sp4_v_t_33 <X> T_23_8.lc_trk_g3_4
 (16 15)  (1214 143)  (1214 143)  routing T_23_8.sp4_v_t_33 <X> T_23_8.lc_trk_g3_4
 (17 15)  (1215 143)  (1215 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_24_8

 (22 1)  (1274 129)  (1274 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1277 129)  (1277 129)  routing T_24_8.sp4_r_v_b_33 <X> T_24_8.lc_trk_g0_2
 (0 2)  (1252 130)  (1252 130)  routing T_24_8.glb_netwk_6 <X> T_24_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 130)  (1253 130)  routing T_24_8.glb_netwk_6 <X> T_24_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 130)  (1254 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (1288 130)  (1288 130)  LC_1 Logic Functioning bit
 (38 2)  (1290 130)  (1290 130)  LC_1 Logic Functioning bit
 (41 2)  (1293 130)  (1293 130)  LC_1 Logic Functioning bit
 (43 2)  (1295 130)  (1295 130)  LC_1 Logic Functioning bit
 (45 2)  (1297 130)  (1297 130)  LC_1 Logic Functioning bit
 (26 3)  (1278 131)  (1278 131)  routing T_24_8.lc_trk_g3_2 <X> T_24_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 131)  (1279 131)  routing T_24_8.lc_trk_g3_2 <X> T_24_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 131)  (1280 131)  routing T_24_8.lc_trk_g3_2 <X> T_24_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 131)  (1281 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (1289 131)  (1289 131)  LC_1 Logic Functioning bit
 (39 3)  (1291 131)  (1291 131)  LC_1 Logic Functioning bit
 (40 3)  (1292 131)  (1292 131)  LC_1 Logic Functioning bit
 (42 3)  (1294 131)  (1294 131)  LC_1 Logic Functioning bit
 (1 4)  (1253 132)  (1253 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1253 133)  (1253 133)  routing T_24_8.lc_trk_g0_2 <X> T_24_8.wire_logic_cluster/lc_7/cen
 (15 8)  (1267 136)  (1267 136)  routing T_24_8.sp4_v_t_28 <X> T_24_8.lc_trk_g2_1
 (16 8)  (1268 136)  (1268 136)  routing T_24_8.sp4_v_t_28 <X> T_24_8.lc_trk_g2_1
 (17 8)  (1269 136)  (1269 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (13 9)  (1265 137)  (1265 137)  routing T_24_8.sp4_v_t_38 <X> T_24_8.sp4_h_r_8
 (25 10)  (1277 138)  (1277 138)  routing T_24_8.sp4_h_r_38 <X> T_24_8.lc_trk_g2_6
 (31 10)  (1283 138)  (1283 138)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 138)  (1284 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 138)  (1285 138)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 138)  (1286 138)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 138)  (1288 138)  LC_5 Logic Functioning bit
 (37 10)  (1289 138)  (1289 138)  LC_5 Logic Functioning bit
 (38 10)  (1290 138)  (1290 138)  LC_5 Logic Functioning bit
 (39 10)  (1291 138)  (1291 138)  LC_5 Logic Functioning bit
 (45 10)  (1297 138)  (1297 138)  LC_5 Logic Functioning bit
 (7 11)  (1259 139)  (1259 139)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (1274 139)  (1274 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1275 139)  (1275 139)  routing T_24_8.sp4_h_r_38 <X> T_24_8.lc_trk_g2_6
 (24 11)  (1276 139)  (1276 139)  routing T_24_8.sp4_h_r_38 <X> T_24_8.lc_trk_g2_6
 (31 11)  (1283 139)  (1283 139)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 139)  (1288 139)  LC_5 Logic Functioning bit
 (37 11)  (1289 139)  (1289 139)  LC_5 Logic Functioning bit
 (38 11)  (1290 139)  (1290 139)  LC_5 Logic Functioning bit
 (39 11)  (1291 139)  (1291 139)  LC_5 Logic Functioning bit
 (26 12)  (1278 140)  (1278 140)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.wire_logic_cluster/lc_6/in_0
 (32 12)  (1284 140)  (1284 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 140)  (1285 140)  routing T_24_8.lc_trk_g2_1 <X> T_24_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 140)  (1288 140)  LC_6 Logic Functioning bit
 (38 12)  (1290 140)  (1290 140)  LC_6 Logic Functioning bit
 (53 12)  (1305 140)  (1305 140)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (1274 141)  (1274 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1278 141)  (1278 141)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 141)  (1279 141)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 141)  (1280 141)  routing T_24_8.lc_trk_g3_7 <X> T_24_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 141)  (1281 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (1289 141)  (1289 141)  LC_6 Logic Functioning bit
 (39 13)  (1291 141)  (1291 141)  LC_6 Logic Functioning bit
 (1 14)  (1253 142)  (1253 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (1274 142)  (1274 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (1283 142)  (1283 142)  routing T_24_8.lc_trk_g2_6 <X> T_24_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 142)  (1284 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 142)  (1285 142)  routing T_24_8.lc_trk_g2_6 <X> T_24_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 142)  (1288 142)  LC_7 Logic Functioning bit
 (38 14)  (1290 142)  (1290 142)  LC_7 Logic Functioning bit
 (0 15)  (1252 143)  (1252 143)  routing T_24_8.glb_netwk_2 <X> T_24_8.wire_logic_cluster/lc_7/s_r
 (7 15)  (1259 143)  (1259 143)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1273 143)  (1273 143)  routing T_24_8.sp4_r_v_b_47 <X> T_24_8.lc_trk_g3_7
 (28 15)  (1280 143)  (1280 143)  routing T_24_8.lc_trk_g2_1 <X> T_24_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 143)  (1281 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 143)  (1283 143)  routing T_24_8.lc_trk_g2_6 <X> T_24_8.wire_logic_cluster/lc_7/in_3
 (37 15)  (1289 143)  (1289 143)  LC_7 Logic Functioning bit
 (39 15)  (1291 143)  (1291 143)  LC_7 Logic Functioning bit


RAM_Tile_25_8

 (27 0)  (1333 128)  (1333 128)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_7
 (28 0)  (1334 128)  (1334 128)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_7
 (29 0)  (1335 128)  (1335 128)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g3_6 wire_bram/ram/WDATA_7
 (30 0)  (1336 128)  (1336 128)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_7
 (36 0)  (1342 128)  (1342 128)  Enable bit of Mux _out_links/OutMux8_0 => wire_bram/ram/RDATA_7 sp4_h_l_21
 (38 0)  (1344 128)  (1344 128)  Enable bit of Mux _out_links/OutMux2_0 => wire_bram/ram/RDATA_7 sp4_v_t_21
 (30 1)  (1336 129)  (1336 129)  routing T_25_8.lc_trk_g3_6 <X> T_25_8.wire_bram/ram/WDATA_7
 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (1320 130)  (1320 130)  routing T_25_8.sp4_v_t_1 <X> T_25_8.lc_trk_g0_4
 (15 2)  (1321 130)  (1321 130)  routing T_25_8.sp4_h_l_8 <X> T_25_8.lc_trk_g0_5
 (16 2)  (1322 130)  (1322 130)  routing T_25_8.sp4_h_l_8 <X> T_25_8.lc_trk_g0_5
 (17 2)  (1323 130)  (1323 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_8 lc_trk_g0_5
 (18 2)  (1324 130)  (1324 130)  routing T_25_8.sp4_h_l_8 <X> T_25_8.lc_trk_g0_5
 (21 2)  (1327 130)  (1327 130)  routing T_25_8.lft_op_7 <X> T_25_8.lc_trk_g0_7
 (22 2)  (1328 130)  (1328 130)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1330 130)  (1330 130)  routing T_25_8.lft_op_7 <X> T_25_8.lc_trk_g0_7
 (29 2)  (1335 130)  (1335 130)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_4 wire_bram/ram/WDATA_6
 (30 2)  (1336 130)  (1336 130)  routing T_25_8.lc_trk_g0_4 <X> T_25_8.wire_bram/ram/WDATA_6
 (36 2)  (1342 130)  (1342 130)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_6 sp4_h_r_34
 (37 2)  (1343 130)  (1343 130)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_6 sp12_h_r_10
 (14 3)  (1320 131)  (1320 131)  routing T_25_8.sp4_v_t_1 <X> T_25_8.lc_trk_g0_4
 (16 3)  (1322 131)  (1322 131)  routing T_25_8.sp4_v_t_1 <X> T_25_8.lc_trk_g0_4
 (17 3)  (1323 131)  (1323 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1324 131)  (1324 131)  routing T_25_8.sp4_h_l_8 <X> T_25_8.lc_trk_g0_5
 (22 3)  (1328 131)  (1328 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 131)  (1331 131)  routing T_25_8.sp4_r_v_b_30 <X> T_25_8.lc_trk_g0_6
 (0 4)  (1306 132)  (1306 132)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (13 4)  (1319 132)  (1319 132)  routing T_25_8.sp4_h_l_40 <X> T_25_8.sp4_v_b_5
 (29 4)  (1335 132)  (1335 132)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 132)  (1336 132)  routing T_25_8.lc_trk_g0_7 <X> T_25_8.wire_bram/ram/WDATA_5
 (38 4)  (1344 132)  (1344 132)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (0 5)  (1306 133)  (1306 133)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (12 5)  (1318 133)  (1318 133)  routing T_25_8.sp4_h_l_40 <X> T_25_8.sp4_v_b_5
 (26 5)  (1332 133)  (1332 133)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.input0_2
 (28 5)  (1334 133)  (1334 133)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.input0_2
 (29 5)  (1335 133)  (1335 133)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (30 5)  (1336 133)  (1336 133)  routing T_25_8.lc_trk_g0_7 <X> T_25_8.wire_bram/ram/WDATA_5
 (38 5)  (1344 133)  (1344 133)  Enable bit of Mux _out_links/OutMux0_2 => wire_bram/ram/RDATA_5 sp4_v_b_4
 (40 5)  (1346 133)  (1346 133)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_5 sp12_v_t_19
 (27 6)  (1333 134)  (1333 134)  routing T_25_8.lc_trk_g3_1 <X> T_25_8.wire_bram/ram/WDATA_4
 (28 6)  (1334 134)  (1334 134)  routing T_25_8.lc_trk_g3_1 <X> T_25_8.wire_bram/ram/WDATA_4
 (29 6)  (1335 134)  (1335 134)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_1 wire_bram/ram/WDATA_4
 (38 6)  (1344 134)  (1344 134)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_4 sp4_v_b_38
 (14 7)  (1320 135)  (1320 135)  routing T_25_8.sp4_r_v_b_28 <X> T_25_8.lc_trk_g1_4
 (17 7)  (1323 135)  (1323 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (1333 135)  (1333 135)  routing T_25_8.lc_trk_g3_0 <X> T_25_8.input0_3
 (28 7)  (1334 135)  (1334 135)  routing T_25_8.lc_trk_g3_0 <X> T_25_8.input0_3
 (29 7)  (1335 135)  (1335 135)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (39 7)  (1345 135)  (1345 135)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_4 sp4_v_b_22
 (14 8)  (1320 136)  (1320 136)  routing T_25_8.bnl_op_0 <X> T_25_8.lc_trk_g2_0
 (22 8)  (1328 136)  (1328 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1329 136)  (1329 136)  routing T_25_8.sp4_h_r_27 <X> T_25_8.lc_trk_g2_3
 (24 8)  (1330 136)  (1330 136)  routing T_25_8.sp4_h_r_27 <X> T_25_8.lc_trk_g2_3
 (26 8)  (1332 136)  (1332 136)  routing T_25_8.lc_trk_g0_6 <X> T_25_8.input0_4
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g0_5 <X> T_25_8.wire_bram/ram/WDATA_3
 (39 8)  (1345 136)  (1345 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 9)  (1320 137)  (1320 137)  routing T_25_8.bnl_op_0 <X> T_25_8.lc_trk_g2_0
 (17 9)  (1323 137)  (1323 137)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (1327 137)  (1327 137)  routing T_25_8.sp4_h_r_27 <X> T_25_8.lc_trk_g2_3
 (22 9)  (1328 137)  (1328 137)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1330 137)  (1330 137)  routing T_25_8.tnl_op_2 <X> T_25_8.lc_trk_g2_2
 (25 9)  (1331 137)  (1331 137)  routing T_25_8.tnl_op_2 <X> T_25_8.lc_trk_g2_2
 (26 9)  (1332 137)  (1332 137)  routing T_25_8.lc_trk_g0_6 <X> T_25_8.input0_4
 (29 9)  (1335 137)  (1335 137)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (39 9)  (1345 137)  (1345 137)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (4 10)  (1310 138)  (1310 138)  routing T_25_8.sp4_v_b_6 <X> T_25_8.sp4_v_t_43
 (26 10)  (1332 138)  (1332 138)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.input0_5
 (28 10)  (1334 138)  (1334 138)  routing T_25_8.lc_trk_g2_0 <X> T_25_8.wire_bram/ram/WDATA_2
 (29 10)  (1335 138)  (1335 138)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_0 wire_bram/ram/WDATA_2
 (36 10)  (1342 138)  (1342 138)  Enable bit of Mux _out_links/OutMux8_5 => wire_bram/ram/RDATA_2 sp4_h_r_42
 (9 11)  (1315 139)  (1315 139)  routing T_25_8.sp4_v_b_11 <X> T_25_8.sp4_v_t_42
 (10 11)  (1316 139)  (1316 139)  routing T_25_8.sp4_v_b_11 <X> T_25_8.sp4_v_t_42
 (17 11)  (1323 139)  (1323 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1328 139)  (1328 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1329 139)  (1329 139)  routing T_25_8.sp4_h_r_30 <X> T_25_8.lc_trk_g2_6
 (24 11)  (1330 139)  (1330 139)  routing T_25_8.sp4_h_r_30 <X> T_25_8.lc_trk_g2_6
 (25 11)  (1331 139)  (1331 139)  routing T_25_8.sp4_h_r_30 <X> T_25_8.lc_trk_g2_6
 (27 11)  (1333 139)  (1333 139)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.input0_5
 (29 11)  (1335 139)  (1335 139)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (36 11)  (1342 139)  (1342 139)  Enable bit of Mux _out_links/OutMux6_5 => wire_bram/ram/RDATA_2 sp4_h_r_10
 (17 12)  (1323 140)  (1323 140)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1324 140)  (1324 140)  routing T_25_8.bnl_op_1 <X> T_25_8.lc_trk_g3_1
 (21 12)  (1327 140)  (1327 140)  routing T_25_8.sp4_h_l_30 <X> T_25_8.lc_trk_g3_3
 (22 12)  (1328 140)  (1328 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_30 lc_trk_g3_3
 (23 12)  (1329 140)  (1329 140)  routing T_25_8.sp4_h_l_30 <X> T_25_8.lc_trk_g3_3
 (24 12)  (1330 140)  (1330 140)  routing T_25_8.sp4_h_l_30 <X> T_25_8.lc_trk_g3_3
 (26 12)  (1332 140)  (1332 140)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.input0_6
 (27 12)  (1333 140)  (1333 140)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.wire_bram/ram/WDATA_1
 (28 12)  (1334 140)  (1334 140)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.wire_bram/ram/WDATA_1
 (29 12)  (1335 140)  (1335 140)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_1
 (30 12)  (1336 140)  (1336 140)  routing T_25_8.lc_trk_g3_4 <X> T_25_8.wire_bram/ram/WDATA_1
 (38 12)  (1344 140)  (1344 140)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_1 sp4_v_b_28
 (41 12)  (1347 140)  (1347 140)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (14 13)  (1320 141)  (1320 141)  routing T_25_8.tnl_op_0 <X> T_25_8.lc_trk_g3_0
 (15 13)  (1321 141)  (1321 141)  routing T_25_8.tnl_op_0 <X> T_25_8.lc_trk_g3_0
 (17 13)  (1323 141)  (1323 141)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (1324 141)  (1324 141)  routing T_25_8.bnl_op_1 <X> T_25_8.lc_trk_g3_1
 (21 13)  (1327 141)  (1327 141)  routing T_25_8.sp4_h_l_30 <X> T_25_8.lc_trk_g3_3
 (26 13)  (1332 141)  (1332 141)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.input0_6
 (28 13)  (1334 141)  (1334 141)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.input0_6
 (29 13)  (1335 141)  (1335 141)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (8 14)  (1314 142)  (1314 142)  routing T_25_8.sp4_h_r_10 <X> T_25_8.sp4_h_l_47
 (14 14)  (1320 142)  (1320 142)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g3_4
 (15 14)  (1321 142)  (1321 142)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (16 14)  (1322 142)  (1322 142)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (17 14)  (1323 142)  (1323 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 142)  (1324 142)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (25 14)  (1331 142)  (1331 142)  routing T_25_8.sp4_h_r_46 <X> T_25_8.lc_trk_g3_6
 (27 14)  (1333 142)  (1333 142)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WDATA_0
 (28 14)  (1334 142)  (1334 142)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WDATA_0
 (29 14)  (1335 142)  (1335 142)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_5 wire_bram/ram/WDATA_0
 (30 14)  (1336 142)  (1336 142)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WDATA_0
 (38 14)  (1344 142)  (1344 142)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_0 sp4_v_b_30
 (39 14)  (1345 142)  (1345 142)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_0 sp4_v_b_46
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (8 15)  (1314 143)  (1314 143)  routing T_25_8.sp4_v_b_7 <X> T_25_8.sp4_v_t_47
 (10 15)  (1316 143)  (1316 143)  routing T_25_8.sp4_v_b_7 <X> T_25_8.sp4_v_t_47
 (15 15)  (1321 143)  (1321 143)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g3_4
 (16 15)  (1322 143)  (1322 143)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g3_4
 (17 15)  (1323 143)  (1323 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1324 143)  (1324 143)  routing T_25_8.sp4_h_r_45 <X> T_25_8.lc_trk_g3_5
 (22 15)  (1328 143)  (1328 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1329 143)  (1329 143)  routing T_25_8.sp4_h_r_46 <X> T_25_8.lc_trk_g3_6
 (24 15)  (1330 143)  (1330 143)  routing T_25_8.sp4_h_r_46 <X> T_25_8.lc_trk_g3_6
 (25 15)  (1331 143)  (1331 143)  routing T_25_8.sp4_h_r_46 <X> T_25_8.lc_trk_g3_6
 (26 15)  (1332 143)  (1332 143)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.input0_7
 (28 15)  (1334 143)  (1334 143)  routing T_25_8.lc_trk_g2_3 <X> T_25_8.input0_7
 (29 15)  (1335 143)  (1335 143)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7


LogicTile_26_8

 (4 4)  (1352 132)  (1352 132)  routing T_26_8.sp4_v_t_42 <X> T_26_8.sp4_v_b_3
 (6 4)  (1354 132)  (1354 132)  routing T_26_8.sp4_v_t_42 <X> T_26_8.sp4_v_b_3
 (19 9)  (1367 137)  (1367 137)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (7 11)  (1355 139)  (1355 139)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1355 143)  (1355 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_8

 (5 10)  (1407 138)  (1407 138)  routing T_27_8.sp4_v_t_37 <X> T_27_8.sp4_h_l_43
 (4 11)  (1406 139)  (1406 139)  routing T_27_8.sp4_v_t_37 <X> T_27_8.sp4_h_l_43
 (6 11)  (1408 139)  (1408 139)  routing T_27_8.sp4_v_t_37 <X> T_27_8.sp4_h_l_43


LogicTile_28_8



LogicTile_29_8

 (4 1)  (1514 129)  (1514 129)  routing T_29_8.sp4_v_t_42 <X> T_29_8.sp4_h_r_0


LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (14 1)  (1740 129)  (1740 129)  routing T_33_8.span4_vert_t_12 <X> T_33_8.span4_vert_b_0
 (13 7)  (1739 135)  (1739 135)  routing T_33_8.span4_horz_37 <X> T_33_8.span4_vert_b_2


LogicTile_13_7

 (3 4)  (657 116)  (657 116)  routing T_13_7.sp12_v_t_23 <X> T_13_7.sp12_h_r_0


LogicTile_15_7

 (19 9)  (781 121)  (781 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_19_7

 (14 0)  (996 112)  (996 112)  routing T_19_7.wire_logic_cluster/lc_0/out <X> T_19_7.lc_trk_g0_0
 (17 0)  (999 112)  (999 112)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 112)  (1000 112)  routing T_19_7.wire_logic_cluster/lc_1/out <X> T_19_7.lc_trk_g0_1
 (21 0)  (1003 112)  (1003 112)  routing T_19_7.wire_logic_cluster/lc_3/out <X> T_19_7.lc_trk_g0_3
 (22 0)  (1004 112)  (1004 112)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1009 112)  (1009 112)  routing T_19_7.lc_trk_g3_2 <X> T_19_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 112)  (1010 112)  routing T_19_7.lc_trk_g3_2 <X> T_19_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 112)  (1011 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 112)  (1014 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 112)  (1015 112)  routing T_19_7.lc_trk_g2_1 <X> T_19_7.wire_logic_cluster/lc_0/in_3
 (40 0)  (1022 112)  (1022 112)  LC_0 Logic Functioning bit
 (41 0)  (1023 112)  (1023 112)  LC_0 Logic Functioning bit
 (42 0)  (1024 112)  (1024 112)  LC_0 Logic Functioning bit
 (43 0)  (1025 112)  (1025 112)  LC_0 Logic Functioning bit
 (44 0)  (1026 112)  (1026 112)  LC_0 Logic Functioning bit
 (17 1)  (999 113)  (999 113)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (1012 113)  (1012 113)  routing T_19_7.lc_trk_g3_2 <X> T_19_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 113)  (1014 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1022 113)  (1022 113)  LC_0 Logic Functioning bit
 (41 1)  (1023 113)  (1023 113)  LC_0 Logic Functioning bit
 (42 1)  (1024 113)  (1024 113)  LC_0 Logic Functioning bit
 (43 1)  (1025 113)  (1025 113)  LC_0 Logic Functioning bit
 (48 1)  (1030 113)  (1030 113)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (17 2)  (999 114)  (999 114)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1000 114)  (1000 114)  routing T_19_7.wire_logic_cluster/lc_5/out <X> T_19_7.lc_trk_g0_5
 (21 2)  (1003 114)  (1003 114)  routing T_19_7.wire_logic_cluster/lc_7/out <X> T_19_7.lc_trk_g0_7
 (22 2)  (1004 114)  (1004 114)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (1007 114)  (1007 114)  routing T_19_7.wire_logic_cluster/lc_6/out <X> T_19_7.lc_trk_g0_6
 (28 2)  (1010 114)  (1010 114)  routing T_19_7.lc_trk_g2_0 <X> T_19_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 114)  (1011 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 114)  (1014 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 114)  (1015 114)  routing T_19_7.lc_trk_g3_3 <X> T_19_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 114)  (1016 114)  routing T_19_7.lc_trk_g3_3 <X> T_19_7.wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 114)  (1022 114)  LC_1 Logic Functioning bit
 (41 2)  (1023 114)  (1023 114)  LC_1 Logic Functioning bit
 (42 2)  (1024 114)  (1024 114)  LC_1 Logic Functioning bit
 (43 2)  (1025 114)  (1025 114)  LC_1 Logic Functioning bit
 (44 2)  (1026 114)  (1026 114)  LC_1 Logic Functioning bit
 (22 3)  (1004 115)  (1004 115)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (31 3)  (1013 115)  (1013 115)  routing T_19_7.lc_trk_g3_3 <X> T_19_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 115)  (1014 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (1022 115)  (1022 115)  LC_1 Logic Functioning bit
 (41 3)  (1023 115)  (1023 115)  LC_1 Logic Functioning bit
 (42 3)  (1024 115)  (1024 115)  LC_1 Logic Functioning bit
 (43 3)  (1025 115)  (1025 115)  LC_1 Logic Functioning bit
 (48 3)  (1030 115)  (1030 115)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (985 116)  (985 116)  routing T_19_7.sp12_v_t_23 <X> T_19_7.sp12_h_r_0
 (14 4)  (996 116)  (996 116)  routing T_19_7.sp12_h_r_0 <X> T_19_7.lc_trk_g1_0
 (15 4)  (997 116)  (997 116)  routing T_19_7.sp4_h_l_4 <X> T_19_7.lc_trk_g1_1
 (16 4)  (998 116)  (998 116)  routing T_19_7.sp4_h_l_4 <X> T_19_7.lc_trk_g1_1
 (17 4)  (999 116)  (999 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 116)  (1000 116)  routing T_19_7.sp4_h_l_4 <X> T_19_7.lc_trk_g1_1
 (25 4)  (1007 116)  (1007 116)  routing T_19_7.wire_logic_cluster/lc_2/out <X> T_19_7.lc_trk_g1_2
 (27 4)  (1009 116)  (1009 116)  routing T_19_7.lc_trk_g1_2 <X> T_19_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 116)  (1011 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 116)  (1013 116)  routing T_19_7.lc_trk_g3_6 <X> T_19_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 116)  (1014 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 116)  (1015 116)  routing T_19_7.lc_trk_g3_6 <X> T_19_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 116)  (1016 116)  routing T_19_7.lc_trk_g3_6 <X> T_19_7.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 116)  (1022 116)  LC_2 Logic Functioning bit
 (41 4)  (1023 116)  (1023 116)  LC_2 Logic Functioning bit
 (42 4)  (1024 116)  (1024 116)  LC_2 Logic Functioning bit
 (43 4)  (1025 116)  (1025 116)  LC_2 Logic Functioning bit
 (44 4)  (1026 116)  (1026 116)  LC_2 Logic Functioning bit
 (14 5)  (996 117)  (996 117)  routing T_19_7.sp12_h_r_0 <X> T_19_7.lc_trk_g1_0
 (15 5)  (997 117)  (997 117)  routing T_19_7.sp12_h_r_0 <X> T_19_7.lc_trk_g1_0
 (17 5)  (999 117)  (999 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (1000 117)  (1000 117)  routing T_19_7.sp4_h_l_4 <X> T_19_7.lc_trk_g1_1
 (22 5)  (1004 117)  (1004 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 117)  (1012 117)  routing T_19_7.lc_trk_g1_2 <X> T_19_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 117)  (1013 117)  routing T_19_7.lc_trk_g3_6 <X> T_19_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 117)  (1014 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1016 117)  (1016 117)  routing T_19_7.lc_trk_g1_1 <X> T_19_7.input_2_2
 (40 5)  (1022 117)  (1022 117)  LC_2 Logic Functioning bit
 (41 5)  (1023 117)  (1023 117)  LC_2 Logic Functioning bit
 (42 5)  (1024 117)  (1024 117)  LC_2 Logic Functioning bit
 (43 5)  (1025 117)  (1025 117)  LC_2 Logic Functioning bit
 (48 5)  (1030 117)  (1030 117)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (995 118)  (995 118)  routing T_19_7.sp4_h_r_5 <X> T_19_7.sp4_v_t_40
 (14 6)  (996 118)  (996 118)  routing T_19_7.wire_logic_cluster/lc_4/out <X> T_19_7.lc_trk_g1_4
 (28 6)  (1010 118)  (1010 118)  routing T_19_7.lc_trk_g2_6 <X> T_19_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 118)  (1011 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 118)  (1012 118)  routing T_19_7.lc_trk_g2_6 <X> T_19_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 118)  (1013 118)  routing T_19_7.lc_trk_g3_5 <X> T_19_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 118)  (1014 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 118)  (1015 118)  routing T_19_7.lc_trk_g3_5 <X> T_19_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 118)  (1016 118)  routing T_19_7.lc_trk_g3_5 <X> T_19_7.wire_logic_cluster/lc_3/in_3
 (40 6)  (1022 118)  (1022 118)  LC_3 Logic Functioning bit
 (41 6)  (1023 118)  (1023 118)  LC_3 Logic Functioning bit
 (42 6)  (1024 118)  (1024 118)  LC_3 Logic Functioning bit
 (43 6)  (1025 118)  (1025 118)  LC_3 Logic Functioning bit
 (44 6)  (1026 118)  (1026 118)  LC_3 Logic Functioning bit
 (12 7)  (994 119)  (994 119)  routing T_19_7.sp4_h_r_5 <X> T_19_7.sp4_v_t_40
 (17 7)  (999 119)  (999 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (1012 119)  (1012 119)  routing T_19_7.lc_trk_g2_6 <X> T_19_7.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 119)  (1014 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 119)  (1017 119)  routing T_19_7.lc_trk_g0_3 <X> T_19_7.input_2_3
 (40 7)  (1022 119)  (1022 119)  LC_3 Logic Functioning bit
 (41 7)  (1023 119)  (1023 119)  LC_3 Logic Functioning bit
 (42 7)  (1024 119)  (1024 119)  LC_3 Logic Functioning bit
 (43 7)  (1025 119)  (1025 119)  LC_3 Logic Functioning bit
 (48 7)  (1030 119)  (1030 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (997 120)  (997 120)  routing T_19_7.sp4_v_t_28 <X> T_19_7.lc_trk_g2_1
 (16 8)  (998 120)  (998 120)  routing T_19_7.sp4_v_t_28 <X> T_19_7.lc_trk_g2_1
 (17 8)  (999 120)  (999 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (1009 120)  (1009 120)  routing T_19_7.lc_trk_g1_4 <X> T_19_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 120)  (1011 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 120)  (1012 120)  routing T_19_7.lc_trk_g1_4 <X> T_19_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 120)  (1013 120)  routing T_19_7.lc_trk_g3_4 <X> T_19_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 120)  (1014 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 120)  (1015 120)  routing T_19_7.lc_trk_g3_4 <X> T_19_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 120)  (1016 120)  routing T_19_7.lc_trk_g3_4 <X> T_19_7.wire_logic_cluster/lc_4/in_3
 (40 8)  (1022 120)  (1022 120)  LC_4 Logic Functioning bit
 (41 8)  (1023 120)  (1023 120)  LC_4 Logic Functioning bit
 (42 8)  (1024 120)  (1024 120)  LC_4 Logic Functioning bit
 (43 8)  (1025 120)  (1025 120)  LC_4 Logic Functioning bit
 (44 8)  (1026 120)  (1026 120)  LC_4 Logic Functioning bit
 (14 9)  (996 121)  (996 121)  routing T_19_7.sp4_h_r_24 <X> T_19_7.lc_trk_g2_0
 (15 9)  (997 121)  (997 121)  routing T_19_7.sp4_h_r_24 <X> T_19_7.lc_trk_g2_0
 (16 9)  (998 121)  (998 121)  routing T_19_7.sp4_h_r_24 <X> T_19_7.lc_trk_g2_0
 (17 9)  (999 121)  (999 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1004 121)  (1004 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (32 9)  (1014 121)  (1014 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1015 121)  (1015 121)  routing T_19_7.lc_trk_g2_2 <X> T_19_7.input_2_4
 (35 9)  (1017 121)  (1017 121)  routing T_19_7.lc_trk_g2_2 <X> T_19_7.input_2_4
 (40 9)  (1022 121)  (1022 121)  LC_4 Logic Functioning bit
 (41 9)  (1023 121)  (1023 121)  LC_4 Logic Functioning bit
 (42 9)  (1024 121)  (1024 121)  LC_4 Logic Functioning bit
 (43 9)  (1025 121)  (1025 121)  LC_4 Logic Functioning bit
 (52 9)  (1034 121)  (1034 121)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (996 122)  (996 122)  routing T_19_7.sp4_h_r_44 <X> T_19_7.lc_trk_g2_4
 (21 10)  (1003 122)  (1003 122)  routing T_19_7.sp4_h_r_39 <X> T_19_7.lc_trk_g2_7
 (22 10)  (1004 122)  (1004 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1005 122)  (1005 122)  routing T_19_7.sp4_h_r_39 <X> T_19_7.lc_trk_g2_7
 (24 10)  (1006 122)  (1006 122)  routing T_19_7.sp4_h_r_39 <X> T_19_7.lc_trk_g2_7
 (25 10)  (1007 122)  (1007 122)  routing T_19_7.rgt_op_6 <X> T_19_7.lc_trk_g2_6
 (28 10)  (1010 122)  (1010 122)  routing T_19_7.lc_trk_g2_4 <X> T_19_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 122)  (1011 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 122)  (1012 122)  routing T_19_7.lc_trk_g2_4 <X> T_19_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 122)  (1014 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 122)  (1015 122)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 122)  (1016 122)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 122)  (1017 122)  routing T_19_7.lc_trk_g0_5 <X> T_19_7.input_2_5
 (40 10)  (1022 122)  (1022 122)  LC_5 Logic Functioning bit
 (41 10)  (1023 122)  (1023 122)  LC_5 Logic Functioning bit
 (42 10)  (1024 122)  (1024 122)  LC_5 Logic Functioning bit
 (43 10)  (1025 122)  (1025 122)  LC_5 Logic Functioning bit
 (44 10)  (1026 122)  (1026 122)  LC_5 Logic Functioning bit
 (14 11)  (996 123)  (996 123)  routing T_19_7.sp4_h_r_44 <X> T_19_7.lc_trk_g2_4
 (15 11)  (997 123)  (997 123)  routing T_19_7.sp4_h_r_44 <X> T_19_7.lc_trk_g2_4
 (16 11)  (998 123)  (998 123)  routing T_19_7.sp4_h_r_44 <X> T_19_7.lc_trk_g2_4
 (17 11)  (999 123)  (999 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1004 123)  (1004 123)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 123)  (1006 123)  routing T_19_7.rgt_op_6 <X> T_19_7.lc_trk_g2_6
 (32 11)  (1014 123)  (1014 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (1022 123)  (1022 123)  LC_5 Logic Functioning bit
 (41 11)  (1023 123)  (1023 123)  LC_5 Logic Functioning bit
 (42 11)  (1024 123)  (1024 123)  LC_5 Logic Functioning bit
 (43 11)  (1025 123)  (1025 123)  LC_5 Logic Functioning bit
 (48 11)  (1030 123)  (1030 123)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (996 124)  (996 124)  routing T_19_7.sp4_v_t_21 <X> T_19_7.lc_trk_g3_0
 (17 12)  (999 124)  (999 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1004 124)  (1004 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1005 124)  (1005 124)  routing T_19_7.sp4_v_t_30 <X> T_19_7.lc_trk_g3_3
 (24 12)  (1006 124)  (1006 124)  routing T_19_7.sp4_v_t_30 <X> T_19_7.lc_trk_g3_3
 (28 12)  (1010 124)  (1010 124)  routing T_19_7.lc_trk_g2_7 <X> T_19_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 124)  (1011 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 124)  (1012 124)  routing T_19_7.lc_trk_g2_7 <X> T_19_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 124)  (1014 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 124)  (1015 124)  routing T_19_7.lc_trk_g3_0 <X> T_19_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 124)  (1016 124)  routing T_19_7.lc_trk_g3_0 <X> T_19_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 124)  (1017 124)  routing T_19_7.lc_trk_g0_6 <X> T_19_7.input_2_6
 (40 12)  (1022 124)  (1022 124)  LC_6 Logic Functioning bit
 (41 12)  (1023 124)  (1023 124)  LC_6 Logic Functioning bit
 (42 12)  (1024 124)  (1024 124)  LC_6 Logic Functioning bit
 (43 12)  (1025 124)  (1025 124)  LC_6 Logic Functioning bit
 (44 12)  (1026 124)  (1026 124)  LC_6 Logic Functioning bit
 (14 13)  (996 125)  (996 125)  routing T_19_7.sp4_v_t_21 <X> T_19_7.lc_trk_g3_0
 (16 13)  (998 125)  (998 125)  routing T_19_7.sp4_v_t_21 <X> T_19_7.lc_trk_g3_0
 (17 13)  (999 125)  (999 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (1000 125)  (1000 125)  routing T_19_7.sp4_r_v_b_41 <X> T_19_7.lc_trk_g3_1
 (22 13)  (1004 125)  (1004 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 125)  (1005 125)  routing T_19_7.sp4_h_l_15 <X> T_19_7.lc_trk_g3_2
 (24 13)  (1006 125)  (1006 125)  routing T_19_7.sp4_h_l_15 <X> T_19_7.lc_trk_g3_2
 (25 13)  (1007 125)  (1007 125)  routing T_19_7.sp4_h_l_15 <X> T_19_7.lc_trk_g3_2
 (30 13)  (1012 125)  (1012 125)  routing T_19_7.lc_trk_g2_7 <X> T_19_7.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 125)  (1014 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1017 125)  (1017 125)  routing T_19_7.lc_trk_g0_6 <X> T_19_7.input_2_6
 (40 13)  (1022 125)  (1022 125)  LC_6 Logic Functioning bit
 (41 13)  (1023 125)  (1023 125)  LC_6 Logic Functioning bit
 (42 13)  (1024 125)  (1024 125)  LC_6 Logic Functioning bit
 (43 13)  (1025 125)  (1025 125)  LC_6 Logic Functioning bit
 (48 13)  (1030 125)  (1030 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (998 126)  (998 126)  routing T_19_7.sp4_v_t_16 <X> T_19_7.lc_trk_g3_5
 (17 14)  (999 126)  (999 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1000 126)  (1000 126)  routing T_19_7.sp4_v_t_16 <X> T_19_7.lc_trk_g3_5
 (21 14)  (1003 126)  (1003 126)  routing T_19_7.sp4_h_l_34 <X> T_19_7.lc_trk_g3_7
 (22 14)  (1004 126)  (1004 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1005 126)  (1005 126)  routing T_19_7.sp4_h_l_34 <X> T_19_7.lc_trk_g3_7
 (24 14)  (1006 126)  (1006 126)  routing T_19_7.sp4_h_l_34 <X> T_19_7.lc_trk_g3_7
 (27 14)  (1009 126)  (1009 126)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 126)  (1010 126)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 126)  (1011 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 126)  (1012 126)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (35 14)  (1017 126)  (1017 126)  routing T_19_7.lc_trk_g0_7 <X> T_19_7.input_2_7
 (37 14)  (1019 126)  (1019 126)  LC_7 Logic Functioning bit
 (39 14)  (1021 126)  (1021 126)  LC_7 Logic Functioning bit
 (40 14)  (1022 126)  (1022 126)  LC_7 Logic Functioning bit
 (42 14)  (1024 126)  (1024 126)  LC_7 Logic Functioning bit
 (44 14)  (1026 126)  (1026 126)  LC_7 Logic Functioning bit
 (14 15)  (996 127)  (996 127)  routing T_19_7.sp12_v_b_20 <X> T_19_7.lc_trk_g3_4
 (16 15)  (998 127)  (998 127)  routing T_19_7.sp12_v_b_20 <X> T_19_7.lc_trk_g3_4
 (17 15)  (999 127)  (999 127)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (1003 127)  (1003 127)  routing T_19_7.sp4_h_l_34 <X> T_19_7.lc_trk_g3_7
 (22 15)  (1004 127)  (1004 127)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1005 127)  (1005 127)  routing T_19_7.sp12_v_t_21 <X> T_19_7.lc_trk_g3_6
 (25 15)  (1007 127)  (1007 127)  routing T_19_7.sp12_v_t_21 <X> T_19_7.lc_trk_g3_6
 (27 15)  (1009 127)  (1009 127)  routing T_19_7.lc_trk_g1_0 <X> T_19_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 127)  (1011 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 127)  (1012 127)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 127)  (1014 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1017 127)  (1017 127)  routing T_19_7.lc_trk_g0_7 <X> T_19_7.input_2_7
 (36 15)  (1018 127)  (1018 127)  LC_7 Logic Functioning bit
 (38 15)  (1020 127)  (1020 127)  LC_7 Logic Functioning bit
 (41 15)  (1023 127)  (1023 127)  LC_7 Logic Functioning bit
 (43 15)  (1025 127)  (1025 127)  LC_7 Logic Functioning bit
 (52 15)  (1034 127)  (1034 127)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_7

 (26 0)  (1062 112)  (1062 112)  routing T_20_7.lc_trk_g1_5 <X> T_20_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 112)  (1063 112)  routing T_20_7.lc_trk_g3_0 <X> T_20_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 112)  (1064 112)  routing T_20_7.lc_trk_g3_0 <X> T_20_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 112)  (1065 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 112)  (1068 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (41 0)  (1077 112)  (1077 112)  LC_0 Logic Functioning bit
 (46 0)  (1082 112)  (1082 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (1063 113)  (1063 113)  routing T_20_7.lc_trk_g1_5 <X> T_20_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 113)  (1065 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 113)  (1068 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1069 113)  (1069 113)  routing T_20_7.lc_trk_g2_0 <X> T_20_7.input_2_0
 (49 1)  (1085 113)  (1085 113)  Carry_In_Mux bit 

 (51 1)  (1087 113)  (1087 113)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (12 2)  (1048 114)  (1048 114)  routing T_20_7.sp4_h_r_11 <X> T_20_7.sp4_h_l_39
 (13 3)  (1049 115)  (1049 115)  routing T_20_7.sp4_h_r_11 <X> T_20_7.sp4_h_l_39
 (15 6)  (1051 118)  (1051 118)  routing T_20_7.sp4_h_r_5 <X> T_20_7.lc_trk_g1_5
 (16 6)  (1052 118)  (1052 118)  routing T_20_7.sp4_h_r_5 <X> T_20_7.lc_trk_g1_5
 (17 6)  (1053 118)  (1053 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1054 119)  (1054 119)  routing T_20_7.sp4_h_r_5 <X> T_20_7.lc_trk_g1_5
 (14 8)  (1050 120)  (1050 120)  routing T_20_7.bnl_op_0 <X> T_20_7.lc_trk_g2_0
 (14 9)  (1050 121)  (1050 121)  routing T_20_7.bnl_op_0 <X> T_20_7.lc_trk_g2_0
 (17 9)  (1053 121)  (1053 121)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (31 12)  (1067 124)  (1067 124)  routing T_20_7.lc_trk_g3_6 <X> T_20_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 124)  (1068 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 124)  (1069 124)  routing T_20_7.lc_trk_g3_6 <X> T_20_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 124)  (1070 124)  routing T_20_7.lc_trk_g3_6 <X> T_20_7.wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 124)  (1076 124)  LC_6 Logic Functioning bit
 (41 12)  (1077 124)  (1077 124)  LC_6 Logic Functioning bit
 (42 12)  (1078 124)  (1078 124)  LC_6 Logic Functioning bit
 (43 12)  (1079 124)  (1079 124)  LC_6 Logic Functioning bit
 (14 13)  (1050 125)  (1050 125)  routing T_20_7.tnl_op_0 <X> T_20_7.lc_trk_g3_0
 (15 13)  (1051 125)  (1051 125)  routing T_20_7.tnl_op_0 <X> T_20_7.lc_trk_g3_0
 (17 13)  (1053 125)  (1053 125)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (31 13)  (1067 125)  (1067 125)  routing T_20_7.lc_trk_g3_6 <X> T_20_7.wire_logic_cluster/lc_6/in_3
 (40 13)  (1076 125)  (1076 125)  LC_6 Logic Functioning bit
 (41 13)  (1077 125)  (1077 125)  LC_6 Logic Functioning bit
 (42 13)  (1078 125)  (1078 125)  LC_6 Logic Functioning bit
 (43 13)  (1079 125)  (1079 125)  LC_6 Logic Functioning bit
 (8 14)  (1044 126)  (1044 126)  routing T_20_7.sp4_h_r_2 <X> T_20_7.sp4_h_l_47
 (10 14)  (1046 126)  (1046 126)  routing T_20_7.sp4_h_r_2 <X> T_20_7.sp4_h_l_47
 (25 14)  (1061 126)  (1061 126)  routing T_20_7.sp4_h_r_38 <X> T_20_7.lc_trk_g3_6
 (4 15)  (1040 127)  (1040 127)  routing T_20_7.sp4_h_r_1 <X> T_20_7.sp4_h_l_44
 (6 15)  (1042 127)  (1042 127)  routing T_20_7.sp4_h_r_1 <X> T_20_7.sp4_h_l_44
 (22 15)  (1058 127)  (1058 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1059 127)  (1059 127)  routing T_20_7.sp4_h_r_38 <X> T_20_7.lc_trk_g3_6
 (24 15)  (1060 127)  (1060 127)  routing T_20_7.sp4_h_r_38 <X> T_20_7.lc_trk_g3_6


LogicTile_21_7

 (11 0)  (1101 112)  (1101 112)  routing T_21_7.sp4_h_r_9 <X> T_21_7.sp4_v_b_2
 (21 0)  (1111 112)  (1111 112)  routing T_21_7.sp4_h_r_11 <X> T_21_7.lc_trk_g0_3
 (22 0)  (1112 112)  (1112 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1113 112)  (1113 112)  routing T_21_7.sp4_h_r_11 <X> T_21_7.lc_trk_g0_3
 (24 0)  (1114 112)  (1114 112)  routing T_21_7.sp4_h_r_11 <X> T_21_7.lc_trk_g0_3
 (32 0)  (1122 112)  (1122 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 112)  (1126 112)  LC_0 Logic Functioning bit
 (37 0)  (1127 112)  (1127 112)  LC_0 Logic Functioning bit
 (38 0)  (1128 112)  (1128 112)  LC_0 Logic Functioning bit
 (39 0)  (1129 112)  (1129 112)  LC_0 Logic Functioning bit
 (46 0)  (1136 112)  (1136 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (1103 113)  (1103 113)  routing T_21_7.sp4_v_t_44 <X> T_21_7.sp4_h_r_2
 (36 1)  (1126 113)  (1126 113)  LC_0 Logic Functioning bit
 (37 1)  (1127 113)  (1127 113)  LC_0 Logic Functioning bit
 (38 1)  (1128 113)  (1128 113)  LC_0 Logic Functioning bit
 (39 1)  (1129 113)  (1129 113)  LC_0 Logic Functioning bit
 (49 1)  (1139 113)  (1139 113)  Carry_In_Mux bit 

 (21 2)  (1111 114)  (1111 114)  routing T_21_7.sp4_h_l_10 <X> T_21_7.lc_trk_g0_7
 (22 2)  (1112 114)  (1112 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 114)  (1113 114)  routing T_21_7.sp4_h_l_10 <X> T_21_7.lc_trk_g0_7
 (24 2)  (1114 114)  (1114 114)  routing T_21_7.sp4_h_l_10 <X> T_21_7.lc_trk_g0_7
 (4 3)  (1094 115)  (1094 115)  routing T_21_7.sp4_h_r_4 <X> T_21_7.sp4_h_l_37
 (6 3)  (1096 115)  (1096 115)  routing T_21_7.sp4_h_r_4 <X> T_21_7.sp4_h_l_37
 (11 3)  (1101 115)  (1101 115)  routing T_21_7.sp4_h_r_6 <X> T_21_7.sp4_h_l_39
 (13 3)  (1103 115)  (1103 115)  routing T_21_7.sp4_h_r_6 <X> T_21_7.sp4_h_l_39
 (21 3)  (1111 115)  (1111 115)  routing T_21_7.sp4_h_l_10 <X> T_21_7.lc_trk_g0_7
 (3 4)  (1093 116)  (1093 116)  routing T_21_7.sp12_v_t_23 <X> T_21_7.sp12_h_r_0
 (6 4)  (1096 116)  (1096 116)  routing T_21_7.sp4_v_t_37 <X> T_21_7.sp4_v_b_3
 (27 4)  (1117 116)  (1117 116)  routing T_21_7.lc_trk_g1_0 <X> T_21_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 116)  (1119 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 116)  (1121 116)  routing T_21_7.lc_trk_g0_7 <X> T_21_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 116)  (1122 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 116)  (1126 116)  LC_2 Logic Functioning bit
 (38 4)  (1128 116)  (1128 116)  LC_2 Logic Functioning bit
 (53 4)  (1143 116)  (1143 116)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (1095 117)  (1095 117)  routing T_21_7.sp4_v_t_37 <X> T_21_7.sp4_v_b_3
 (10 5)  (1100 117)  (1100 117)  routing T_21_7.sp4_h_r_11 <X> T_21_7.sp4_v_b_4
 (14 5)  (1104 117)  (1104 117)  routing T_21_7.top_op_0 <X> T_21_7.lc_trk_g1_0
 (15 5)  (1105 117)  (1105 117)  routing T_21_7.top_op_0 <X> T_21_7.lc_trk_g1_0
 (17 5)  (1107 117)  (1107 117)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (31 5)  (1121 117)  (1121 117)  routing T_21_7.lc_trk_g0_7 <X> T_21_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 117)  (1126 117)  LC_2 Logic Functioning bit
 (38 5)  (1128 117)  (1128 117)  LC_2 Logic Functioning bit
 (5 6)  (1095 118)  (1095 118)  routing T_21_7.sp4_h_r_0 <X> T_21_7.sp4_h_l_38
 (4 7)  (1094 119)  (1094 119)  routing T_21_7.sp4_h_r_0 <X> T_21_7.sp4_h_l_38
 (32 8)  (1122 120)  (1122 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (1130 120)  (1130 120)  LC_4 Logic Functioning bit
 (41 8)  (1131 120)  (1131 120)  LC_4 Logic Functioning bit
 (42 8)  (1132 120)  (1132 120)  LC_4 Logic Functioning bit
 (43 8)  (1133 120)  (1133 120)  LC_4 Logic Functioning bit
 (31 9)  (1121 121)  (1121 121)  routing T_21_7.lc_trk_g0_3 <X> T_21_7.wire_logic_cluster/lc_4/in_3
 (40 9)  (1130 121)  (1130 121)  LC_4 Logic Functioning bit
 (41 9)  (1131 121)  (1131 121)  LC_4 Logic Functioning bit
 (42 9)  (1132 121)  (1132 121)  LC_4 Logic Functioning bit
 (43 9)  (1133 121)  (1133 121)  LC_4 Logic Functioning bit


LogicTile_22_7

 (12 1)  (1156 113)  (1156 113)  routing T_22_7.sp4_h_r_2 <X> T_22_7.sp4_v_b_2
 (14 2)  (1158 114)  (1158 114)  routing T_22_7.sp4_h_l_9 <X> T_22_7.lc_trk_g0_4
 (25 2)  (1169 114)  (1169 114)  routing T_22_7.sp4_h_l_11 <X> T_22_7.lc_trk_g0_6
 (29 2)  (1173 114)  (1173 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 114)  (1174 114)  routing T_22_7.lc_trk_g0_4 <X> T_22_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 114)  (1175 114)  routing T_22_7.lc_trk_g0_6 <X> T_22_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 114)  (1176 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 114)  (1180 114)  LC_1 Logic Functioning bit
 (38 2)  (1182 114)  (1182 114)  LC_1 Logic Functioning bit
 (14 3)  (1158 115)  (1158 115)  routing T_22_7.sp4_h_l_9 <X> T_22_7.lc_trk_g0_4
 (15 3)  (1159 115)  (1159 115)  routing T_22_7.sp4_h_l_9 <X> T_22_7.lc_trk_g0_4
 (16 3)  (1160 115)  (1160 115)  routing T_22_7.sp4_h_l_9 <X> T_22_7.lc_trk_g0_4
 (17 3)  (1161 115)  (1161 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (1166 115)  (1166 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1167 115)  (1167 115)  routing T_22_7.sp4_h_l_11 <X> T_22_7.lc_trk_g0_6
 (24 3)  (1168 115)  (1168 115)  routing T_22_7.sp4_h_l_11 <X> T_22_7.lc_trk_g0_6
 (25 3)  (1169 115)  (1169 115)  routing T_22_7.sp4_h_l_11 <X> T_22_7.lc_trk_g0_6
 (31 3)  (1175 115)  (1175 115)  routing T_22_7.lc_trk_g0_6 <X> T_22_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 115)  (1180 115)  LC_1 Logic Functioning bit
 (38 3)  (1182 115)  (1182 115)  LC_1 Logic Functioning bit
 (17 4)  (1161 116)  (1161 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (1166 116)  (1166 116)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1167 116)  (1167 116)  routing T_22_7.sp12_h_l_16 <X> T_22_7.lc_trk_g1_3
 (25 4)  (1169 116)  (1169 116)  routing T_22_7.sp4_h_l_7 <X> T_22_7.lc_trk_g1_2
 (26 4)  (1170 116)  (1170 116)  routing T_22_7.lc_trk_g2_6 <X> T_22_7.wire_logic_cluster/lc_2/in_0
 (32 4)  (1176 116)  (1176 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 116)  (1178 116)  routing T_22_7.lc_trk_g1_2 <X> T_22_7.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 116)  (1181 116)  LC_2 Logic Functioning bit
 (38 4)  (1182 116)  (1182 116)  LC_2 Logic Functioning bit
 (41 4)  (1185 116)  (1185 116)  LC_2 Logic Functioning bit
 (43 4)  (1187 116)  (1187 116)  LC_2 Logic Functioning bit
 (50 4)  (1194 116)  (1194 116)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (1162 117)  (1162 117)  routing T_22_7.sp4_r_v_b_25 <X> T_22_7.lc_trk_g1_1
 (21 5)  (1165 117)  (1165 117)  routing T_22_7.sp12_h_l_16 <X> T_22_7.lc_trk_g1_3
 (22 5)  (1166 117)  (1166 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1167 117)  (1167 117)  routing T_22_7.sp4_h_l_7 <X> T_22_7.lc_trk_g1_2
 (24 5)  (1168 117)  (1168 117)  routing T_22_7.sp4_h_l_7 <X> T_22_7.lc_trk_g1_2
 (25 5)  (1169 117)  (1169 117)  routing T_22_7.sp4_h_l_7 <X> T_22_7.lc_trk_g1_2
 (26 5)  (1170 117)  (1170 117)  routing T_22_7.lc_trk_g2_6 <X> T_22_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 117)  (1172 117)  routing T_22_7.lc_trk_g2_6 <X> T_22_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 117)  (1173 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 117)  (1175 117)  routing T_22_7.lc_trk_g1_2 <X> T_22_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 117)  (1180 117)  LC_2 Logic Functioning bit
 (39 5)  (1183 117)  (1183 117)  LC_2 Logic Functioning bit
 (40 5)  (1184 117)  (1184 117)  LC_2 Logic Functioning bit
 (42 5)  (1186 117)  (1186 117)  LC_2 Logic Functioning bit
 (8 6)  (1152 118)  (1152 118)  routing T_22_7.sp4_h_r_8 <X> T_22_7.sp4_h_l_41
 (10 6)  (1154 118)  (1154 118)  routing T_22_7.sp4_h_r_8 <X> T_22_7.sp4_h_l_41
 (27 6)  (1171 118)  (1171 118)  routing T_22_7.lc_trk_g3_3 <X> T_22_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 118)  (1172 118)  routing T_22_7.lc_trk_g3_3 <X> T_22_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 118)  (1173 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 118)  (1176 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 118)  (1178 118)  routing T_22_7.lc_trk_g1_1 <X> T_22_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 118)  (1180 118)  LC_3 Logic Functioning bit
 (38 6)  (1182 118)  (1182 118)  LC_3 Logic Functioning bit
 (30 7)  (1174 119)  (1174 119)  routing T_22_7.lc_trk_g3_3 <X> T_22_7.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 119)  (1180 119)  LC_3 Logic Functioning bit
 (38 7)  (1182 119)  (1182 119)  LC_3 Logic Functioning bit
 (48 7)  (1192 119)  (1192 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (1149 120)  (1149 120)  routing T_22_7.sp4_v_t_43 <X> T_22_7.sp4_h_r_6
 (17 8)  (1161 120)  (1161 120)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 120)  (1162 120)  routing T_22_7.wire_logic_cluster/lc_1/out <X> T_22_7.lc_trk_g2_1
 (26 8)  (1170 120)  (1170 120)  routing T_22_7.lc_trk_g2_6 <X> T_22_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 120)  (1171 120)  routing T_22_7.lc_trk_g1_2 <X> T_22_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 120)  (1173 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 120)  (1176 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 120)  (1177 120)  routing T_22_7.lc_trk_g2_1 <X> T_22_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 120)  (1179 120)  routing T_22_7.lc_trk_g2_4 <X> T_22_7.input_2_4
 (37 8)  (1181 120)  (1181 120)  LC_4 Logic Functioning bit
 (38 8)  (1182 120)  (1182 120)  LC_4 Logic Functioning bit
 (42 8)  (1186 120)  (1186 120)  LC_4 Logic Functioning bit
 (43 8)  (1187 120)  (1187 120)  LC_4 Logic Functioning bit
 (26 9)  (1170 121)  (1170 121)  routing T_22_7.lc_trk_g2_6 <X> T_22_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 121)  (1172 121)  routing T_22_7.lc_trk_g2_6 <X> T_22_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 121)  (1173 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 121)  (1174 121)  routing T_22_7.lc_trk_g1_2 <X> T_22_7.wire_logic_cluster/lc_4/in_1
 (32 9)  (1176 121)  (1176 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1177 121)  (1177 121)  routing T_22_7.lc_trk_g2_4 <X> T_22_7.input_2_4
 (36 9)  (1180 121)  (1180 121)  LC_4 Logic Functioning bit
 (37 9)  (1181 121)  (1181 121)  LC_4 Logic Functioning bit
 (42 9)  (1186 121)  (1186 121)  LC_4 Logic Functioning bit
 (43 9)  (1187 121)  (1187 121)  LC_4 Logic Functioning bit
 (11 10)  (1155 122)  (1155 122)  routing T_22_7.sp4_h_r_2 <X> T_22_7.sp4_v_t_45
 (13 10)  (1157 122)  (1157 122)  routing T_22_7.sp4_h_r_2 <X> T_22_7.sp4_v_t_45
 (27 10)  (1171 122)  (1171 122)  routing T_22_7.lc_trk_g1_3 <X> T_22_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 122)  (1173 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 122)  (1176 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 122)  (1178 122)  routing T_22_7.lc_trk_g1_1 <X> T_22_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 122)  (1180 122)  LC_5 Logic Functioning bit
 (38 10)  (1182 122)  (1182 122)  LC_5 Logic Functioning bit
 (12 11)  (1156 123)  (1156 123)  routing T_22_7.sp4_h_r_2 <X> T_22_7.sp4_v_t_45
 (17 11)  (1161 123)  (1161 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1166 123)  (1166 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (1174 123)  (1174 123)  routing T_22_7.lc_trk_g1_3 <X> T_22_7.wire_logic_cluster/lc_5/in_1
 (36 11)  (1180 123)  (1180 123)  LC_5 Logic Functioning bit
 (38 11)  (1182 123)  (1182 123)  LC_5 Logic Functioning bit
 (46 11)  (1190 123)  (1190 123)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (13 12)  (1157 124)  (1157 124)  routing T_22_7.sp4_v_t_46 <X> T_22_7.sp4_v_b_11
 (15 12)  (1159 124)  (1159 124)  routing T_22_7.tnl_op_1 <X> T_22_7.lc_trk_g3_1
 (17 12)  (1161 124)  (1161 124)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (1166 124)  (1166 124)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1168 124)  (1168 124)  routing T_22_7.tnl_op_3 <X> T_22_7.lc_trk_g3_3
 (36 12)  (1180 124)  (1180 124)  LC_6 Logic Functioning bit
 (43 12)  (1187 124)  (1187 124)  LC_6 Logic Functioning bit
 (18 13)  (1162 125)  (1162 125)  routing T_22_7.tnl_op_1 <X> T_22_7.lc_trk_g3_1
 (21 13)  (1165 125)  (1165 125)  routing T_22_7.tnl_op_3 <X> T_22_7.lc_trk_g3_3
 (27 13)  (1171 125)  (1171 125)  routing T_22_7.lc_trk_g1_1 <X> T_22_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 125)  (1173 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 125)  (1176 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1177 125)  (1177 125)  routing T_22_7.lc_trk_g3_1 <X> T_22_7.input_2_6
 (34 13)  (1178 125)  (1178 125)  routing T_22_7.lc_trk_g3_1 <X> T_22_7.input_2_6
 (37 13)  (1181 125)  (1181 125)  LC_6 Logic Functioning bit
 (42 13)  (1186 125)  (1186 125)  LC_6 Logic Functioning bit
 (48 13)  (1192 125)  (1192 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (29 14)  (1173 126)  (1173 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 126)  (1174 126)  routing T_22_7.lc_trk_g0_4 <X> T_22_7.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 126)  (1175 126)  routing T_22_7.lc_trk_g0_6 <X> T_22_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 126)  (1176 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (1181 126)  (1181 126)  LC_7 Logic Functioning bit
 (39 14)  (1183 126)  (1183 126)  LC_7 Logic Functioning bit
 (41 14)  (1185 126)  (1185 126)  LC_7 Logic Functioning bit
 (43 14)  (1187 126)  (1187 126)  LC_7 Logic Functioning bit
 (31 15)  (1175 127)  (1175 127)  routing T_22_7.lc_trk_g0_6 <X> T_22_7.wire_logic_cluster/lc_7/in_3
 (37 15)  (1181 127)  (1181 127)  LC_7 Logic Functioning bit
 (39 15)  (1183 127)  (1183 127)  LC_7 Logic Functioning bit
 (41 15)  (1185 127)  (1185 127)  LC_7 Logic Functioning bit
 (43 15)  (1187 127)  (1187 127)  LC_7 Logic Functioning bit


LogicTile_23_7

 (15 0)  (1213 112)  (1213 112)  routing T_23_7.top_op_1 <X> T_23_7.lc_trk_g0_1
 (17 0)  (1215 112)  (1215 112)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (1216 113)  (1216 113)  routing T_23_7.top_op_1 <X> T_23_7.lc_trk_g0_1
 (32 6)  (1230 118)  (1230 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 118)  (1231 118)  routing T_23_7.lc_trk_g2_2 <X> T_23_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 118)  (1234 118)  LC_3 Logic Functioning bit
 (38 6)  (1236 118)  (1236 118)  LC_3 Logic Functioning bit
 (28 7)  (1226 119)  (1226 119)  routing T_23_7.lc_trk_g2_1 <X> T_23_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 119)  (1227 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 119)  (1229 119)  routing T_23_7.lc_trk_g2_2 <X> T_23_7.wire_logic_cluster/lc_3/in_3
 (37 7)  (1235 119)  (1235 119)  LC_3 Logic Functioning bit
 (39 7)  (1237 119)  (1237 119)  LC_3 Logic Functioning bit
 (51 7)  (1249 119)  (1249 119)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (1209 120)  (1209 120)  routing T_23_7.sp4_v_t_37 <X> T_23_7.sp4_v_b_8
 (13 8)  (1211 120)  (1211 120)  routing T_23_7.sp4_v_t_37 <X> T_23_7.sp4_v_b_8
 (16 8)  (1214 120)  (1214 120)  routing T_23_7.sp4_v_t_12 <X> T_23_7.lc_trk_g2_1
 (17 8)  (1215 120)  (1215 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1216 120)  (1216 120)  routing T_23_7.sp4_v_t_12 <X> T_23_7.lc_trk_g2_1
 (29 8)  (1227 120)  (1227 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 120)  (1230 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 120)  (1231 120)  routing T_23_7.lc_trk_g2_1 <X> T_23_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 120)  (1234 120)  LC_4 Logic Functioning bit
 (38 8)  (1236 120)  (1236 120)  LC_4 Logic Functioning bit
 (8 9)  (1206 121)  (1206 121)  routing T_23_7.sp4_v_t_41 <X> T_23_7.sp4_v_b_7
 (10 9)  (1208 121)  (1208 121)  routing T_23_7.sp4_v_t_41 <X> T_23_7.sp4_v_b_7
 (22 9)  (1220 121)  (1220 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1221 121)  (1221 121)  routing T_23_7.sp4_h_l_15 <X> T_23_7.lc_trk_g2_2
 (24 9)  (1222 121)  (1222 121)  routing T_23_7.sp4_h_l_15 <X> T_23_7.lc_trk_g2_2
 (25 9)  (1223 121)  (1223 121)  routing T_23_7.sp4_h_l_15 <X> T_23_7.lc_trk_g2_2
 (36 9)  (1234 121)  (1234 121)  LC_4 Logic Functioning bit
 (38 9)  (1236 121)  (1236 121)  LC_4 Logic Functioning bit
 (51 9)  (1249 121)  (1249 121)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 13)  (1206 125)  (1206 125)  routing T_23_7.sp4_v_t_42 <X> T_23_7.sp4_v_b_10
 (10 13)  (1208 125)  (1208 125)  routing T_23_7.sp4_v_t_42 <X> T_23_7.sp4_v_b_10


LogicTile_24_7

 (15 0)  (1267 112)  (1267 112)  routing T_24_7.top_op_1 <X> T_24_7.lc_trk_g0_1
 (17 0)  (1269 112)  (1269 112)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (1281 112)  (1281 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 112)  (1283 112)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 112)  (1284 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 112)  (1286 112)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 112)  (1288 112)  LC_0 Logic Functioning bit
 (38 0)  (1290 112)  (1290 112)  LC_0 Logic Functioning bit
 (18 1)  (1270 113)  (1270 113)  routing T_24_7.top_op_1 <X> T_24_7.lc_trk_g0_1
 (36 1)  (1288 113)  (1288 113)  LC_0 Logic Functioning bit
 (38 1)  (1290 113)  (1290 113)  LC_0 Logic Functioning bit
 (10 2)  (1262 114)  (1262 114)  routing T_24_7.sp4_v_b_8 <X> T_24_7.sp4_h_l_36
 (12 2)  (1264 114)  (1264 114)  routing T_24_7.sp4_v_b_2 <X> T_24_7.sp4_h_l_39
 (26 2)  (1278 114)  (1278 114)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_1/in_0
 (31 2)  (1283 114)  (1283 114)  routing T_24_7.lc_trk_g1_5 <X> T_24_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 114)  (1284 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 114)  (1286 114)  routing T_24_7.lc_trk_g1_5 <X> T_24_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 114)  (1288 114)  LC_1 Logic Functioning bit
 (38 2)  (1290 114)  (1290 114)  LC_1 Logic Functioning bit
 (16 3)  (1268 115)  (1268 115)  routing T_24_7.sp12_h_r_12 <X> T_24_7.lc_trk_g0_4
 (17 3)  (1269 115)  (1269 115)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (1279 115)  (1279 115)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 115)  (1281 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (1289 115)  (1289 115)  LC_1 Logic Functioning bit
 (39 3)  (1291 115)  (1291 115)  LC_1 Logic Functioning bit
 (9 4)  (1261 116)  (1261 116)  routing T_24_7.sp4_v_t_41 <X> T_24_7.sp4_h_r_4
 (26 4)  (1278 116)  (1278 116)  routing T_24_7.lc_trk_g0_4 <X> T_24_7.wire_logic_cluster/lc_2/in_0
 (31 4)  (1283 116)  (1283 116)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 116)  (1284 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 116)  (1286 116)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 116)  (1288 116)  LC_2 Logic Functioning bit
 (38 4)  (1290 116)  (1290 116)  LC_2 Logic Functioning bit
 (9 5)  (1261 117)  (1261 117)  routing T_24_7.sp4_v_t_41 <X> T_24_7.sp4_v_b_4
 (29 5)  (1281 117)  (1281 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (1289 117)  (1289 117)  LC_2 Logic Functioning bit
 (39 5)  (1291 117)  (1291 117)  LC_2 Logic Functioning bit
 (15 6)  (1267 118)  (1267 118)  routing T_24_7.top_op_5 <X> T_24_7.lc_trk_g1_5
 (17 6)  (1269 118)  (1269 118)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (1278 118)  (1278 118)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_3/in_0
 (32 6)  (1284 118)  (1284 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 118)  (1285 118)  routing T_24_7.lc_trk_g2_2 <X> T_24_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 118)  (1288 118)  LC_3 Logic Functioning bit
 (38 6)  (1290 118)  (1290 118)  LC_3 Logic Functioning bit
 (14 7)  (1266 119)  (1266 119)  routing T_24_7.sp4_h_r_4 <X> T_24_7.lc_trk_g1_4
 (15 7)  (1267 119)  (1267 119)  routing T_24_7.sp4_h_r_4 <X> T_24_7.lc_trk_g1_4
 (16 7)  (1268 119)  (1268 119)  routing T_24_7.sp4_h_r_4 <X> T_24_7.lc_trk_g1_4
 (17 7)  (1269 119)  (1269 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (1270 119)  (1270 119)  routing T_24_7.top_op_5 <X> T_24_7.lc_trk_g1_5
 (27 7)  (1279 119)  (1279 119)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 119)  (1281 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 119)  (1283 119)  routing T_24_7.lc_trk_g2_2 <X> T_24_7.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 119)  (1289 119)  LC_3 Logic Functioning bit
 (39 7)  (1291 119)  (1291 119)  LC_3 Logic Functioning bit
 (27 8)  (1279 120)  (1279 120)  routing T_24_7.lc_trk_g3_0 <X> T_24_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 120)  (1280 120)  routing T_24_7.lc_trk_g3_0 <X> T_24_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 120)  (1281 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 120)  (1283 120)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 120)  (1284 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 120)  (1286 120)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 120)  (1288 120)  LC_4 Logic Functioning bit
 (38 8)  (1290 120)  (1290 120)  LC_4 Logic Functioning bit
 (53 8)  (1305 120)  (1305 120)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (1274 121)  (1274 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1275 121)  (1275 121)  routing T_24_7.sp4_h_l_15 <X> T_24_7.lc_trk_g2_2
 (24 9)  (1276 121)  (1276 121)  routing T_24_7.sp4_h_l_15 <X> T_24_7.lc_trk_g2_2
 (25 9)  (1277 121)  (1277 121)  routing T_24_7.sp4_h_l_15 <X> T_24_7.lc_trk_g2_2
 (36 9)  (1288 121)  (1288 121)  LC_4 Logic Functioning bit
 (38 9)  (1290 121)  (1290 121)  LC_4 Logic Functioning bit
 (14 11)  (1266 123)  (1266 123)  routing T_24_7.sp4_r_v_b_36 <X> T_24_7.lc_trk_g2_4
 (17 11)  (1269 123)  (1269 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (13 13)  (1265 125)  (1265 125)  routing T_24_7.sp4_v_t_43 <X> T_24_7.sp4_h_r_11
 (17 13)  (1269 125)  (1269 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (8 14)  (1260 126)  (1260 126)  routing T_24_7.sp4_v_t_41 <X> T_24_7.sp4_h_l_47
 (9 14)  (1261 126)  (1261 126)  routing T_24_7.sp4_v_t_41 <X> T_24_7.sp4_h_l_47
 (10 14)  (1262 126)  (1262 126)  routing T_24_7.sp4_v_t_41 <X> T_24_7.sp4_h_l_47
 (26 14)  (1278 126)  (1278 126)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_7/in_0
 (31 14)  (1283 126)  (1283 126)  routing T_24_7.lc_trk_g2_4 <X> T_24_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 126)  (1284 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 126)  (1285 126)  routing T_24_7.lc_trk_g2_4 <X> T_24_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 126)  (1288 126)  LC_7 Logic Functioning bit
 (38 14)  (1290 126)  (1290 126)  LC_7 Logic Functioning bit
 (13 15)  (1265 127)  (1265 127)  routing T_24_7.sp4_v_b_6 <X> T_24_7.sp4_h_l_46
 (27 15)  (1279 127)  (1279 127)  routing T_24_7.lc_trk_g1_4 <X> T_24_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 127)  (1281 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (1289 127)  (1289 127)  LC_7 Logic Functioning bit
 (39 15)  (1291 127)  (1291 127)  LC_7 Logic Functioning bit


RAM_Tile_25_7

 (29 0)  (1335 112)  (1335 112)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_7 wire_bram/ram/WDATA_15
 (30 0)  (1336 112)  (1336 112)  routing T_25_7.lc_trk_g0_7 <X> T_25_7.wire_bram/ram/WDATA_15
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (30 1)  (1336 113)  (1336 113)  routing T_25_7.lc_trk_g0_7 <X> T_25_7.wire_bram/ram/WDATA_15
 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 114)  (1311 114)  routing T_25_7.sp4_v_b_0 <X> T_25_7.sp4_h_l_37
 (21 2)  (1327 114)  (1327 114)  routing T_25_7.lft_op_7 <X> T_25_7.lc_trk_g0_7
 (22 2)  (1328 114)  (1328 114)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1330 114)  (1330 114)  routing T_25_7.lft_op_7 <X> T_25_7.lc_trk_g0_7
 (27 2)  (1333 114)  (1333 114)  routing T_25_7.lc_trk_g1_3 <X> T_25_7.wire_bram/ram/WDATA_14
 (29 2)  (1335 114)  (1335 114)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_3 wire_bram/ram/WDATA_14
 (14 3)  (1320 115)  (1320 115)  routing T_25_7.sp4_r_v_b_28 <X> T_25_7.lc_trk_g0_4
 (17 3)  (1323 115)  (1323 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (30 3)  (1336 115)  (1336 115)  routing T_25_7.lc_trk_g1_3 <X> T_25_7.wire_bram/ram/WDATA_14
 (21 4)  (1327 116)  (1327 116)  routing T_25_7.lft_op_3 <X> T_25_7.lc_trk_g1_3
 (22 4)  (1328 116)  (1328 116)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1330 116)  (1330 116)  routing T_25_7.lft_op_3 <X> T_25_7.lc_trk_g1_3
 (25 4)  (1331 116)  (1331 116)  routing T_25_7.lft_op_2 <X> T_25_7.lc_trk_g1_2
 (27 4)  (1333 116)  (1333 116)  routing T_25_7.lc_trk_g1_2 <X> T_25_7.wire_bram/ram/WDATA_13
 (29 4)  (1335 116)  (1335 116)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_13
 (22 5)  (1328 117)  (1328 117)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1330 117)  (1330 117)  routing T_25_7.lft_op_2 <X> T_25_7.lc_trk_g1_2
 (30 5)  (1336 117)  (1336 117)  routing T_25_7.lc_trk_g1_2 <X> T_25_7.wire_bram/ram/WDATA_13
 (9 6)  (1315 118)  (1315 118)  routing T_25_7.sp4_v_b_4 <X> T_25_7.sp4_h_l_41
 (28 6)  (1334 118)  (1334 118)  routing T_25_7.lc_trk_g2_0 <X> T_25_7.wire_bram/ram/WDATA_12
 (29 6)  (1335 118)  (1335 118)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_0 wire_bram/ram/WDATA_12
 (27 8)  (1333 120)  (1333 120)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g3_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (15 9)  (1321 121)  (1321 121)  routing T_25_7.sp4_v_b_40 <X> T_25_7.lc_trk_g2_0
 (16 9)  (1322 121)  (1322 121)  routing T_25_7.sp4_v_b_40 <X> T_25_7.lc_trk_g2_0
 (17 9)  (1323 121)  (1323 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (5 10)  (1311 122)  (1311 122)  routing T_25_7.sp4_v_b_6 <X> T_25_7.sp4_h_l_43
 (8 10)  (1314 122)  (1314 122)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_h_l_42
 (9 10)  (1315 122)  (1315 122)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_h_l_42
 (10 10)  (1316 122)  (1316 122)  routing T_25_7.sp4_v_t_36 <X> T_25_7.sp4_h_l_42
 (21 10)  (1327 122)  (1327 122)  routing T_25_7.sp4_h_r_47 <X> T_25_7.lc_trk_g2_7
 (22 10)  (1328 122)  (1328 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 122)  (1329 122)  routing T_25_7.sp4_h_r_47 <X> T_25_7.lc_trk_g2_7
 (24 10)  (1330 122)  (1330 122)  routing T_25_7.sp4_h_r_47 <X> T_25_7.lc_trk_g2_7
 (28 10)  (1334 122)  (1334 122)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.wire_bram/ram/WDATA_10
 (29 10)  (1335 122)  (1335 122)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_6 wire_bram/ram/WDATA_10
 (30 10)  (1336 122)  (1336 122)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.wire_bram/ram/WDATA_10
 (21 11)  (1327 123)  (1327 123)  routing T_25_7.sp4_h_r_47 <X> T_25_7.lc_trk_g2_7
 (22 11)  (1328 123)  (1328 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1329 123)  (1329 123)  routing T_25_7.sp4_v_b_46 <X> T_25_7.lc_trk_g2_6
 (24 11)  (1330 123)  (1330 123)  routing T_25_7.sp4_v_b_46 <X> T_25_7.lc_trk_g2_6
 (30 11)  (1336 123)  (1336 123)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.wire_bram/ram/WDATA_10
 (21 12)  (1327 124)  (1327 124)  routing T_25_7.sp4_h_r_43 <X> T_25_7.lc_trk_g3_3
 (22 12)  (1328 124)  (1328 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1329 124)  (1329 124)  routing T_25_7.sp4_h_r_43 <X> T_25_7.lc_trk_g3_3
 (24 12)  (1330 124)  (1330 124)  routing T_25_7.sp4_h_r_43 <X> T_25_7.lc_trk_g3_3
 (28 12)  (1334 124)  (1334 124)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_9
 (29 12)  (1335 124)  (1335 124)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 124)  (1336 124)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_9
 (21 13)  (1327 125)  (1327 125)  routing T_25_7.sp4_h_r_43 <X> T_25_7.lc_trk_g3_3
 (30 13)  (1336 125)  (1336 125)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_9
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (3 14)  (1309 126)  (1309 126)  routing T_25_7.sp12_v_b_1 <X> T_25_7.sp12_v_t_22
 (5 14)  (1311 126)  (1311 126)  routing T_25_7.sp4_v_t_38 <X> T_25_7.sp4_h_l_44
 (12 14)  (1318 126)  (1318 126)  routing T_25_7.sp4_v_t_40 <X> T_25_7.sp4_h_l_46
 (27 14)  (1333 126)  (1333 126)  routing T_25_7.lc_trk_g3_3 <X> T_25_7.wire_bram/ram/WDATA_8
 (28 14)  (1334 126)  (1334 126)  routing T_25_7.lc_trk_g3_3 <X> T_25_7.wire_bram/ram/WDATA_8
 (29 14)  (1335 126)  (1335 126)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_8
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g0_4 <X> T_25_7.wire_bram/ram/RE
 (4 15)  (1310 127)  (1310 127)  routing T_25_7.sp4_v_t_38 <X> T_25_7.sp4_h_l_44
 (6 15)  (1312 127)  (1312 127)  routing T_25_7.sp4_v_t_38 <X> T_25_7.sp4_h_l_44
 (11 15)  (1317 127)  (1317 127)  routing T_25_7.sp4_v_t_40 <X> T_25_7.sp4_h_l_46
 (13 15)  (1319 127)  (1319 127)  routing T_25_7.sp4_v_t_40 <X> T_25_7.sp4_h_l_46
 (14 15)  (1320 127)  (1320 127)  routing T_25_7.sp4_r_v_b_44 <X> T_25_7.lc_trk_g3_4
 (17 15)  (1323 127)  (1323 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (30 15)  (1336 127)  (1336 127)  routing T_25_7.lc_trk_g3_3 <X> T_25_7.wire_bram/ram/WDATA_8


LogicTile_26_7

 (31 0)  (1379 112)  (1379 112)  routing T_26_7.lc_trk_g2_7 <X> T_26_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 112)  (1380 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 112)  (1381 112)  routing T_26_7.lc_trk_g2_7 <X> T_26_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 112)  (1384 112)  LC_0 Logic Functioning bit
 (37 0)  (1385 112)  (1385 112)  LC_0 Logic Functioning bit
 (38 0)  (1386 112)  (1386 112)  LC_0 Logic Functioning bit
 (39 0)  (1387 112)  (1387 112)  LC_0 Logic Functioning bit
 (45 0)  (1393 112)  (1393 112)  LC_0 Logic Functioning bit
 (22 1)  (1370 113)  (1370 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1371 113)  (1371 113)  routing T_26_7.sp4_h_r_2 <X> T_26_7.lc_trk_g0_2
 (24 1)  (1372 113)  (1372 113)  routing T_26_7.sp4_h_r_2 <X> T_26_7.lc_trk_g0_2
 (25 1)  (1373 113)  (1373 113)  routing T_26_7.sp4_h_r_2 <X> T_26_7.lc_trk_g0_2
 (31 1)  (1379 113)  (1379 113)  routing T_26_7.lc_trk_g2_7 <X> T_26_7.wire_logic_cluster/lc_0/in_3
 (36 1)  (1384 113)  (1384 113)  LC_0 Logic Functioning bit
 (37 1)  (1385 113)  (1385 113)  LC_0 Logic Functioning bit
 (38 1)  (1386 113)  (1386 113)  LC_0 Logic Functioning bit
 (39 1)  (1387 113)  (1387 113)  LC_0 Logic Functioning bit
 (53 1)  (1401 113)  (1401 113)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1348 114)  (1348 114)  routing T_26_7.glb_netwk_6 <X> T_26_7.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 114)  (1349 114)  routing T_26_7.glb_netwk_6 <X> T_26_7.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 114)  (1350 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 3)  (1359 115)  (1359 115)  routing T_26_7.sp4_h_r_2 <X> T_26_7.sp4_h_l_39
 (0 4)  (1348 116)  (1348 116)  routing T_26_7.lc_trk_g3_3 <X> T_26_7.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 116)  (1349 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1348 117)  (1348 117)  routing T_26_7.lc_trk_g3_3 <X> T_26_7.wire_logic_cluster/lc_7/cen
 (1 5)  (1349 117)  (1349 117)  routing T_26_7.lc_trk_g3_3 <X> T_26_7.wire_logic_cluster/lc_7/cen
 (14 5)  (1362 117)  (1362 117)  routing T_26_7.sp12_h_r_16 <X> T_26_7.lc_trk_g1_0
 (16 5)  (1364 117)  (1364 117)  routing T_26_7.sp12_h_r_16 <X> T_26_7.lc_trk_g1_0
 (17 5)  (1365 117)  (1365 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (32 6)  (1380 118)  (1380 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 118)  (1384 118)  LC_3 Logic Functioning bit
 (37 6)  (1385 118)  (1385 118)  LC_3 Logic Functioning bit
 (38 6)  (1386 118)  (1386 118)  LC_3 Logic Functioning bit
 (39 6)  (1387 118)  (1387 118)  LC_3 Logic Functioning bit
 (45 6)  (1393 118)  (1393 118)  LC_3 Logic Functioning bit
 (31 7)  (1379 119)  (1379 119)  routing T_26_7.lc_trk_g0_2 <X> T_26_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (1384 119)  (1384 119)  LC_3 Logic Functioning bit
 (37 7)  (1385 119)  (1385 119)  LC_3 Logic Functioning bit
 (38 7)  (1386 119)  (1386 119)  LC_3 Logic Functioning bit
 (39 7)  (1387 119)  (1387 119)  LC_3 Logic Functioning bit
 (48 7)  (1396 119)  (1396 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 10)  (1369 122)  (1369 122)  routing T_26_7.sp12_v_b_7 <X> T_26_7.lc_trk_g2_7
 (22 10)  (1370 122)  (1370 122)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1372 122)  (1372 122)  routing T_26_7.sp12_v_b_7 <X> T_26_7.lc_trk_g2_7
 (36 10)  (1384 122)  (1384 122)  LC_5 Logic Functioning bit
 (38 10)  (1386 122)  (1386 122)  LC_5 Logic Functioning bit
 (41 10)  (1389 122)  (1389 122)  LC_5 Logic Functioning bit
 (43 10)  (1391 122)  (1391 122)  LC_5 Logic Functioning bit
 (45 10)  (1393 122)  (1393 122)  LC_5 Logic Functioning bit
 (13 11)  (1361 123)  (1361 123)  routing T_26_7.sp4_v_b_3 <X> T_26_7.sp4_h_l_45
 (21 11)  (1369 123)  (1369 123)  routing T_26_7.sp12_v_b_7 <X> T_26_7.lc_trk_g2_7
 (27 11)  (1375 123)  (1375 123)  routing T_26_7.lc_trk_g1_0 <X> T_26_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 123)  (1377 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (1385 123)  (1385 123)  LC_5 Logic Functioning bit
 (39 11)  (1387 123)  (1387 123)  LC_5 Logic Functioning bit
 (40 11)  (1388 123)  (1388 123)  LC_5 Logic Functioning bit
 (42 11)  (1390 123)  (1390 123)  LC_5 Logic Functioning bit
 (51 11)  (1399 123)  (1399 123)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (1369 124)  (1369 124)  routing T_26_7.sp4_h_r_35 <X> T_26_7.lc_trk_g3_3
 (22 12)  (1370 124)  (1370 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1371 124)  (1371 124)  routing T_26_7.sp4_h_r_35 <X> T_26_7.lc_trk_g3_3
 (24 12)  (1372 124)  (1372 124)  routing T_26_7.sp4_h_r_35 <X> T_26_7.lc_trk_g3_3
 (1 14)  (1349 126)  (1349 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1348 127)  (1348 127)  routing T_26_7.glb_netwk_2 <X> T_26_7.wire_logic_cluster/lc_7/s_r


LogicTile_27_7

 (2 4)  (1404 116)  (1404 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_30_7

 (3 2)  (1567 114)  (1567 114)  routing T_30_7.sp12_v_t_23 <X> T_30_7.sp12_h_l_23
 (12 2)  (1576 114)  (1576 114)  routing T_30_7.sp4_v_t_45 <X> T_30_7.sp4_h_l_39
 (11 3)  (1575 115)  (1575 115)  routing T_30_7.sp4_v_t_45 <X> T_30_7.sp4_h_l_39
 (13 3)  (1577 115)  (1577 115)  routing T_30_7.sp4_v_t_45 <X> T_30_7.sp4_h_l_39
 (8 8)  (1572 120)  (1572 120)  routing T_30_7.sp4_h_l_42 <X> T_30_7.sp4_h_r_7


IO_Tile_33_7

 (13 3)  (1739 115)  (1739 115)  routing T_33_7.span4_horz_31 <X> T_33_7.span4_vert_b_1


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (4 2)  (13 98)  (13 98)  routing T_0_6.span12_horz_2 <X> T_0_6.lc_trk_g0_2
 (4 3)  (13 99)  (13 99)  routing T_0_6.span12_horz_2 <X> T_0_6.lc_trk_g0_2
 (5 3)  (12 99)  (12 99)  routing T_0_6.span12_horz_2 <X> T_0_6.lc_trk_g0_2
 (7 3)  (10 99)  (10 99)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g0_2 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0



LogicTile_11_6

 (3 10)  (549 106)  (549 106)  routing T_11_6.sp12_v_t_22 <X> T_11_6.sp12_h_l_22


LogicTile_17_6

 (3 4)  (877 100)  (877 100)  routing T_17_6.sp12_v_t_23 <X> T_17_6.sp12_h_r_0


LogicTile_18_6

 (13 1)  (941 97)  (941 97)  routing T_18_6.sp4_v_t_44 <X> T_18_6.sp4_h_r_2
 (10 4)  (938 100)  (938 100)  routing T_18_6.sp4_v_t_46 <X> T_18_6.sp4_h_r_4
 (5 8)  (933 104)  (933 104)  routing T_18_6.sp4_v_t_43 <X> T_18_6.sp4_h_r_6
 (12 8)  (940 104)  (940 104)  routing T_18_6.sp4_v_t_45 <X> T_18_6.sp4_h_r_8


LogicTile_19_6

 (32 0)  (1014 96)  (1014 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 96)  (1018 96)  LC_0 Logic Functioning bit
 (37 0)  (1019 96)  (1019 96)  LC_0 Logic Functioning bit
 (38 0)  (1020 96)  (1020 96)  LC_0 Logic Functioning bit
 (39 0)  (1021 96)  (1021 96)  LC_0 Logic Functioning bit
 (36 1)  (1018 97)  (1018 97)  LC_0 Logic Functioning bit
 (37 1)  (1019 97)  (1019 97)  LC_0 Logic Functioning bit
 (38 1)  (1020 97)  (1020 97)  LC_0 Logic Functioning bit
 (39 1)  (1021 97)  (1021 97)  LC_0 Logic Functioning bit
 (49 1)  (1031 97)  (1031 97)  Carry_In_Mux bit 

 (10 12)  (992 108)  (992 108)  routing T_19_6.sp4_v_t_40 <X> T_19_6.sp4_h_r_10


LogicTile_20_6

 (22 0)  (1058 96)  (1058 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1059 96)  (1059 96)  routing T_20_6.sp4_h_r_3 <X> T_20_6.lc_trk_g0_3
 (24 0)  (1060 96)  (1060 96)  routing T_20_6.sp4_h_r_3 <X> T_20_6.lc_trk_g0_3
 (27 0)  (1063 96)  (1063 96)  routing T_20_6.lc_trk_g3_4 <X> T_20_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 96)  (1064 96)  routing T_20_6.lc_trk_g3_4 <X> T_20_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 96)  (1065 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 96)  (1066 96)  routing T_20_6.lc_trk_g3_4 <X> T_20_6.wire_logic_cluster/lc_0/in_1
 (44 0)  (1080 96)  (1080 96)  LC_0 Logic Functioning bit
 (21 1)  (1057 97)  (1057 97)  routing T_20_6.sp4_h_r_3 <X> T_20_6.lc_trk_g0_3
 (32 1)  (1068 97)  (1068 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1069 97)  (1069 97)  routing T_20_6.lc_trk_g2_0 <X> T_20_6.input_2_0
 (22 2)  (1058 98)  (1058 98)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1059 98)  (1059 98)  routing T_20_6.sp12_h_l_12 <X> T_20_6.lc_trk_g0_7
 (27 2)  (1063 98)  (1063 98)  routing T_20_6.lc_trk_g3_3 <X> T_20_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 98)  (1064 98)  routing T_20_6.lc_trk_g3_3 <X> T_20_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 98)  (1065 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (44 2)  (1080 98)  (1080 98)  LC_1 Logic Functioning bit
 (30 3)  (1066 99)  (1066 99)  routing T_20_6.lc_trk_g3_3 <X> T_20_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 99)  (1068 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1069 99)  (1069 99)  routing T_20_6.lc_trk_g2_1 <X> T_20_6.input_2_1
 (22 4)  (1058 100)  (1058 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (1063 100)  (1063 100)  routing T_20_6.lc_trk_g3_2 <X> T_20_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 100)  (1064 100)  routing T_20_6.lc_trk_g3_2 <X> T_20_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 100)  (1065 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (44 4)  (1080 100)  (1080 100)  LC_2 Logic Functioning bit
 (21 5)  (1057 101)  (1057 101)  routing T_20_6.sp4_r_v_b_27 <X> T_20_6.lc_trk_g1_3
 (30 5)  (1066 101)  (1066 101)  routing T_20_6.lc_trk_g3_2 <X> T_20_6.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 101)  (1068 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1070 101)  (1070 101)  routing T_20_6.lc_trk_g1_3 <X> T_20_6.input_2_2
 (35 5)  (1071 101)  (1071 101)  routing T_20_6.lc_trk_g1_3 <X> T_20_6.input_2_2
 (27 6)  (1063 102)  (1063 102)  routing T_20_6.lc_trk_g3_1 <X> T_20_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 102)  (1064 102)  routing T_20_6.lc_trk_g3_1 <X> T_20_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 102)  (1065 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (44 6)  (1080 102)  (1080 102)  LC_3 Logic Functioning bit
 (32 7)  (1068 103)  (1068 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1069 103)  (1069 103)  routing T_20_6.lc_trk_g2_3 <X> T_20_6.input_2_3
 (35 7)  (1071 103)  (1071 103)  routing T_20_6.lc_trk_g2_3 <X> T_20_6.input_2_3
 (14 8)  (1050 104)  (1050 104)  routing T_20_6.rgt_op_0 <X> T_20_6.lc_trk_g2_0
 (15 8)  (1051 104)  (1051 104)  routing T_20_6.rgt_op_1 <X> T_20_6.lc_trk_g2_1
 (17 8)  (1053 104)  (1053 104)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 104)  (1054 104)  routing T_20_6.rgt_op_1 <X> T_20_6.lc_trk_g2_1
 (21 8)  (1057 104)  (1057 104)  routing T_20_6.rgt_op_3 <X> T_20_6.lc_trk_g2_3
 (22 8)  (1058 104)  (1058 104)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1060 104)  (1060 104)  routing T_20_6.rgt_op_3 <X> T_20_6.lc_trk_g2_3
 (28 8)  (1064 104)  (1064 104)  routing T_20_6.lc_trk_g2_7 <X> T_20_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 104)  (1065 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 104)  (1066 104)  routing T_20_6.lc_trk_g2_7 <X> T_20_6.wire_logic_cluster/lc_4/in_1
 (35 8)  (1071 104)  (1071 104)  routing T_20_6.lc_trk_g2_4 <X> T_20_6.input_2_4
 (44 8)  (1080 104)  (1080 104)  LC_4 Logic Functioning bit
 (15 9)  (1051 105)  (1051 105)  routing T_20_6.rgt_op_0 <X> T_20_6.lc_trk_g2_0
 (17 9)  (1053 105)  (1053 105)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (30 9)  (1066 105)  (1066 105)  routing T_20_6.lc_trk_g2_7 <X> T_20_6.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 105)  (1068 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1069 105)  (1069 105)  routing T_20_6.lc_trk_g2_4 <X> T_20_6.input_2_4
 (14 10)  (1050 106)  (1050 106)  routing T_20_6.rgt_op_4 <X> T_20_6.lc_trk_g2_4
 (15 10)  (1051 106)  (1051 106)  routing T_20_6.sp12_v_t_2 <X> T_20_6.lc_trk_g2_5
 (17 10)  (1053 106)  (1053 106)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (1054 106)  (1054 106)  routing T_20_6.sp12_v_t_2 <X> T_20_6.lc_trk_g2_5
 (22 10)  (1058 106)  (1058 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1061 106)  (1061 106)  routing T_20_6.rgt_op_6 <X> T_20_6.lc_trk_g2_6
 (27 10)  (1063 106)  (1063 106)  routing T_20_6.lc_trk_g3_5 <X> T_20_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 106)  (1064 106)  routing T_20_6.lc_trk_g3_5 <X> T_20_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 106)  (1065 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 106)  (1066 106)  routing T_20_6.lc_trk_g3_5 <X> T_20_6.wire_logic_cluster/lc_5/in_1
 (35 10)  (1071 106)  (1071 106)  routing T_20_6.lc_trk_g0_7 <X> T_20_6.input_2_5
 (44 10)  (1080 106)  (1080 106)  LC_5 Logic Functioning bit
 (15 11)  (1051 107)  (1051 107)  routing T_20_6.rgt_op_4 <X> T_20_6.lc_trk_g2_4
 (17 11)  (1053 107)  (1053 107)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (1054 107)  (1054 107)  routing T_20_6.sp12_v_t_2 <X> T_20_6.lc_trk_g2_5
 (22 11)  (1058 107)  (1058 107)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1060 107)  (1060 107)  routing T_20_6.rgt_op_6 <X> T_20_6.lc_trk_g2_6
 (32 11)  (1068 107)  (1068 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1071 107)  (1071 107)  routing T_20_6.lc_trk_g0_7 <X> T_20_6.input_2_5
 (17 12)  (1053 108)  (1053 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1057 108)  (1057 108)  routing T_20_6.sp4_h_r_43 <X> T_20_6.lc_trk_g3_3
 (22 12)  (1058 108)  (1058 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 108)  (1059 108)  routing T_20_6.sp4_h_r_43 <X> T_20_6.lc_trk_g3_3
 (24 12)  (1060 108)  (1060 108)  routing T_20_6.sp4_h_r_43 <X> T_20_6.lc_trk_g3_3
 (25 12)  (1061 108)  (1061 108)  routing T_20_6.rgt_op_2 <X> T_20_6.lc_trk_g3_2
 (28 12)  (1064 108)  (1064 108)  routing T_20_6.lc_trk_g2_5 <X> T_20_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 108)  (1065 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 108)  (1066 108)  routing T_20_6.lc_trk_g2_5 <X> T_20_6.wire_logic_cluster/lc_6/in_1
 (35 12)  (1071 108)  (1071 108)  routing T_20_6.lc_trk_g2_6 <X> T_20_6.input_2_6
 (44 12)  (1080 108)  (1080 108)  LC_6 Logic Functioning bit
 (21 13)  (1057 109)  (1057 109)  routing T_20_6.sp4_h_r_43 <X> T_20_6.lc_trk_g3_3
 (22 13)  (1058 109)  (1058 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1060 109)  (1060 109)  routing T_20_6.rgt_op_2 <X> T_20_6.lc_trk_g3_2
 (32 13)  (1068 109)  (1068 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1069 109)  (1069 109)  routing T_20_6.lc_trk_g2_6 <X> T_20_6.input_2_6
 (35 13)  (1071 109)  (1071 109)  routing T_20_6.lc_trk_g2_6 <X> T_20_6.input_2_6
 (14 14)  (1050 110)  (1050 110)  routing T_20_6.sp4_h_r_44 <X> T_20_6.lc_trk_g3_4
 (15 14)  (1051 110)  (1051 110)  routing T_20_6.rgt_op_5 <X> T_20_6.lc_trk_g3_5
 (17 14)  (1053 110)  (1053 110)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1054 110)  (1054 110)  routing T_20_6.rgt_op_5 <X> T_20_6.lc_trk_g3_5
 (21 14)  (1057 110)  (1057 110)  routing T_20_6.sp4_h_r_39 <X> T_20_6.lc_trk_g3_7
 (22 14)  (1058 110)  (1058 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 110)  (1059 110)  routing T_20_6.sp4_h_r_39 <X> T_20_6.lc_trk_g3_7
 (24 14)  (1060 110)  (1060 110)  routing T_20_6.sp4_h_r_39 <X> T_20_6.lc_trk_g3_7
 (27 14)  (1063 110)  (1063 110)  routing T_20_6.lc_trk_g3_7 <X> T_20_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 110)  (1064 110)  routing T_20_6.lc_trk_g3_7 <X> T_20_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 110)  (1065 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 110)  (1066 110)  routing T_20_6.lc_trk_g3_7 <X> T_20_6.wire_logic_cluster/lc_7/in_1
 (44 14)  (1080 110)  (1080 110)  LC_7 Logic Functioning bit
 (14 15)  (1050 111)  (1050 111)  routing T_20_6.sp4_h_r_44 <X> T_20_6.lc_trk_g3_4
 (15 15)  (1051 111)  (1051 111)  routing T_20_6.sp4_h_r_44 <X> T_20_6.lc_trk_g3_4
 (16 15)  (1052 111)  (1052 111)  routing T_20_6.sp4_h_r_44 <X> T_20_6.lc_trk_g3_4
 (17 15)  (1053 111)  (1053 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (30 15)  (1066 111)  (1066 111)  routing T_20_6.lc_trk_g3_7 <X> T_20_6.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 111)  (1068 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1071 111)  (1071 111)  routing T_20_6.lc_trk_g0_3 <X> T_20_6.input_2_7


LogicTile_21_6

 (14 0)  (1104 96)  (1104 96)  routing T_21_6.wire_logic_cluster/lc_0/out <X> T_21_6.lc_trk_g0_0
 (21 0)  (1111 96)  (1111 96)  routing T_21_6.wire_logic_cluster/lc_3/out <X> T_21_6.lc_trk_g0_3
 (22 0)  (1112 96)  (1112 96)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1115 96)  (1115 96)  routing T_21_6.sp4_h_r_10 <X> T_21_6.lc_trk_g0_2
 (27 0)  (1117 96)  (1117 96)  routing T_21_6.lc_trk_g1_6 <X> T_21_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 96)  (1119 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 96)  (1120 96)  routing T_21_6.lc_trk_g1_6 <X> T_21_6.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 96)  (1122 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 96)  (1123 96)  routing T_21_6.lc_trk_g2_3 <X> T_21_6.wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 96)  (1130 96)  LC_0 Logic Functioning bit
 (41 0)  (1131 96)  (1131 96)  LC_0 Logic Functioning bit
 (42 0)  (1132 96)  (1132 96)  LC_0 Logic Functioning bit
 (43 0)  (1133 96)  (1133 96)  LC_0 Logic Functioning bit
 (44 0)  (1134 96)  (1134 96)  LC_0 Logic Functioning bit
 (17 1)  (1107 97)  (1107 97)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1112 97)  (1112 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1113 97)  (1113 97)  routing T_21_6.sp4_h_r_10 <X> T_21_6.lc_trk_g0_2
 (24 1)  (1114 97)  (1114 97)  routing T_21_6.sp4_h_r_10 <X> T_21_6.lc_trk_g0_2
 (30 1)  (1120 97)  (1120 97)  routing T_21_6.lc_trk_g1_6 <X> T_21_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 97)  (1121 97)  routing T_21_6.lc_trk_g2_3 <X> T_21_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 97)  (1122 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1130 97)  (1130 97)  LC_0 Logic Functioning bit
 (41 1)  (1131 97)  (1131 97)  LC_0 Logic Functioning bit
 (42 1)  (1132 97)  (1132 97)  LC_0 Logic Functioning bit
 (43 1)  (1133 97)  (1133 97)  LC_0 Logic Functioning bit
 (17 2)  (1107 98)  (1107 98)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1108 98)  (1108 98)  routing T_21_6.wire_logic_cluster/lc_5/out <X> T_21_6.lc_trk_g0_5
 (21 2)  (1111 98)  (1111 98)  routing T_21_6.wire_logic_cluster/lc_7/out <X> T_21_6.lc_trk_g0_7
 (22 2)  (1112 98)  (1112 98)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (1119 98)  (1119 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (37 2)  (1127 98)  (1127 98)  LC_1 Logic Functioning bit
 (39 2)  (1129 98)  (1129 98)  LC_1 Logic Functioning bit
 (40 2)  (1130 98)  (1130 98)  LC_1 Logic Functioning bit
 (42 2)  (1132 98)  (1132 98)  LC_1 Logic Functioning bit
 (44 2)  (1134 98)  (1134 98)  LC_1 Logic Functioning bit
 (11 3)  (1101 99)  (1101 99)  routing T_21_6.sp4_h_r_2 <X> T_21_6.sp4_h_l_39
 (14 3)  (1104 99)  (1104 99)  routing T_21_6.top_op_4 <X> T_21_6.lc_trk_g0_4
 (15 3)  (1105 99)  (1105 99)  routing T_21_6.top_op_4 <X> T_21_6.lc_trk_g0_4
 (17 3)  (1107 99)  (1107 99)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (1117 99)  (1117 99)  routing T_21_6.lc_trk_g1_0 <X> T_21_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 99)  (1119 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 99)  (1120 99)  routing T_21_6.lc_trk_g0_2 <X> T_21_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 99)  (1122 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1123 99)  (1123 99)  routing T_21_6.lc_trk_g2_1 <X> T_21_6.input_2_1
 (36 3)  (1126 99)  (1126 99)  LC_1 Logic Functioning bit
 (38 3)  (1128 99)  (1128 99)  LC_1 Logic Functioning bit
 (41 3)  (1131 99)  (1131 99)  LC_1 Logic Functioning bit
 (43 3)  (1133 99)  (1133 99)  LC_1 Logic Functioning bit
 (25 4)  (1115 100)  (1115 100)  routing T_21_6.wire_logic_cluster/lc_2/out <X> T_21_6.lc_trk_g1_2
 (27 4)  (1117 100)  (1117 100)  routing T_21_6.lc_trk_g1_2 <X> T_21_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 100)  (1119 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (35 4)  (1125 100)  (1125 100)  routing T_21_6.lc_trk_g1_7 <X> T_21_6.input_2_2
 (37 4)  (1127 100)  (1127 100)  LC_2 Logic Functioning bit
 (39 4)  (1129 100)  (1129 100)  LC_2 Logic Functioning bit
 (40 4)  (1130 100)  (1130 100)  LC_2 Logic Functioning bit
 (42 4)  (1132 100)  (1132 100)  LC_2 Logic Functioning bit
 (44 4)  (1134 100)  (1134 100)  LC_2 Logic Functioning bit
 (16 5)  (1106 101)  (1106 101)  routing T_21_6.sp12_h_r_8 <X> T_21_6.lc_trk_g1_0
 (17 5)  (1107 101)  (1107 101)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (1112 101)  (1112 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1116 101)  (1116 101)  routing T_21_6.lc_trk_g2_2 <X> T_21_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 101)  (1118 101)  routing T_21_6.lc_trk_g2_2 <X> T_21_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 101)  (1119 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 101)  (1120 101)  routing T_21_6.lc_trk_g1_2 <X> T_21_6.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 101)  (1122 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1124 101)  (1124 101)  routing T_21_6.lc_trk_g1_7 <X> T_21_6.input_2_2
 (35 5)  (1125 101)  (1125 101)  routing T_21_6.lc_trk_g1_7 <X> T_21_6.input_2_2
 (36 5)  (1126 101)  (1126 101)  LC_2 Logic Functioning bit
 (38 5)  (1128 101)  (1128 101)  LC_2 Logic Functioning bit
 (41 5)  (1131 101)  (1131 101)  LC_2 Logic Functioning bit
 (43 5)  (1133 101)  (1133 101)  LC_2 Logic Functioning bit
 (3 6)  (1093 102)  (1093 102)  routing T_21_6.sp12_h_r_0 <X> T_21_6.sp12_v_t_23
 (15 6)  (1105 102)  (1105 102)  routing T_21_6.sp4_h_r_5 <X> T_21_6.lc_trk_g1_5
 (16 6)  (1106 102)  (1106 102)  routing T_21_6.sp4_h_r_5 <X> T_21_6.lc_trk_g1_5
 (17 6)  (1107 102)  (1107 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (1112 102)  (1112 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (1119 102)  (1119 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 102)  (1120 102)  routing T_21_6.lc_trk_g0_4 <X> T_21_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 102)  (1121 102)  routing T_21_6.lc_trk_g3_5 <X> T_21_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 102)  (1122 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 102)  (1123 102)  routing T_21_6.lc_trk_g3_5 <X> T_21_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 102)  (1124 102)  routing T_21_6.lc_trk_g3_5 <X> T_21_6.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 102)  (1130 102)  LC_3 Logic Functioning bit
 (41 6)  (1131 102)  (1131 102)  LC_3 Logic Functioning bit
 (42 6)  (1132 102)  (1132 102)  LC_3 Logic Functioning bit
 (43 6)  (1133 102)  (1133 102)  LC_3 Logic Functioning bit
 (44 6)  (1134 102)  (1134 102)  LC_3 Logic Functioning bit
 (3 7)  (1093 103)  (1093 103)  routing T_21_6.sp12_h_r_0 <X> T_21_6.sp12_v_t_23
 (18 7)  (1108 103)  (1108 103)  routing T_21_6.sp4_h_r_5 <X> T_21_6.lc_trk_g1_5
 (21 7)  (1111 103)  (1111 103)  routing T_21_6.sp4_r_v_b_31 <X> T_21_6.lc_trk_g1_7
 (22 7)  (1112 103)  (1112 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1113 103)  (1113 103)  routing T_21_6.sp4_h_r_6 <X> T_21_6.lc_trk_g1_6
 (24 7)  (1114 103)  (1114 103)  routing T_21_6.sp4_h_r_6 <X> T_21_6.lc_trk_g1_6
 (25 7)  (1115 103)  (1115 103)  routing T_21_6.sp4_h_r_6 <X> T_21_6.lc_trk_g1_6
 (32 7)  (1122 103)  (1122 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1125 103)  (1125 103)  routing T_21_6.lc_trk_g0_3 <X> T_21_6.input_2_3
 (40 7)  (1130 103)  (1130 103)  LC_3 Logic Functioning bit
 (41 7)  (1131 103)  (1131 103)  LC_3 Logic Functioning bit
 (42 7)  (1132 103)  (1132 103)  LC_3 Logic Functioning bit
 (43 7)  (1133 103)  (1133 103)  LC_3 Logic Functioning bit
 (17 8)  (1107 104)  (1107 104)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 104)  (1108 104)  routing T_21_6.wire_logic_cluster/lc_1/out <X> T_21_6.lc_trk_g2_1
 (21 8)  (1111 104)  (1111 104)  routing T_21_6.sp4_h_r_43 <X> T_21_6.lc_trk_g2_3
 (22 8)  (1112 104)  (1112 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1113 104)  (1113 104)  routing T_21_6.sp4_h_r_43 <X> T_21_6.lc_trk_g2_3
 (24 8)  (1114 104)  (1114 104)  routing T_21_6.sp4_h_r_43 <X> T_21_6.lc_trk_g2_3
 (28 8)  (1118 104)  (1118 104)  routing T_21_6.lc_trk_g2_7 <X> T_21_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 104)  (1119 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 104)  (1120 104)  routing T_21_6.lc_trk_g2_7 <X> T_21_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 104)  (1122 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 104)  (1123 104)  routing T_21_6.lc_trk_g3_0 <X> T_21_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 104)  (1124 104)  routing T_21_6.lc_trk_g3_0 <X> T_21_6.wire_logic_cluster/lc_4/in_3
 (40 8)  (1130 104)  (1130 104)  LC_4 Logic Functioning bit
 (41 8)  (1131 104)  (1131 104)  LC_4 Logic Functioning bit
 (42 8)  (1132 104)  (1132 104)  LC_4 Logic Functioning bit
 (43 8)  (1133 104)  (1133 104)  LC_4 Logic Functioning bit
 (44 8)  (1134 104)  (1134 104)  LC_4 Logic Functioning bit
 (51 8)  (1141 104)  (1141 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (1105 105)  (1105 105)  routing T_21_6.sp4_v_t_29 <X> T_21_6.lc_trk_g2_0
 (16 9)  (1106 105)  (1106 105)  routing T_21_6.sp4_v_t_29 <X> T_21_6.lc_trk_g2_0
 (17 9)  (1107 105)  (1107 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (1111 105)  (1111 105)  routing T_21_6.sp4_h_r_43 <X> T_21_6.lc_trk_g2_3
 (22 9)  (1112 105)  (1112 105)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1113 105)  (1113 105)  routing T_21_6.sp12_v_b_18 <X> T_21_6.lc_trk_g2_2
 (25 9)  (1115 105)  (1115 105)  routing T_21_6.sp12_v_b_18 <X> T_21_6.lc_trk_g2_2
 (30 9)  (1120 105)  (1120 105)  routing T_21_6.lc_trk_g2_7 <X> T_21_6.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 105)  (1122 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1123 105)  (1123 105)  routing T_21_6.lc_trk_g2_0 <X> T_21_6.input_2_4
 (40 9)  (1130 105)  (1130 105)  LC_4 Logic Functioning bit
 (41 9)  (1131 105)  (1131 105)  LC_4 Logic Functioning bit
 (42 9)  (1132 105)  (1132 105)  LC_4 Logic Functioning bit
 (43 9)  (1133 105)  (1133 105)  LC_4 Logic Functioning bit
 (15 10)  (1105 106)  (1105 106)  routing T_21_6.sp4_h_r_45 <X> T_21_6.lc_trk_g2_5
 (16 10)  (1106 106)  (1106 106)  routing T_21_6.sp4_h_r_45 <X> T_21_6.lc_trk_g2_5
 (17 10)  (1107 106)  (1107 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1108 106)  (1108 106)  routing T_21_6.sp4_h_r_45 <X> T_21_6.lc_trk_g2_5
 (22 10)  (1112 106)  (1112 106)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1114 106)  (1114 106)  routing T_21_6.tnr_op_7 <X> T_21_6.lc_trk_g2_7
 (25 10)  (1115 106)  (1115 106)  routing T_21_6.wire_logic_cluster/lc_6/out <X> T_21_6.lc_trk_g2_6
 (27 10)  (1117 106)  (1117 106)  routing T_21_6.lc_trk_g1_5 <X> T_21_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 106)  (1119 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 106)  (1120 106)  routing T_21_6.lc_trk_g1_5 <X> T_21_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 106)  (1121 106)  routing T_21_6.lc_trk_g3_7 <X> T_21_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 106)  (1122 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 106)  (1123 106)  routing T_21_6.lc_trk_g3_7 <X> T_21_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 106)  (1124 106)  routing T_21_6.lc_trk_g3_7 <X> T_21_6.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 106)  (1125 106)  routing T_21_6.lc_trk_g0_5 <X> T_21_6.input_2_5
 (40 10)  (1130 106)  (1130 106)  LC_5 Logic Functioning bit
 (41 10)  (1131 106)  (1131 106)  LC_5 Logic Functioning bit
 (42 10)  (1132 106)  (1132 106)  LC_5 Logic Functioning bit
 (43 10)  (1133 106)  (1133 106)  LC_5 Logic Functioning bit
 (44 10)  (1134 106)  (1134 106)  LC_5 Logic Functioning bit
 (4 11)  (1094 107)  (1094 107)  routing T_21_6.sp4_h_r_10 <X> T_21_6.sp4_h_l_43
 (6 11)  (1096 107)  (1096 107)  routing T_21_6.sp4_h_r_10 <X> T_21_6.sp4_h_l_43
 (15 11)  (1105 107)  (1105 107)  routing T_21_6.tnr_op_4 <X> T_21_6.lc_trk_g2_4
 (17 11)  (1107 107)  (1107 107)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1108 107)  (1108 107)  routing T_21_6.sp4_h_r_45 <X> T_21_6.lc_trk_g2_5
 (22 11)  (1112 107)  (1112 107)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (1121 107)  (1121 107)  routing T_21_6.lc_trk_g3_7 <X> T_21_6.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 107)  (1122 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (1130 107)  (1130 107)  LC_5 Logic Functioning bit
 (41 11)  (1131 107)  (1131 107)  LC_5 Logic Functioning bit
 (42 11)  (1132 107)  (1132 107)  LC_5 Logic Functioning bit
 (43 11)  (1133 107)  (1133 107)  LC_5 Logic Functioning bit
 (15 12)  (1105 108)  (1105 108)  routing T_21_6.sp4_h_r_41 <X> T_21_6.lc_trk_g3_1
 (16 12)  (1106 108)  (1106 108)  routing T_21_6.sp4_h_r_41 <X> T_21_6.lc_trk_g3_1
 (17 12)  (1107 108)  (1107 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1108 108)  (1108 108)  routing T_21_6.sp4_h_r_41 <X> T_21_6.lc_trk_g3_1
 (27 12)  (1117 108)  (1117 108)  routing T_21_6.lc_trk_g3_2 <X> T_21_6.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 108)  (1118 108)  routing T_21_6.lc_trk_g3_2 <X> T_21_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 108)  (1119 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 108)  (1121 108)  routing T_21_6.lc_trk_g2_5 <X> T_21_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 108)  (1122 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 108)  (1123 108)  routing T_21_6.lc_trk_g2_5 <X> T_21_6.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 108)  (1125 108)  routing T_21_6.lc_trk_g2_6 <X> T_21_6.input_2_6
 (40 12)  (1130 108)  (1130 108)  LC_6 Logic Functioning bit
 (41 12)  (1131 108)  (1131 108)  LC_6 Logic Functioning bit
 (42 12)  (1132 108)  (1132 108)  LC_6 Logic Functioning bit
 (43 12)  (1133 108)  (1133 108)  LC_6 Logic Functioning bit
 (44 12)  (1134 108)  (1134 108)  LC_6 Logic Functioning bit
 (14 13)  (1104 109)  (1104 109)  routing T_21_6.sp12_v_b_16 <X> T_21_6.lc_trk_g3_0
 (16 13)  (1106 109)  (1106 109)  routing T_21_6.sp12_v_b_16 <X> T_21_6.lc_trk_g3_0
 (17 13)  (1107 109)  (1107 109)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (1108 109)  (1108 109)  routing T_21_6.sp4_h_r_41 <X> T_21_6.lc_trk_g3_1
 (22 13)  (1112 109)  (1112 109)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1114 109)  (1114 109)  routing T_21_6.tnr_op_2 <X> T_21_6.lc_trk_g3_2
 (30 13)  (1120 109)  (1120 109)  routing T_21_6.lc_trk_g3_2 <X> T_21_6.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 109)  (1122 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1123 109)  (1123 109)  routing T_21_6.lc_trk_g2_6 <X> T_21_6.input_2_6
 (35 13)  (1125 109)  (1125 109)  routing T_21_6.lc_trk_g2_6 <X> T_21_6.input_2_6
 (40 13)  (1130 109)  (1130 109)  LC_6 Logic Functioning bit
 (41 13)  (1131 109)  (1131 109)  LC_6 Logic Functioning bit
 (42 13)  (1132 109)  (1132 109)  LC_6 Logic Functioning bit
 (43 13)  (1133 109)  (1133 109)  LC_6 Logic Functioning bit
 (5 14)  (1095 110)  (1095 110)  routing T_21_6.sp4_h_r_6 <X> T_21_6.sp4_h_l_44
 (16 14)  (1106 110)  (1106 110)  routing T_21_6.sp12_v_b_21 <X> T_21_6.lc_trk_g3_5
 (17 14)  (1107 110)  (1107 110)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (1111 110)  (1111 110)  routing T_21_6.sp4_h_r_39 <X> T_21_6.lc_trk_g3_7
 (22 14)  (1112 110)  (1112 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1113 110)  (1113 110)  routing T_21_6.sp4_h_r_39 <X> T_21_6.lc_trk_g3_7
 (24 14)  (1114 110)  (1114 110)  routing T_21_6.sp4_h_r_39 <X> T_21_6.lc_trk_g3_7
 (28 14)  (1118 110)  (1118 110)  routing T_21_6.lc_trk_g2_4 <X> T_21_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 110)  (1119 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 110)  (1120 110)  routing T_21_6.lc_trk_g2_4 <X> T_21_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 110)  (1122 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 110)  (1123 110)  routing T_21_6.lc_trk_g3_1 <X> T_21_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 110)  (1124 110)  routing T_21_6.lc_trk_g3_1 <X> T_21_6.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 110)  (1125 110)  routing T_21_6.lc_trk_g0_7 <X> T_21_6.input_2_7
 (40 14)  (1130 110)  (1130 110)  LC_7 Logic Functioning bit
 (41 14)  (1131 110)  (1131 110)  LC_7 Logic Functioning bit
 (42 14)  (1132 110)  (1132 110)  LC_7 Logic Functioning bit
 (43 14)  (1133 110)  (1133 110)  LC_7 Logic Functioning bit
 (44 14)  (1134 110)  (1134 110)  LC_7 Logic Functioning bit
 (4 15)  (1094 111)  (1094 111)  routing T_21_6.sp4_h_r_6 <X> T_21_6.sp4_h_l_44
 (18 15)  (1108 111)  (1108 111)  routing T_21_6.sp12_v_b_21 <X> T_21_6.lc_trk_g3_5
 (32 15)  (1122 111)  (1122 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1125 111)  (1125 111)  routing T_21_6.lc_trk_g0_7 <X> T_21_6.input_2_7
 (40 15)  (1130 111)  (1130 111)  LC_7 Logic Functioning bit
 (41 15)  (1131 111)  (1131 111)  LC_7 Logic Functioning bit
 (42 15)  (1132 111)  (1132 111)  LC_7 Logic Functioning bit
 (43 15)  (1133 111)  (1133 111)  LC_7 Logic Functioning bit
 (46 15)  (1136 111)  (1136 111)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_6

 (0 2)  (1144 98)  (1144 98)  routing T_22_6.glb_netwk_6 <X> T_22_6.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 98)  (1145 98)  routing T_22_6.glb_netwk_6 <X> T_22_6.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 98)  (1146 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (1165 100)  (1165 100)  routing T_22_6.wire_logic_cluster/lc_3/out <X> T_22_6.lc_trk_g1_3
 (22 4)  (1166 100)  (1166 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1172 100)  (1172 100)  routing T_22_6.lc_trk_g2_5 <X> T_22_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 100)  (1173 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 100)  (1174 100)  routing T_22_6.lc_trk_g2_5 <X> T_22_6.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 100)  (1175 100)  routing T_22_6.lc_trk_g3_6 <X> T_22_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 100)  (1176 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 100)  (1177 100)  routing T_22_6.lc_trk_g3_6 <X> T_22_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 100)  (1178 100)  routing T_22_6.lc_trk_g3_6 <X> T_22_6.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 100)  (1181 100)  LC_2 Logic Functioning bit
 (39 4)  (1183 100)  (1183 100)  LC_2 Logic Functioning bit
 (45 4)  (1189 100)  (1189 100)  LC_2 Logic Functioning bit
 (26 5)  (1170 101)  (1170 101)  routing T_22_6.lc_trk_g2_2 <X> T_22_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 101)  (1172 101)  routing T_22_6.lc_trk_g2_2 <X> T_22_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 101)  (1173 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 101)  (1175 101)  routing T_22_6.lc_trk_g3_6 <X> T_22_6.wire_logic_cluster/lc_2/in_3
 (40 5)  (1184 101)  (1184 101)  LC_2 Logic Functioning bit
 (42 5)  (1186 101)  (1186 101)  LC_2 Logic Functioning bit
 (46 5)  (1190 101)  (1190 101)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (1195 101)  (1195 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (1170 102)  (1170 102)  routing T_22_6.lc_trk_g3_6 <X> T_22_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (1171 102)  (1171 102)  routing T_22_6.lc_trk_g1_3 <X> T_22_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 102)  (1173 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 102)  (1176 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 102)  (1177 102)  routing T_22_6.lc_trk_g2_2 <X> T_22_6.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 102)  (1179 102)  routing T_22_6.lc_trk_g2_5 <X> T_22_6.input_2_3
 (41 6)  (1185 102)  (1185 102)  LC_3 Logic Functioning bit
 (45 6)  (1189 102)  (1189 102)  LC_3 Logic Functioning bit
 (26 7)  (1170 103)  (1170 103)  routing T_22_6.lc_trk_g3_6 <X> T_22_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 103)  (1171 103)  routing T_22_6.lc_trk_g3_6 <X> T_22_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 103)  (1172 103)  routing T_22_6.lc_trk_g3_6 <X> T_22_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 103)  (1173 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 103)  (1174 103)  routing T_22_6.lc_trk_g1_3 <X> T_22_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 103)  (1175 103)  routing T_22_6.lc_trk_g2_2 <X> T_22_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 103)  (1176 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1177 103)  (1177 103)  routing T_22_6.lc_trk_g2_5 <X> T_22_6.input_2_3
 (38 7)  (1182 103)  (1182 103)  LC_3 Logic Functioning bit
 (39 7)  (1183 103)  (1183 103)  LC_3 Logic Functioning bit
 (41 7)  (1185 103)  (1185 103)  LC_3 Logic Functioning bit
 (46 7)  (1190 103)  (1190 103)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (1197 103)  (1197 103)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (1152 104)  (1152 104)  routing T_22_6.sp4_v_b_1 <X> T_22_6.sp4_h_r_7
 (9 8)  (1153 104)  (1153 104)  routing T_22_6.sp4_v_b_1 <X> T_22_6.sp4_h_r_7
 (10 8)  (1154 104)  (1154 104)  routing T_22_6.sp4_v_b_1 <X> T_22_6.sp4_h_r_7
 (25 8)  (1169 104)  (1169 104)  routing T_22_6.wire_logic_cluster/lc_2/out <X> T_22_6.lc_trk_g2_2
 (22 9)  (1166 105)  (1166 105)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (15 10)  (1159 106)  (1159 106)  routing T_22_6.sp4_v_t_32 <X> T_22_6.lc_trk_g2_5
 (16 10)  (1160 106)  (1160 106)  routing T_22_6.sp4_v_t_32 <X> T_22_6.lc_trk_g2_5
 (17 10)  (1161 106)  (1161 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (12 12)  (1156 108)  (1156 108)  routing T_22_6.sp4_v_b_5 <X> T_22_6.sp4_h_r_11
 (11 13)  (1155 109)  (1155 109)  routing T_22_6.sp4_v_b_5 <X> T_22_6.sp4_h_r_11
 (13 13)  (1157 109)  (1157 109)  routing T_22_6.sp4_v_b_5 <X> T_22_6.sp4_h_r_11
 (0 14)  (1144 110)  (1144 110)  routing T_22_6.glb_netwk_4 <X> T_22_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 110)  (1145 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1166 111)  (1166 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 111)  (1169 111)  routing T_22_6.sp4_r_v_b_46 <X> T_22_6.lc_trk_g3_6


LogicTile_23_6

 (8 0)  (1206 96)  (1206 96)  routing T_23_6.sp4_v_b_1 <X> T_23_6.sp4_h_r_1
 (9 0)  (1207 96)  (1207 96)  routing T_23_6.sp4_v_b_1 <X> T_23_6.sp4_h_r_1
 (22 1)  (1220 97)  (1220 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1221 97)  (1221 97)  routing T_23_6.sp4_v_b_18 <X> T_23_6.lc_trk_g0_2
 (24 1)  (1222 97)  (1222 97)  routing T_23_6.sp4_v_b_18 <X> T_23_6.lc_trk_g0_2
 (0 2)  (1198 98)  (1198 98)  routing T_23_6.glb_netwk_6 <X> T_23_6.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 98)  (1199 98)  routing T_23_6.glb_netwk_6 <X> T_23_6.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 98)  (1200 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1199 100)  (1199 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1203 100)  (1203 100)  routing T_23_6.sp4_v_t_38 <X> T_23_6.sp4_h_r_3
 (1 5)  (1199 101)  (1199 101)  routing T_23_6.lc_trk_g0_2 <X> T_23_6.wire_logic_cluster/lc_7/cen
 (3 6)  (1201 102)  (1201 102)  routing T_23_6.sp12_h_r_0 <X> T_23_6.sp12_v_t_23
 (15 6)  (1213 102)  (1213 102)  routing T_23_6.sp4_v_b_21 <X> T_23_6.lc_trk_g1_5
 (16 6)  (1214 102)  (1214 102)  routing T_23_6.sp4_v_b_21 <X> T_23_6.lc_trk_g1_5
 (17 6)  (1215 102)  (1215 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (1220 102)  (1220 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1221 102)  (1221 102)  routing T_23_6.sp4_v_b_23 <X> T_23_6.lc_trk_g1_7
 (24 6)  (1222 102)  (1222 102)  routing T_23_6.sp4_v_b_23 <X> T_23_6.lc_trk_g1_7
 (3 7)  (1201 103)  (1201 103)  routing T_23_6.sp12_h_r_0 <X> T_23_6.sp12_v_t_23
 (31 10)  (1229 106)  (1229 106)  routing T_23_6.lc_trk_g1_5 <X> T_23_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 106)  (1230 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 106)  (1232 106)  routing T_23_6.lc_trk_g1_5 <X> T_23_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 106)  (1234 106)  LC_5 Logic Functioning bit
 (37 10)  (1235 106)  (1235 106)  LC_5 Logic Functioning bit
 (38 10)  (1236 106)  (1236 106)  LC_5 Logic Functioning bit
 (39 10)  (1237 106)  (1237 106)  LC_5 Logic Functioning bit
 (45 10)  (1243 106)  (1243 106)  LC_5 Logic Functioning bit
 (36 11)  (1234 107)  (1234 107)  LC_5 Logic Functioning bit
 (37 11)  (1235 107)  (1235 107)  LC_5 Logic Functioning bit
 (38 11)  (1236 107)  (1236 107)  LC_5 Logic Functioning bit
 (39 11)  (1237 107)  (1237 107)  LC_5 Logic Functioning bit
 (5 12)  (1203 108)  (1203 108)  routing T_23_6.sp4_v_b_9 <X> T_23_6.sp4_h_r_9
 (8 12)  (1206 108)  (1206 108)  routing T_23_6.sp4_h_l_47 <X> T_23_6.sp4_h_r_10
 (12 12)  (1210 108)  (1210 108)  routing T_23_6.sp4_v_b_5 <X> T_23_6.sp4_h_r_11
 (6 13)  (1204 109)  (1204 109)  routing T_23_6.sp4_v_b_9 <X> T_23_6.sp4_h_r_9
 (11 13)  (1209 109)  (1209 109)  routing T_23_6.sp4_v_b_5 <X> T_23_6.sp4_h_r_11
 (13 13)  (1211 109)  (1211 109)  routing T_23_6.sp4_v_b_5 <X> T_23_6.sp4_h_r_11
 (1 14)  (1199 110)  (1199 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (31 14)  (1229 110)  (1229 110)  routing T_23_6.lc_trk_g1_7 <X> T_23_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 110)  (1230 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 110)  (1232 110)  routing T_23_6.lc_trk_g1_7 <X> T_23_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 110)  (1234 110)  LC_7 Logic Functioning bit
 (37 14)  (1235 110)  (1235 110)  LC_7 Logic Functioning bit
 (38 14)  (1236 110)  (1236 110)  LC_7 Logic Functioning bit
 (39 14)  (1237 110)  (1237 110)  LC_7 Logic Functioning bit
 (45 14)  (1243 110)  (1243 110)  LC_7 Logic Functioning bit
 (0 15)  (1198 111)  (1198 111)  routing T_23_6.glb_netwk_2 <X> T_23_6.wire_logic_cluster/lc_7/s_r
 (31 15)  (1229 111)  (1229 111)  routing T_23_6.lc_trk_g1_7 <X> T_23_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 111)  (1234 111)  LC_7 Logic Functioning bit
 (37 15)  (1235 111)  (1235 111)  LC_7 Logic Functioning bit
 (38 15)  (1236 111)  (1236 111)  LC_7 Logic Functioning bit
 (39 15)  (1237 111)  (1237 111)  LC_7 Logic Functioning bit


LogicTile_24_6

 (22 0)  (1274 96)  (1274 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (1273 97)  (1273 97)  routing T_24_6.sp4_r_v_b_32 <X> T_24_6.lc_trk_g0_3
 (14 3)  (1266 99)  (1266 99)  routing T_24_6.sp4_r_v_b_28 <X> T_24_6.lc_trk_g0_4
 (17 3)  (1269 99)  (1269 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 4)  (1267 100)  (1267 100)  routing T_24_6.sp4_v_b_17 <X> T_24_6.lc_trk_g1_1
 (16 4)  (1268 100)  (1268 100)  routing T_24_6.sp4_v_b_17 <X> T_24_6.lc_trk_g1_1
 (17 4)  (1269 100)  (1269 100)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 6)  (1273 102)  (1273 102)  routing T_24_6.sp4_h_l_10 <X> T_24_6.lc_trk_g1_7
 (22 6)  (1274 102)  (1274 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1275 102)  (1275 102)  routing T_24_6.sp4_h_l_10 <X> T_24_6.lc_trk_g1_7
 (24 6)  (1276 102)  (1276 102)  routing T_24_6.sp4_h_l_10 <X> T_24_6.lc_trk_g1_7
 (25 6)  (1277 102)  (1277 102)  routing T_24_6.bnr_op_6 <X> T_24_6.lc_trk_g1_6
 (27 6)  (1279 102)  (1279 102)  routing T_24_6.lc_trk_g3_1 <X> T_24_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 102)  (1280 102)  routing T_24_6.lc_trk_g3_1 <X> T_24_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 102)  (1281 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 102)  (1284 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 102)  (1286 102)  routing T_24_6.lc_trk_g1_1 <X> T_24_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 102)  (1288 102)  LC_3 Logic Functioning bit
 (38 6)  (1290 102)  (1290 102)  LC_3 Logic Functioning bit
 (21 7)  (1273 103)  (1273 103)  routing T_24_6.sp4_h_l_10 <X> T_24_6.lc_trk_g1_7
 (22 7)  (1274 103)  (1274 103)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1277 103)  (1277 103)  routing T_24_6.bnr_op_6 <X> T_24_6.lc_trk_g1_6
 (36 7)  (1288 103)  (1288 103)  LC_3 Logic Functioning bit
 (38 7)  (1290 103)  (1290 103)  LC_3 Logic Functioning bit
 (26 8)  (1278 104)  (1278 104)  routing T_24_6.lc_trk_g0_4 <X> T_24_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 104)  (1279 104)  routing T_24_6.lc_trk_g3_6 <X> T_24_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 104)  (1280 104)  routing T_24_6.lc_trk_g3_6 <X> T_24_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 104)  (1281 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 104)  (1282 104)  routing T_24_6.lc_trk_g3_6 <X> T_24_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 104)  (1284 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (1293 104)  (1293 104)  LC_4 Logic Functioning bit
 (43 8)  (1295 104)  (1295 104)  LC_4 Logic Functioning bit
 (29 9)  (1281 105)  (1281 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 105)  (1282 105)  routing T_24_6.lc_trk_g3_6 <X> T_24_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 105)  (1283 105)  routing T_24_6.lc_trk_g0_3 <X> T_24_6.wire_logic_cluster/lc_4/in_3
 (36 9)  (1288 105)  (1288 105)  LC_4 Logic Functioning bit
 (37 9)  (1289 105)  (1289 105)  LC_4 Logic Functioning bit
 (38 9)  (1290 105)  (1290 105)  LC_4 Logic Functioning bit
 (39 9)  (1291 105)  (1291 105)  LC_4 Logic Functioning bit
 (40 9)  (1292 105)  (1292 105)  LC_4 Logic Functioning bit
 (42 9)  (1294 105)  (1294 105)  LC_4 Logic Functioning bit
 (47 9)  (1299 105)  (1299 105)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (27 10)  (1279 106)  (1279 106)  routing T_24_6.lc_trk_g1_7 <X> T_24_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 106)  (1281 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 106)  (1282 106)  routing T_24_6.lc_trk_g1_7 <X> T_24_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 106)  (1284 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 106)  (1286 106)  routing T_24_6.lc_trk_g1_1 <X> T_24_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 106)  (1288 106)  LC_5 Logic Functioning bit
 (38 10)  (1290 106)  (1290 106)  LC_5 Logic Functioning bit
 (14 11)  (1266 107)  (1266 107)  routing T_24_6.sp12_v_b_20 <X> T_24_6.lc_trk_g2_4
 (16 11)  (1268 107)  (1268 107)  routing T_24_6.sp12_v_b_20 <X> T_24_6.lc_trk_g2_4
 (17 11)  (1269 107)  (1269 107)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (30 11)  (1282 107)  (1282 107)  routing T_24_6.lc_trk_g1_7 <X> T_24_6.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 107)  (1288 107)  LC_5 Logic Functioning bit
 (38 11)  (1290 107)  (1290 107)  LC_5 Logic Functioning bit
 (16 12)  (1268 108)  (1268 108)  routing T_24_6.sp4_v_b_33 <X> T_24_6.lc_trk_g3_1
 (17 12)  (1269 108)  (1269 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1270 108)  (1270 108)  routing T_24_6.sp4_v_b_33 <X> T_24_6.lc_trk_g3_1
 (31 12)  (1283 108)  (1283 108)  routing T_24_6.lc_trk_g1_6 <X> T_24_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 108)  (1284 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 108)  (1286 108)  routing T_24_6.lc_trk_g1_6 <X> T_24_6.wire_logic_cluster/lc_6/in_3
 (40 12)  (1292 108)  (1292 108)  LC_6 Logic Functioning bit
 (41 12)  (1293 108)  (1293 108)  LC_6 Logic Functioning bit
 (42 12)  (1294 108)  (1294 108)  LC_6 Logic Functioning bit
 (43 12)  (1295 108)  (1295 108)  LC_6 Logic Functioning bit
 (52 12)  (1304 108)  (1304 108)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (1270 109)  (1270 109)  routing T_24_6.sp4_v_b_33 <X> T_24_6.lc_trk_g3_1
 (31 13)  (1283 109)  (1283 109)  routing T_24_6.lc_trk_g1_6 <X> T_24_6.wire_logic_cluster/lc_6/in_3
 (40 13)  (1292 109)  (1292 109)  LC_6 Logic Functioning bit
 (41 13)  (1293 109)  (1293 109)  LC_6 Logic Functioning bit
 (42 13)  (1294 109)  (1294 109)  LC_6 Logic Functioning bit
 (43 13)  (1295 109)  (1295 109)  LC_6 Logic Functioning bit
 (28 14)  (1280 110)  (1280 110)  routing T_24_6.lc_trk_g2_4 <X> T_24_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 110)  (1281 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 110)  (1282 110)  routing T_24_6.lc_trk_g2_4 <X> T_24_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 110)  (1284 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 110)  (1286 110)  routing T_24_6.lc_trk_g1_1 <X> T_24_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 110)  (1288 110)  LC_7 Logic Functioning bit
 (38 14)  (1290 110)  (1290 110)  LC_7 Logic Functioning bit
 (22 15)  (1274 111)  (1274 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 111)  (1277 111)  routing T_24_6.sp4_r_v_b_46 <X> T_24_6.lc_trk_g3_6
 (36 15)  (1288 111)  (1288 111)  LC_7 Logic Functioning bit
 (38 15)  (1290 111)  (1290 111)  LC_7 Logic Functioning bit


RAM_Tile_25_6

 (28 0)  (1334 96)  (1334 96)  routing T_25_6.lc_trk_g2_1 <X> T_25_6.wire_bram/ram/WDATA_7
 (29 0)  (1335 96)  (1335 96)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_1 wire_bram/ram/WDATA_7
 (37 0)  (1343 96)  (1343 96)  Enable bit of Mux _out_links/OutMux5_0 => wire_bram/ram/RDATA_7 sp12_h_r_8
 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 98)  (1309 98)  routing T_25_6.sp12_v_t_23 <X> T_25_6.sp12_h_l_23
 (12 2)  (1318 98)  (1318 98)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_h_l_39
 (15 2)  (1321 98)  (1321 98)  routing T_25_6.lft_op_5 <X> T_25_6.lc_trk_g0_5
 (17 2)  (1323 98)  (1323 98)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1324 98)  (1324 98)  routing T_25_6.lft_op_5 <X> T_25_6.lc_trk_g0_5
 (28 2)  (1334 98)  (1334 98)  routing T_25_6.lc_trk_g2_6 <X> T_25_6.wire_bram/ram/WDATA_6
 (29 2)  (1335 98)  (1335 98)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_6 wire_bram/ram/WDATA_6
 (30 2)  (1336 98)  (1336 98)  routing T_25_6.lc_trk_g2_6 <X> T_25_6.wire_bram/ram/WDATA_6
 (39 2)  (1345 98)  (1345 98)  Enable bit of Mux _out_links/OutMux3_1 => wire_bram/ram/RDATA_6 sp12_v_b_2
 (11 3)  (1317 99)  (1317 99)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_h_l_39
 (13 3)  (1319 99)  (1319 99)  routing T_25_6.sp4_v_t_45 <X> T_25_6.sp4_h_l_39
 (30 3)  (1336 99)  (1336 99)  routing T_25_6.lc_trk_g2_6 <X> T_25_6.wire_bram/ram/WDATA_6
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (22 4)  (1328 100)  (1328 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (29 4)  (1335 100)  (1335 100)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_5
 (30 4)  (1336 100)  (1336 100)  routing T_25_6.lc_trk_g0_5 <X> T_25_6.wire_bram/ram/WDATA_5
 (0 5)  (1306 101)  (1306 101)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.wire_bram/ram/WCLKE
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.wire_bram/ram/WCLKE
 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (21 5)  (1327 101)  (1327 101)  routing T_25_6.sp4_r_v_b_27 <X> T_25_6.lc_trk_g1_3
 (40 5)  (1346 101)  (1346 101)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_5 sp12_v_t_19
 (27 6)  (1333 102)  (1333 102)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.wire_bram/ram/WDATA_4
 (28 6)  (1334 102)  (1334 102)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.wire_bram/ram/WDATA_4
 (29 6)  (1335 102)  (1335 102)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_3 wire_bram/ram/WDATA_4
 (30 7)  (1336 103)  (1336 103)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.wire_bram/ram/WDATA_4
 (40 7)  (1346 103)  (1346 103)  Enable bit of Mux _out_links/OutMux4_3 => wire_bram/ram/RDATA_4 sp12_v_t_21
 (15 8)  (1321 104)  (1321 104)  routing T_25_6.sp4_h_l_20 <X> T_25_6.lc_trk_g2_1
 (16 8)  (1322 104)  (1322 104)  routing T_25_6.sp4_h_l_20 <X> T_25_6.lc_trk_g2_1
 (17 8)  (1323 104)  (1323 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (1324 104)  (1324 104)  routing T_25_6.sp4_h_l_20 <X> T_25_6.lc_trk_g2_1
 (22 8)  (1328 104)  (1328 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1329 104)  (1329 104)  routing T_25_6.sp4_h_r_27 <X> T_25_6.lc_trk_g2_3
 (24 8)  (1330 104)  (1330 104)  routing T_25_6.sp4_h_r_27 <X> T_25_6.lc_trk_g2_3
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 9)  (1327 105)  (1327 105)  routing T_25_6.sp4_h_r_27 <X> T_25_6.lc_trk_g2_3
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (5 10)  (1311 106)  (1311 106)  routing T_25_6.sp4_v_t_43 <X> T_25_6.sp4_h_l_43
 (25 10)  (1331 106)  (1331 106)  routing T_25_6.sp4_h_r_46 <X> T_25_6.lc_trk_g2_6
 (27 10)  (1333 106)  (1333 106)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WDATA_2
 (28 10)  (1334 106)  (1334 106)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WDATA_2
 (29 10)  (1335 106)  (1335 106)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_5 wire_bram/ram/WDATA_2
 (30 10)  (1336 106)  (1336 106)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WDATA_2
 (6 11)  (1312 107)  (1312 107)  routing T_25_6.sp4_v_t_43 <X> T_25_6.sp4_h_l_43
 (14 11)  (1320 107)  (1320 107)  routing T_25_6.sp4_r_v_b_36 <X> T_25_6.lc_trk_g2_4
 (17 11)  (1323 107)  (1323 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1328 107)  (1328 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1329 107)  (1329 107)  routing T_25_6.sp4_h_r_46 <X> T_25_6.lc_trk_g2_6
 (24 11)  (1330 107)  (1330 107)  routing T_25_6.sp4_h_r_46 <X> T_25_6.lc_trk_g2_6
 (25 11)  (1331 107)  (1331 107)  routing T_25_6.sp4_h_r_46 <X> T_25_6.lc_trk_g2_6
 (40 11)  (1346 107)  (1346 107)  Enable bit of Mux _out_links/OutMux3_5 => wire_bram/ram/RDATA_2 sp12_v_t_9
 (15 12)  (1321 108)  (1321 108)  routing T_25_6.sp4_h_r_25 <X> T_25_6.lc_trk_g3_1
 (16 12)  (1322 108)  (1322 108)  routing T_25_6.sp4_h_r_25 <X> T_25_6.lc_trk_g3_1
 (17 12)  (1323 108)  (1323 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1327 108)  (1327 108)  routing T_25_6.sp4_h_r_35 <X> T_25_6.lc_trk_g3_3
 (22 12)  (1328 108)  (1328 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1329 108)  (1329 108)  routing T_25_6.sp4_h_r_35 <X> T_25_6.lc_trk_g3_3
 (24 12)  (1330 108)  (1330 108)  routing T_25_6.sp4_h_r_35 <X> T_25_6.lc_trk_g3_3
 (25 12)  (1331 108)  (1331 108)  routing T_25_6.sp4_h_r_42 <X> T_25_6.lc_trk_g3_2
 (27 12)  (1333 108)  (1333 108)  routing T_25_6.lc_trk_g3_2 <X> T_25_6.wire_bram/ram/WDATA_1
 (28 12)  (1334 108)  (1334 108)  routing T_25_6.lc_trk_g3_2 <X> T_25_6.wire_bram/ram/WDATA_1
 (29 12)  (1335 108)  (1335 108)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_1
 (37 12)  (1343 108)  (1343 108)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (18 13)  (1324 109)  (1324 109)  routing T_25_6.sp4_h_r_25 <X> T_25_6.lc_trk_g3_1
 (22 13)  (1328 109)  (1328 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 109)  (1329 109)  routing T_25_6.sp4_h_r_42 <X> T_25_6.lc_trk_g3_2
 (24 13)  (1330 109)  (1330 109)  routing T_25_6.sp4_h_r_42 <X> T_25_6.lc_trk_g3_2
 (25 13)  (1331 109)  (1331 109)  routing T_25_6.sp4_h_r_42 <X> T_25_6.lc_trk_g3_2
 (30 13)  (1336 109)  (1336 109)  routing T_25_6.lc_trk_g3_2 <X> T_25_6.wire_bram/ram/WDATA_1
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (8 14)  (1314 110)  (1314 110)  routing T_25_6.sp4_v_t_41 <X> T_25_6.sp4_h_l_47
 (9 14)  (1315 110)  (1315 110)  routing T_25_6.sp4_v_t_41 <X> T_25_6.sp4_h_l_47
 (10 14)  (1316 110)  (1316 110)  routing T_25_6.sp4_v_t_41 <X> T_25_6.sp4_h_l_47
 (17 14)  (1323 110)  (1323 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (1333 110)  (1333 110)  routing T_25_6.lc_trk_g3_1 <X> T_25_6.wire_bram/ram/WDATA_0
 (28 14)  (1334 110)  (1334 110)  routing T_25_6.lc_trk_g3_1 <X> T_25_6.wire_bram/ram/WDATA_0
 (29 14)  (1335 110)  (1335 110)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_1 wire_bram/ram/WDATA_0
 (38 14)  (1344 110)  (1344 110)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_0 sp4_v_b_30
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (18 15)  (1324 111)  (1324 111)  routing T_25_6.sp4_r_v_b_45 <X> T_25_6.lc_trk_g3_5


LogicTile_26_6

 (8 7)  (1356 103)  (1356 103)  routing T_26_6.sp4_h_l_41 <X> T_26_6.sp4_v_t_41
 (5 11)  (1353 107)  (1353 107)  routing T_26_6.sp4_h_l_43 <X> T_26_6.sp4_v_t_43


IO_Tile_33_6

 (4 0)  (1730 96)  (1730 96)  routing T_33_6.span4_vert_b_8 <X> T_33_6.lc_trk_g0_0
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 97)  (1731 97)  routing T_33_6.span4_vert_b_8 <X> T_33_6.lc_trk_g0_0
 (7 1)  (1733 97)  (1733 97)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_5 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (4 10)  (1730 106)  (1730 106)  routing T_33_6.span4_vert_b_10 <X> T_33_6.lc_trk_g1_2
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (5 11)  (1731 107)  (1731 107)  routing T_33_6.span4_vert_b_10 <X> T_33_6.lc_trk_g1_2
 (7 11)  (1733 107)  (1733 107)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 108)  (1731 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (7 12)  (1733 108)  (1733 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 108)  (1734 108)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g1_5
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (13 13)  (4 93)  (4 93)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_b_3
 (14 13)  (3 93)  (3 93)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_b_3


LogicTile_3_5

 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_5

 (3 14)  (657 94)  (657 94)  routing T_13_5.sp12_h_r_1 <X> T_13_5.sp12_v_t_22
 (3 15)  (657 95)  (657 95)  routing T_13_5.sp12_h_r_1 <X> T_13_5.sp12_v_t_22


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_v_t_23 <X> T_14_5.sp12_h_l_23


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_19_5

 (14 0)  (996 80)  (996 80)  routing T_19_5.sp12_h_r_0 <X> T_19_5.lc_trk_g0_0
 (15 0)  (997 80)  (997 80)  routing T_19_5.sp4_h_r_1 <X> T_19_5.lc_trk_g0_1
 (16 0)  (998 80)  (998 80)  routing T_19_5.sp4_h_r_1 <X> T_19_5.lc_trk_g0_1
 (17 0)  (999 80)  (999 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (27 0)  (1009 80)  (1009 80)  routing T_19_5.lc_trk_g1_6 <X> T_19_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 80)  (1011 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 80)  (1012 80)  routing T_19_5.lc_trk_g1_6 <X> T_19_5.wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 80)  (1026 80)  LC_0 Logic Functioning bit
 (14 1)  (996 81)  (996 81)  routing T_19_5.sp12_h_r_0 <X> T_19_5.lc_trk_g0_0
 (15 1)  (997 81)  (997 81)  routing T_19_5.sp12_h_r_0 <X> T_19_5.lc_trk_g0_0
 (17 1)  (999 81)  (999 81)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (18 1)  (1000 81)  (1000 81)  routing T_19_5.sp4_h_r_1 <X> T_19_5.lc_trk_g0_1
 (22 1)  (1004 81)  (1004 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1007 81)  (1007 81)  routing T_19_5.sp4_r_v_b_33 <X> T_19_5.lc_trk_g0_2
 (30 1)  (1012 81)  (1012 81)  routing T_19_5.lc_trk_g1_6 <X> T_19_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 81)  (1014 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 81)  (1015 81)  routing T_19_5.lc_trk_g2_0 <X> T_19_5.input_2_0
 (14 2)  (996 82)  (996 82)  routing T_19_5.sp12_h_l_3 <X> T_19_5.lc_trk_g0_4
 (25 2)  (1007 82)  (1007 82)  routing T_19_5.sp12_h_l_5 <X> T_19_5.lc_trk_g0_6
 (28 2)  (1010 82)  (1010 82)  routing T_19_5.lc_trk_g2_2 <X> T_19_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 82)  (1011 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (44 2)  (1026 82)  (1026 82)  LC_1 Logic Functioning bit
 (14 3)  (996 83)  (996 83)  routing T_19_5.sp12_h_l_3 <X> T_19_5.lc_trk_g0_4
 (15 3)  (997 83)  (997 83)  routing T_19_5.sp12_h_l_3 <X> T_19_5.lc_trk_g0_4
 (17 3)  (999 83)  (999 83)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (1004 83)  (1004 83)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1006 83)  (1006 83)  routing T_19_5.sp12_h_l_5 <X> T_19_5.lc_trk_g0_6
 (25 3)  (1007 83)  (1007 83)  routing T_19_5.sp12_h_l_5 <X> T_19_5.lc_trk_g0_6
 (30 3)  (1012 83)  (1012 83)  routing T_19_5.lc_trk_g2_2 <X> T_19_5.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 83)  (1014 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1016 83)  (1016 83)  routing T_19_5.lc_trk_g1_0 <X> T_19_5.input_2_1
 (21 4)  (1003 84)  (1003 84)  routing T_19_5.sp4_h_r_11 <X> T_19_5.lc_trk_g1_3
 (22 4)  (1004 84)  (1004 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 84)  (1005 84)  routing T_19_5.sp4_h_r_11 <X> T_19_5.lc_trk_g1_3
 (24 4)  (1006 84)  (1006 84)  routing T_19_5.sp4_h_r_11 <X> T_19_5.lc_trk_g1_3
 (25 4)  (1007 84)  (1007 84)  routing T_19_5.sp12_h_r_2 <X> T_19_5.lc_trk_g1_2
 (27 4)  (1009 84)  (1009 84)  routing T_19_5.lc_trk_g3_4 <X> T_19_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 84)  (1010 84)  routing T_19_5.lc_trk_g3_4 <X> T_19_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 84)  (1011 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 84)  (1012 84)  routing T_19_5.lc_trk_g3_4 <X> T_19_5.wire_logic_cluster/lc_2/in_1
 (35 4)  (1017 84)  (1017 84)  routing T_19_5.lc_trk_g0_6 <X> T_19_5.input_2_2
 (44 4)  (1026 84)  (1026 84)  LC_2 Logic Functioning bit
 (16 5)  (998 85)  (998 85)  routing T_19_5.sp12_h_r_8 <X> T_19_5.lc_trk_g1_0
 (17 5)  (999 85)  (999 85)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (1004 85)  (1004 85)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1006 85)  (1006 85)  routing T_19_5.sp12_h_r_2 <X> T_19_5.lc_trk_g1_2
 (25 5)  (1007 85)  (1007 85)  routing T_19_5.sp12_h_r_2 <X> T_19_5.lc_trk_g1_2
 (32 5)  (1014 85)  (1014 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1017 85)  (1017 85)  routing T_19_5.lc_trk_g0_6 <X> T_19_5.input_2_2
 (29 6)  (1011 86)  (1011 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 86)  (1012 86)  routing T_19_5.lc_trk_g0_4 <X> T_19_5.wire_logic_cluster/lc_3/in_1
 (35 6)  (1017 86)  (1017 86)  routing T_19_5.lc_trk_g3_6 <X> T_19_5.input_2_3
 (44 6)  (1026 86)  (1026 86)  LC_3 Logic Functioning bit
 (22 7)  (1004 87)  (1004 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 87)  (1005 87)  routing T_19_5.sp4_h_r_6 <X> T_19_5.lc_trk_g1_6
 (24 7)  (1006 87)  (1006 87)  routing T_19_5.sp4_h_r_6 <X> T_19_5.lc_trk_g1_6
 (25 7)  (1007 87)  (1007 87)  routing T_19_5.sp4_h_r_6 <X> T_19_5.lc_trk_g1_6
 (32 7)  (1014 87)  (1014 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1015 87)  (1015 87)  routing T_19_5.lc_trk_g3_6 <X> T_19_5.input_2_3
 (34 7)  (1016 87)  (1016 87)  routing T_19_5.lc_trk_g3_6 <X> T_19_5.input_2_3
 (35 7)  (1017 87)  (1017 87)  routing T_19_5.lc_trk_g3_6 <X> T_19_5.input_2_3
 (27 8)  (1009 88)  (1009 88)  routing T_19_5.lc_trk_g1_2 <X> T_19_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 88)  (1011 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (44 8)  (1026 88)  (1026 88)  LC_4 Logic Functioning bit
 (15 9)  (997 89)  (997 89)  routing T_19_5.sp4_v_t_29 <X> T_19_5.lc_trk_g2_0
 (16 9)  (998 89)  (998 89)  routing T_19_5.sp4_v_t_29 <X> T_19_5.lc_trk_g2_0
 (17 9)  (999 89)  (999 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1004 89)  (1004 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 89)  (1005 89)  routing T_19_5.sp4_v_b_42 <X> T_19_5.lc_trk_g2_2
 (24 9)  (1006 89)  (1006 89)  routing T_19_5.sp4_v_b_42 <X> T_19_5.lc_trk_g2_2
 (30 9)  (1012 89)  (1012 89)  routing T_19_5.lc_trk_g1_2 <X> T_19_5.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 89)  (1014 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 89)  (1017 89)  routing T_19_5.lc_trk_g0_2 <X> T_19_5.input_2_4
 (14 10)  (996 90)  (996 90)  routing T_19_5.sp4_v_b_36 <X> T_19_5.lc_trk_g2_4
 (22 10)  (1004 90)  (1004 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (1011 90)  (1011 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (44 10)  (1026 90)  (1026 90)  LC_5 Logic Functioning bit
 (14 11)  (996 91)  (996 91)  routing T_19_5.sp4_v_b_36 <X> T_19_5.lc_trk_g2_4
 (16 11)  (998 91)  (998 91)  routing T_19_5.sp4_v_b_36 <X> T_19_5.lc_trk_g2_4
 (17 11)  (999 91)  (999 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (1003 91)  (1003 91)  routing T_19_5.sp4_r_v_b_39 <X> T_19_5.lc_trk_g2_7
 (32 11)  (1014 91)  (1014 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1015 91)  (1015 91)  routing T_19_5.lc_trk_g3_2 <X> T_19_5.input_2_5
 (34 11)  (1016 91)  (1016 91)  routing T_19_5.lc_trk_g3_2 <X> T_19_5.input_2_5
 (35 11)  (1017 91)  (1017 91)  routing T_19_5.lc_trk_g3_2 <X> T_19_5.input_2_5
 (25 12)  (1007 92)  (1007 92)  routing T_19_5.sp4_v_t_23 <X> T_19_5.lc_trk_g3_2
 (29 12)  (1011 92)  (1011 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (35 12)  (1017 92)  (1017 92)  routing T_19_5.lc_trk_g2_4 <X> T_19_5.input_2_6
 (44 12)  (1026 92)  (1026 92)  LC_6 Logic Functioning bit
 (22 13)  (1004 93)  (1004 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1005 93)  (1005 93)  routing T_19_5.sp4_v_t_23 <X> T_19_5.lc_trk_g3_2
 (25 13)  (1007 93)  (1007 93)  routing T_19_5.sp4_v_t_23 <X> T_19_5.lc_trk_g3_2
 (32 13)  (1014 93)  (1014 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1015 93)  (1015 93)  routing T_19_5.lc_trk_g2_4 <X> T_19_5.input_2_6
 (27 14)  (1009 94)  (1009 94)  routing T_19_5.lc_trk_g1_3 <X> T_19_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 94)  (1011 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (35 14)  (1017 94)  (1017 94)  routing T_19_5.lc_trk_g2_7 <X> T_19_5.input_2_7
 (44 14)  (1026 94)  (1026 94)  LC_7 Logic Functioning bit
 (15 15)  (997 95)  (997 95)  routing T_19_5.sp4_v_t_33 <X> T_19_5.lc_trk_g3_4
 (16 15)  (998 95)  (998 95)  routing T_19_5.sp4_v_t_33 <X> T_19_5.lc_trk_g3_4
 (17 15)  (999 95)  (999 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (1004 95)  (1004 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1005 95)  (1005 95)  routing T_19_5.sp4_v_b_46 <X> T_19_5.lc_trk_g3_6
 (24 15)  (1006 95)  (1006 95)  routing T_19_5.sp4_v_b_46 <X> T_19_5.lc_trk_g3_6
 (30 15)  (1012 95)  (1012 95)  routing T_19_5.lc_trk_g1_3 <X> T_19_5.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 95)  (1014 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1015 95)  (1015 95)  routing T_19_5.lc_trk_g2_7 <X> T_19_5.input_2_7
 (35 15)  (1017 95)  (1017 95)  routing T_19_5.lc_trk_g2_7 <X> T_19_5.input_2_7


LogicTile_20_5

 (27 2)  (1063 82)  (1063 82)  routing T_20_5.lc_trk_g1_5 <X> T_20_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 82)  (1065 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 82)  (1066 82)  routing T_20_5.lc_trk_g1_5 <X> T_20_5.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 82)  (1067 82)  routing T_20_5.lc_trk_g1_7 <X> T_20_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 82)  (1068 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 82)  (1070 82)  routing T_20_5.lc_trk_g1_7 <X> T_20_5.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 82)  (1073 82)  LC_1 Logic Functioning bit
 (39 2)  (1075 82)  (1075 82)  LC_1 Logic Functioning bit
 (41 2)  (1077 82)  (1077 82)  LC_1 Logic Functioning bit
 (43 2)  (1079 82)  (1079 82)  LC_1 Logic Functioning bit
 (31 3)  (1067 83)  (1067 83)  routing T_20_5.lc_trk_g1_7 <X> T_20_5.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 83)  (1073 83)  LC_1 Logic Functioning bit
 (39 3)  (1075 83)  (1075 83)  LC_1 Logic Functioning bit
 (41 3)  (1077 83)  (1077 83)  LC_1 Logic Functioning bit
 (43 3)  (1079 83)  (1079 83)  LC_1 Logic Functioning bit
 (51 3)  (1087 83)  (1087 83)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 6)  (1051 86)  (1051 86)  routing T_20_5.sp12_h_r_5 <X> T_20_5.lc_trk_g1_5
 (17 6)  (1053 86)  (1053 86)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1054 86)  (1054 86)  routing T_20_5.sp12_h_r_5 <X> T_20_5.lc_trk_g1_5
 (21 6)  (1057 86)  (1057 86)  routing T_20_5.sp12_h_l_4 <X> T_20_5.lc_trk_g1_7
 (22 6)  (1058 86)  (1058 86)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1060 86)  (1060 86)  routing T_20_5.sp12_h_l_4 <X> T_20_5.lc_trk_g1_7
 (18 7)  (1054 87)  (1054 87)  routing T_20_5.sp12_h_r_5 <X> T_20_5.lc_trk_g1_5
 (21 7)  (1057 87)  (1057 87)  routing T_20_5.sp12_h_l_4 <X> T_20_5.lc_trk_g1_7


LogicTile_21_5

 (36 0)  (1126 80)  (1126 80)  LC_0 Logic Functioning bit
 (38 0)  (1128 80)  (1128 80)  LC_0 Logic Functioning bit
 (41 0)  (1131 80)  (1131 80)  LC_0 Logic Functioning bit
 (43 0)  (1133 80)  (1133 80)  LC_0 Logic Functioning bit
 (45 0)  (1135 80)  (1135 80)  LC_0 Logic Functioning bit
 (14 1)  (1104 81)  (1104 81)  routing T_21_5.sp4_r_v_b_35 <X> T_21_5.lc_trk_g0_0
 (17 1)  (1107 81)  (1107 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (1112 81)  (1112 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1116 81)  (1116 81)  routing T_21_5.lc_trk_g0_2 <X> T_21_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 81)  (1119 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (1127 81)  (1127 81)  LC_0 Logic Functioning bit
 (39 1)  (1129 81)  (1129 81)  LC_0 Logic Functioning bit
 (40 1)  (1130 81)  (1130 81)  LC_0 Logic Functioning bit
 (42 1)  (1132 81)  (1132 81)  LC_0 Logic Functioning bit
 (0 2)  (1090 82)  (1090 82)  routing T_21_5.glb_netwk_6 <X> T_21_5.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 82)  (1091 82)  routing T_21_5.glb_netwk_6 <X> T_21_5.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 82)  (1092 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 84)  (1090 84)  routing T_21_5.lc_trk_g3_3 <X> T_21_5.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 84)  (1091 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 85)  (1090 85)  routing T_21_5.lc_trk_g3_3 <X> T_21_5.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 85)  (1091 85)  routing T_21_5.lc_trk_g3_3 <X> T_21_5.wire_logic_cluster/lc_7/cen
 (13 9)  (1103 89)  (1103 89)  routing T_21_5.sp4_v_t_38 <X> T_21_5.sp4_h_r_8
 (29 10)  (1119 90)  (1119 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (1126 90)  (1126 90)  LC_5 Logic Functioning bit
 (38 10)  (1128 90)  (1128 90)  LC_5 Logic Functioning bit
 (41 10)  (1131 90)  (1131 90)  LC_5 Logic Functioning bit
 (43 10)  (1133 90)  (1133 90)  LC_5 Logic Functioning bit
 (45 10)  (1135 90)  (1135 90)  LC_5 Logic Functioning bit
 (36 11)  (1126 91)  (1126 91)  LC_5 Logic Functioning bit
 (38 11)  (1128 91)  (1128 91)  LC_5 Logic Functioning bit
 (41 11)  (1131 91)  (1131 91)  LC_5 Logic Functioning bit
 (43 11)  (1133 91)  (1133 91)  LC_5 Logic Functioning bit
 (21 12)  (1111 92)  (1111 92)  routing T_21_5.sp4_v_t_14 <X> T_21_5.lc_trk_g3_3
 (22 12)  (1112 92)  (1112 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1113 92)  (1113 92)  routing T_21_5.sp4_v_t_14 <X> T_21_5.lc_trk_g3_3
 (1 14)  (1091 94)  (1091 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 95)  (1090 95)  routing T_21_5.glb_netwk_2 <X> T_21_5.wire_logic_cluster/lc_7/s_r


LogicTile_22_5

 (27 0)  (1171 80)  (1171 80)  routing T_22_5.lc_trk_g1_0 <X> T_22_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 80)  (1173 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 80)  (1176 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 80)  (1177 80)  routing T_22_5.lc_trk_g3_2 <X> T_22_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 80)  (1178 80)  routing T_22_5.lc_trk_g3_2 <X> T_22_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 80)  (1180 80)  LC_0 Logic Functioning bit
 (38 0)  (1182 80)  (1182 80)  LC_0 Logic Functioning bit
 (31 1)  (1175 81)  (1175 81)  routing T_22_5.lc_trk_g3_2 <X> T_22_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 81)  (1180 81)  LC_0 Logic Functioning bit
 (38 1)  (1182 81)  (1182 81)  LC_0 Logic Functioning bit
 (48 1)  (1192 81)  (1192 81)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (15 2)  (1159 82)  (1159 82)  routing T_22_5.lft_op_5 <X> T_22_5.lc_trk_g0_5
 (17 2)  (1161 82)  (1161 82)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1162 82)  (1162 82)  routing T_22_5.lft_op_5 <X> T_22_5.lc_trk_g0_5
 (14 4)  (1158 84)  (1158 84)  routing T_22_5.lft_op_0 <X> T_22_5.lc_trk_g1_0
 (15 5)  (1159 85)  (1159 85)  routing T_22_5.lft_op_0 <X> T_22_5.lc_trk_g1_0
 (17 5)  (1161 85)  (1161 85)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (3 6)  (1147 86)  (1147 86)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (3 7)  (1147 87)  (1147 87)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (27 8)  (1171 88)  (1171 88)  routing T_22_5.lc_trk_g3_0 <X> T_22_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 88)  (1172 88)  routing T_22_5.lc_trk_g3_0 <X> T_22_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 88)  (1173 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 88)  (1176 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 88)  (1177 88)  routing T_22_5.lc_trk_g3_2 <X> T_22_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 88)  (1178 88)  routing T_22_5.lc_trk_g3_2 <X> T_22_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 88)  (1180 88)  LC_4 Logic Functioning bit
 (38 8)  (1182 88)  (1182 88)  LC_4 Logic Functioning bit
 (31 9)  (1175 89)  (1175 89)  routing T_22_5.lc_trk_g3_2 <X> T_22_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 89)  (1180 89)  LC_4 Logic Functioning bit
 (38 9)  (1182 89)  (1182 89)  LC_4 Logic Functioning bit
 (46 9)  (1190 89)  (1190 89)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 12)  (1169 92)  (1169 92)  routing T_22_5.sp4_h_r_42 <X> T_22_5.lc_trk_g3_2
 (29 12)  (1173 92)  (1173 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 92)  (1174 92)  routing T_22_5.lc_trk_g0_5 <X> T_22_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 92)  (1176 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 92)  (1177 92)  routing T_22_5.lc_trk_g3_2 <X> T_22_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 92)  (1178 92)  routing T_22_5.lc_trk_g3_2 <X> T_22_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 92)  (1180 92)  LC_6 Logic Functioning bit
 (38 12)  (1182 92)  (1182 92)  LC_6 Logic Functioning bit
 (16 13)  (1160 93)  (1160 93)  routing T_22_5.sp12_v_b_8 <X> T_22_5.lc_trk_g3_0
 (17 13)  (1161 93)  (1161 93)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (1166 93)  (1166 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1167 93)  (1167 93)  routing T_22_5.sp4_h_r_42 <X> T_22_5.lc_trk_g3_2
 (24 13)  (1168 93)  (1168 93)  routing T_22_5.sp4_h_r_42 <X> T_22_5.lc_trk_g3_2
 (25 13)  (1169 93)  (1169 93)  routing T_22_5.sp4_h_r_42 <X> T_22_5.lc_trk_g3_2
 (31 13)  (1175 93)  (1175 93)  routing T_22_5.lc_trk_g3_2 <X> T_22_5.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 93)  (1180 93)  LC_6 Logic Functioning bit
 (38 13)  (1182 93)  (1182 93)  LC_6 Logic Functioning bit
 (48 13)  (1192 93)  (1192 93)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_23_5

 (5 0)  (1203 80)  (1203 80)  routing T_23_5.sp4_v_t_37 <X> T_23_5.sp4_h_r_0
 (9 0)  (1207 80)  (1207 80)  routing T_23_5.sp4_v_t_36 <X> T_23_5.sp4_h_r_1
 (29 0)  (1227 80)  (1227 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 80)  (1228 80)  routing T_23_5.lc_trk_g0_5 <X> T_23_5.wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 80)  (1229 80)  routing T_23_5.lc_trk_g1_4 <X> T_23_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 80)  (1230 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 80)  (1232 80)  routing T_23_5.lc_trk_g1_4 <X> T_23_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 80)  (1234 80)  LC_0 Logic Functioning bit
 (38 0)  (1236 80)  (1236 80)  LC_0 Logic Functioning bit
 (36 1)  (1234 81)  (1234 81)  LC_0 Logic Functioning bit
 (38 1)  (1236 81)  (1236 81)  LC_0 Logic Functioning bit
 (48 1)  (1246 81)  (1246 81)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (9 2)  (1207 82)  (1207 82)  routing T_23_5.sp4_h_r_10 <X> T_23_5.sp4_h_l_36
 (10 2)  (1208 82)  (1208 82)  routing T_23_5.sp4_h_r_10 <X> T_23_5.sp4_h_l_36
 (15 2)  (1213 82)  (1213 82)  routing T_23_5.top_op_5 <X> T_23_5.lc_trk_g0_5
 (17 2)  (1215 82)  (1215 82)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1220 82)  (1220 82)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1222 82)  (1222 82)  routing T_23_5.top_op_7 <X> T_23_5.lc_trk_g0_7
 (18 3)  (1216 83)  (1216 83)  routing T_23_5.top_op_5 <X> T_23_5.lc_trk_g0_5
 (21 3)  (1219 83)  (1219 83)  routing T_23_5.top_op_7 <X> T_23_5.lc_trk_g0_7
 (27 4)  (1225 84)  (1225 84)  routing T_23_5.lc_trk_g3_0 <X> T_23_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 84)  (1226 84)  routing T_23_5.lc_trk_g3_0 <X> T_23_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 84)  (1227 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 84)  (1229 84)  routing T_23_5.lc_trk_g1_4 <X> T_23_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 84)  (1230 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 84)  (1232 84)  routing T_23_5.lc_trk_g1_4 <X> T_23_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 84)  (1234 84)  LC_2 Logic Functioning bit
 (38 4)  (1236 84)  (1236 84)  LC_2 Logic Functioning bit
 (4 5)  (1202 85)  (1202 85)  routing T_23_5.sp4_v_t_47 <X> T_23_5.sp4_h_r_3
 (36 5)  (1234 85)  (1234 85)  LC_2 Logic Functioning bit
 (38 5)  (1236 85)  (1236 85)  LC_2 Logic Functioning bit
 (48 5)  (1246 85)  (1246 85)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 7)  (1212 87)  (1212 87)  routing T_23_5.sp4_r_v_b_28 <X> T_23_5.lc_trk_g1_4
 (17 7)  (1215 87)  (1215 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (15 8)  (1213 88)  (1213 88)  routing T_23_5.sp4_v_t_28 <X> T_23_5.lc_trk_g2_1
 (16 8)  (1214 88)  (1214 88)  routing T_23_5.sp4_v_t_28 <X> T_23_5.lc_trk_g2_1
 (17 8)  (1215 88)  (1215 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (1226 88)  (1226 88)  routing T_23_5.lc_trk_g2_1 <X> T_23_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 88)  (1227 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 88)  (1229 88)  routing T_23_5.lc_trk_g1_4 <X> T_23_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 88)  (1230 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 88)  (1232 88)  routing T_23_5.lc_trk_g1_4 <X> T_23_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 88)  (1234 88)  LC_4 Logic Functioning bit
 (38 8)  (1236 88)  (1236 88)  LC_4 Logic Functioning bit
 (47 8)  (1245 88)  (1245 88)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (1234 89)  (1234 89)  LC_4 Logic Functioning bit
 (38 9)  (1236 89)  (1236 89)  LC_4 Logic Functioning bit
 (8 10)  (1206 90)  (1206 90)  routing T_23_5.sp4_v_t_36 <X> T_23_5.sp4_h_l_42
 (9 10)  (1207 90)  (1207 90)  routing T_23_5.sp4_v_t_36 <X> T_23_5.sp4_h_l_42
 (10 10)  (1208 90)  (1208 90)  routing T_23_5.sp4_v_t_36 <X> T_23_5.sp4_h_l_42
 (6 11)  (1204 91)  (1204 91)  routing T_23_5.sp4_h_r_6 <X> T_23_5.sp4_h_l_43
 (14 12)  (1212 92)  (1212 92)  routing T_23_5.sp4_h_l_21 <X> T_23_5.lc_trk_g3_0
 (29 12)  (1227 92)  (1227 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 92)  (1228 92)  routing T_23_5.lc_trk_g0_7 <X> T_23_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 92)  (1229 92)  routing T_23_5.lc_trk_g1_4 <X> T_23_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 92)  (1230 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 92)  (1232 92)  routing T_23_5.lc_trk_g1_4 <X> T_23_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 92)  (1234 92)  LC_6 Logic Functioning bit
 (38 12)  (1236 92)  (1236 92)  LC_6 Logic Functioning bit
 (15 13)  (1213 93)  (1213 93)  routing T_23_5.sp4_h_l_21 <X> T_23_5.lc_trk_g3_0
 (16 13)  (1214 93)  (1214 93)  routing T_23_5.sp4_h_l_21 <X> T_23_5.lc_trk_g3_0
 (17 13)  (1215 93)  (1215 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (30 13)  (1228 93)  (1228 93)  routing T_23_5.lc_trk_g0_7 <X> T_23_5.wire_logic_cluster/lc_6/in_1
 (36 13)  (1234 93)  (1234 93)  LC_6 Logic Functioning bit
 (38 13)  (1236 93)  (1236 93)  LC_6 Logic Functioning bit
 (48 13)  (1246 93)  (1246 93)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (1210 94)  (1210 94)  routing T_23_5.sp4_h_r_8 <X> T_23_5.sp4_h_l_46
 (13 15)  (1211 95)  (1211 95)  routing T_23_5.sp4_h_r_8 <X> T_23_5.sp4_h_l_46


LogicTile_24_5

 (28 0)  (1280 80)  (1280 80)  routing T_24_5.lc_trk_g2_3 <X> T_24_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 80)  (1281 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 80)  (1283 80)  routing T_24_5.lc_trk_g3_4 <X> T_24_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 80)  (1284 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 80)  (1285 80)  routing T_24_5.lc_trk_g3_4 <X> T_24_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 80)  (1286 80)  routing T_24_5.lc_trk_g3_4 <X> T_24_5.wire_logic_cluster/lc_0/in_3
 (41 0)  (1293 80)  (1293 80)  LC_0 Logic Functioning bit
 (43 0)  (1295 80)  (1295 80)  LC_0 Logic Functioning bit
 (26 1)  (1278 81)  (1278 81)  routing T_24_5.lc_trk_g2_2 <X> T_24_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 81)  (1280 81)  routing T_24_5.lc_trk_g2_2 <X> T_24_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 81)  (1281 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 81)  (1282 81)  routing T_24_5.lc_trk_g2_3 <X> T_24_5.wire_logic_cluster/lc_0/in_1
 (36 1)  (1288 81)  (1288 81)  LC_0 Logic Functioning bit
 (37 1)  (1289 81)  (1289 81)  LC_0 Logic Functioning bit
 (38 1)  (1290 81)  (1290 81)  LC_0 Logic Functioning bit
 (39 1)  (1291 81)  (1291 81)  LC_0 Logic Functioning bit
 (40 1)  (1292 81)  (1292 81)  LC_0 Logic Functioning bit
 (42 1)  (1294 81)  (1294 81)  LC_0 Logic Functioning bit
 (51 1)  (1303 81)  (1303 81)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 6)  (1266 86)  (1266 86)  routing T_24_5.sp4_h_l_9 <X> T_24_5.lc_trk_g1_4
 (31 6)  (1283 86)  (1283 86)  routing T_24_5.lc_trk_g2_4 <X> T_24_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 86)  (1284 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 86)  (1285 86)  routing T_24_5.lc_trk_g2_4 <X> T_24_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 86)  (1288 86)  LC_3 Logic Functioning bit
 (38 6)  (1290 86)  (1290 86)  LC_3 Logic Functioning bit
 (14 7)  (1266 87)  (1266 87)  routing T_24_5.sp4_h_l_9 <X> T_24_5.lc_trk_g1_4
 (15 7)  (1267 87)  (1267 87)  routing T_24_5.sp4_h_l_9 <X> T_24_5.lc_trk_g1_4
 (16 7)  (1268 87)  (1268 87)  routing T_24_5.sp4_h_l_9 <X> T_24_5.lc_trk_g1_4
 (17 7)  (1269 87)  (1269 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (1278 87)  (1278 87)  routing T_24_5.lc_trk_g3_2 <X> T_24_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 87)  (1279 87)  routing T_24_5.lc_trk_g3_2 <X> T_24_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 87)  (1280 87)  routing T_24_5.lc_trk_g3_2 <X> T_24_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 87)  (1281 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 87)  (1289 87)  LC_3 Logic Functioning bit
 (39 7)  (1291 87)  (1291 87)  LC_3 Logic Functioning bit
 (15 8)  (1267 88)  (1267 88)  routing T_24_5.rgt_op_1 <X> T_24_5.lc_trk_g2_1
 (17 8)  (1269 88)  (1269 88)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1270 88)  (1270 88)  routing T_24_5.rgt_op_1 <X> T_24_5.lc_trk_g2_1
 (21 8)  (1273 88)  (1273 88)  routing T_24_5.rgt_op_3 <X> T_24_5.lc_trk_g2_3
 (22 8)  (1274 88)  (1274 88)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1276 88)  (1276 88)  routing T_24_5.rgt_op_3 <X> T_24_5.lc_trk_g2_3
 (25 8)  (1277 88)  (1277 88)  routing T_24_5.rgt_op_2 <X> T_24_5.lc_trk_g2_2
 (26 8)  (1278 88)  (1278 88)  routing T_24_5.lc_trk_g2_4 <X> T_24_5.wire_logic_cluster/lc_4/in_0
 (31 8)  (1283 88)  (1283 88)  routing T_24_5.lc_trk_g1_4 <X> T_24_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 88)  (1284 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 88)  (1286 88)  routing T_24_5.lc_trk_g1_4 <X> T_24_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 88)  (1288 88)  LC_4 Logic Functioning bit
 (38 8)  (1290 88)  (1290 88)  LC_4 Logic Functioning bit
 (22 9)  (1274 89)  (1274 89)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1276 89)  (1276 89)  routing T_24_5.rgt_op_2 <X> T_24_5.lc_trk_g2_2
 (28 9)  (1280 89)  (1280 89)  routing T_24_5.lc_trk_g2_4 <X> T_24_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 89)  (1281 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (1289 89)  (1289 89)  LC_4 Logic Functioning bit
 (39 9)  (1291 89)  (1291 89)  LC_4 Logic Functioning bit
 (14 10)  (1266 90)  (1266 90)  routing T_24_5.sp4_v_t_17 <X> T_24_5.lc_trk_g2_4
 (25 10)  (1277 90)  (1277 90)  routing T_24_5.wire_logic_cluster/lc_6/out <X> T_24_5.lc_trk_g2_6
 (28 10)  (1280 90)  (1280 90)  routing T_24_5.lc_trk_g2_2 <X> T_24_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 90)  (1281 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 90)  (1283 90)  routing T_24_5.lc_trk_g2_6 <X> T_24_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 90)  (1284 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 90)  (1285 90)  routing T_24_5.lc_trk_g2_6 <X> T_24_5.wire_logic_cluster/lc_5/in_3
 (37 10)  (1289 90)  (1289 90)  LC_5 Logic Functioning bit
 (38 10)  (1290 90)  (1290 90)  LC_5 Logic Functioning bit
 (42 10)  (1294 90)  (1294 90)  LC_5 Logic Functioning bit
 (43 10)  (1295 90)  (1295 90)  LC_5 Logic Functioning bit
 (16 11)  (1268 91)  (1268 91)  routing T_24_5.sp4_v_t_17 <X> T_24_5.lc_trk_g2_4
 (17 11)  (1269 91)  (1269 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1274 91)  (1274 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (1280 91)  (1280 91)  routing T_24_5.lc_trk_g2_1 <X> T_24_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 91)  (1281 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 91)  (1282 91)  routing T_24_5.lc_trk_g2_2 <X> T_24_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 91)  (1283 91)  routing T_24_5.lc_trk_g2_6 <X> T_24_5.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 91)  (1284 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1285 91)  (1285 91)  routing T_24_5.lc_trk_g3_0 <X> T_24_5.input_2_5
 (34 11)  (1286 91)  (1286 91)  routing T_24_5.lc_trk_g3_0 <X> T_24_5.input_2_5
 (36 11)  (1288 91)  (1288 91)  LC_5 Logic Functioning bit
 (37 11)  (1289 91)  (1289 91)  LC_5 Logic Functioning bit
 (42 11)  (1294 91)  (1294 91)  LC_5 Logic Functioning bit
 (43 11)  (1295 91)  (1295 91)  LC_5 Logic Functioning bit
 (51 11)  (1303 91)  (1303 91)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (1266 92)  (1266 92)  routing T_24_5.rgt_op_0 <X> T_24_5.lc_trk_g3_0
 (15 12)  (1267 92)  (1267 92)  routing T_24_5.rgt_op_1 <X> T_24_5.lc_trk_g3_1
 (17 12)  (1269 92)  (1269 92)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1270 92)  (1270 92)  routing T_24_5.rgt_op_1 <X> T_24_5.lc_trk_g3_1
 (28 12)  (1280 92)  (1280 92)  routing T_24_5.lc_trk_g2_3 <X> T_24_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 92)  (1281 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 92)  (1283 92)  routing T_24_5.lc_trk_g3_4 <X> T_24_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 92)  (1284 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 92)  (1285 92)  routing T_24_5.lc_trk_g3_4 <X> T_24_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 92)  (1286 92)  routing T_24_5.lc_trk_g3_4 <X> T_24_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 92)  (1288 92)  LC_6 Logic Functioning bit
 (38 12)  (1290 92)  (1290 92)  LC_6 Logic Functioning bit
 (15 13)  (1267 93)  (1267 93)  routing T_24_5.rgt_op_0 <X> T_24_5.lc_trk_g3_0
 (17 13)  (1269 93)  (1269 93)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (1274 93)  (1274 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 93)  (1275 93)  routing T_24_5.sp4_h_l_15 <X> T_24_5.lc_trk_g3_2
 (24 13)  (1276 93)  (1276 93)  routing T_24_5.sp4_h_l_15 <X> T_24_5.lc_trk_g3_2
 (25 13)  (1277 93)  (1277 93)  routing T_24_5.sp4_h_l_15 <X> T_24_5.lc_trk_g3_2
 (30 13)  (1282 93)  (1282 93)  routing T_24_5.lc_trk_g2_3 <X> T_24_5.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 93)  (1288 93)  LC_6 Logic Functioning bit
 (38 13)  (1290 93)  (1290 93)  LC_6 Logic Functioning bit
 (14 14)  (1266 94)  (1266 94)  routing T_24_5.rgt_op_4 <X> T_24_5.lc_trk_g3_4
 (27 14)  (1279 94)  (1279 94)  routing T_24_5.lc_trk_g3_1 <X> T_24_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 94)  (1280 94)  routing T_24_5.lc_trk_g3_1 <X> T_24_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 94)  (1281 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 94)  (1284 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 94)  (1285 94)  routing T_24_5.lc_trk_g2_2 <X> T_24_5.wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 94)  (1289 94)  LC_7 Logic Functioning bit
 (38 14)  (1290 94)  (1290 94)  LC_7 Logic Functioning bit
 (41 14)  (1293 94)  (1293 94)  LC_7 Logic Functioning bit
 (43 14)  (1295 94)  (1295 94)  LC_7 Logic Functioning bit
 (50 14)  (1302 94)  (1302 94)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (1267 95)  (1267 95)  routing T_24_5.rgt_op_4 <X> T_24_5.lc_trk_g3_4
 (17 15)  (1269 95)  (1269 95)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (31 15)  (1283 95)  (1283 95)  routing T_24_5.lc_trk_g2_2 <X> T_24_5.wire_logic_cluster/lc_7/in_3
 (37 15)  (1289 95)  (1289 95)  LC_7 Logic Functioning bit
 (38 15)  (1290 95)  (1290 95)  LC_7 Logic Functioning bit
 (41 15)  (1293 95)  (1293 95)  LC_7 Logic Functioning bit
 (43 15)  (1295 95)  (1295 95)  LC_7 Logic Functioning bit
 (51 15)  (1303 95)  (1303 95)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_25_5

 (21 0)  (1327 80)  (1327 80)  routing T_25_5.lft_op_3 <X> T_25_5.lc_trk_g0_3
 (22 0)  (1328 80)  (1328 80)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1330 80)  (1330 80)  routing T_25_5.lft_op_3 <X> T_25_5.lc_trk_g0_3
 (27 0)  (1333 80)  (1333 80)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.wire_bram/ram/WDATA_15
 (29 0)  (1335 80)  (1335 80)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_4 wire_bram/ram/WDATA_15
 (30 0)  (1336 80)  (1336 80)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.wire_bram/ram/WDATA_15
 (36 0)  (1342 80)  (1342 80)  Enable bit of Mux _out_links/OutMux8_0 => wire_bram/ram/RDATA_15 sp4_h_r_32
 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 82)  (1320 82)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g0_4
 (27 2)  (1333 82)  (1333 82)  routing T_25_5.lc_trk_g1_3 <X> T_25_5.wire_bram/ram/WDATA_14
 (29 2)  (1335 82)  (1335 82)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_3 wire_bram/ram/WDATA_14
 (36 2)  (1342 82)  (1342 82)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_14 sp4_h_r_34
 (14 3)  (1320 83)  (1320 83)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g0_4
 (15 3)  (1321 83)  (1321 83)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g0_4
 (17 3)  (1323 83)  (1323 83)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (30 3)  (1336 83)  (1336 83)  routing T_25_5.lc_trk_g1_3 <X> T_25_5.wire_bram/ram/WDATA_14
 (21 4)  (1327 84)  (1327 84)  routing T_25_5.sp4_h_r_11 <X> T_25_5.lc_trk_g1_3
 (22 4)  (1328 84)  (1328 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1329 84)  (1329 84)  routing T_25_5.sp4_h_r_11 <X> T_25_5.lc_trk_g1_3
 (24 4)  (1330 84)  (1330 84)  routing T_25_5.sp4_h_r_11 <X> T_25_5.lc_trk_g1_3
 (29 4)  (1335 84)  (1335 84)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_3 wire_bram/ram/WDATA_13
 (37 4)  (1343 84)  (1343 84)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (30 5)  (1336 85)  (1336 85)  routing T_25_5.lc_trk_g0_3 <X> T_25_5.wire_bram/ram/WDATA_13
 (14 6)  (1320 86)  (1320 86)  routing T_25_5.lft_op_4 <X> T_25_5.lc_trk_g1_4
 (27 6)  (1333 86)  (1333 86)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.wire_bram/ram/WDATA_12
 (28 6)  (1334 86)  (1334 86)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.wire_bram/ram/WDATA_12
 (29 6)  (1335 86)  (1335 86)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_3 wire_bram/ram/WDATA_12
 (37 6)  (1343 86)  (1343 86)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_12 sp12_h_r_14
 (15 7)  (1321 87)  (1321 87)  routing T_25_5.lft_op_4 <X> T_25_5.lc_trk_g1_4
 (17 7)  (1323 87)  (1323 87)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (30 7)  (1336 87)  (1336 87)  routing T_25_5.lc_trk_g3_3 <X> T_25_5.wire_bram/ram/WDATA_12
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_14 lc_trk_g2_3
 (23 8)  (1329 88)  (1329 88)  routing T_25_5.sp4_h_l_14 <X> T_25_5.lc_trk_g2_3
 (24 8)  (1330 88)  (1330 88)  routing T_25_5.sp4_h_l_14 <X> T_25_5.lc_trk_g2_3
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 88)  (1344 88)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (14 9)  (1320 89)  (1320 89)  routing T_25_5.sp4_h_r_24 <X> T_25_5.lc_trk_g2_0
 (15 9)  (1321 89)  (1321 89)  routing T_25_5.sp4_h_r_24 <X> T_25_5.lc_trk_g2_0
 (16 9)  (1322 89)  (1322 89)  routing T_25_5.sp4_h_r_24 <X> T_25_5.lc_trk_g2_0
 (17 9)  (1323 89)  (1323 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (1327 89)  (1327 89)  routing T_25_5.sp4_h_l_14 <X> T_25_5.lc_trk_g2_3
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (38 9)  (1344 89)  (1344 89)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (3 10)  (1309 90)  (1309 90)  routing T_25_5.sp12_v_t_22 <X> T_25_5.sp12_h_l_22
 (14 10)  (1320 90)  (1320 90)  routing T_25_5.sp4_h_r_36 <X> T_25_5.lc_trk_g2_4
 (22 10)  (1328 90)  (1328 90)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1330 90)  (1330 90)  routing T_25_5.tnl_op_7 <X> T_25_5.lc_trk_g2_7
 (28 10)  (1334 90)  (1334 90)  routing T_25_5.lc_trk_g2_0 <X> T_25_5.wire_bram/ram/WDATA_10
 (29 10)  (1335 90)  (1335 90)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_0 wire_bram/ram/WDATA_10
 (39 10)  (1345 90)  (1345 90)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_10 sp4_v_t_31
 (40 10)  (1346 90)  (1346 90)  Enable bit of Mux _out_links/OutMuxa_5 => wire_bram/ram/RDATA_10 sp4_r_v_b_27
 (15 11)  (1321 91)  (1321 91)  routing T_25_5.sp4_h_r_36 <X> T_25_5.lc_trk_g2_4
 (16 11)  (1322 91)  (1322 91)  routing T_25_5.sp4_h_r_36 <X> T_25_5.lc_trk_g2_4
 (17 11)  (1323 91)  (1323 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1327 91)  (1327 91)  routing T_25_5.tnl_op_7 <X> T_25_5.lc_trk_g2_7
 (38 11)  (1344 91)  (1344 91)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_10 sp12_h_l_17
 (22 12)  (1328 92)  (1328 92)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1330 92)  (1330 92)  routing T_25_5.tnl_op_3 <X> T_25_5.lc_trk_g3_3
 (28 12)  (1334 92)  (1334 92)  routing T_25_5.lc_trk_g2_7 <X> T_25_5.wire_bram/ram/WDATA_9
 (29 12)  (1335 92)  (1335 92)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 92)  (1336 92)  routing T_25_5.lc_trk_g2_7 <X> T_25_5.wire_bram/ram/WDATA_9
 (38 12)  (1344 92)  (1344 92)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (21 13)  (1327 93)  (1327 93)  routing T_25_5.tnl_op_3 <X> T_25_5.lc_trk_g3_3
 (30 13)  (1336 93)  (1336 93)  routing T_25_5.lc_trk_g2_7 <X> T_25_5.wire_bram/ram/WDATA_9
 (38 13)  (1344 93)  (1344 93)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_9 sp12_h_r_20
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (29 14)  (1335 94)  (1335 94)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_4 wire_bram/ram/WDATA_8
 (30 14)  (1336 94)  (1336 94)  routing T_25_5.lc_trk_g0_4 <X> T_25_5.wire_bram/ram/WDATA_8
 (38 14)  (1344 94)  (1344 94)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_8 sp4_v_t_19
 (39 14)  (1345 94)  (1345 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_8 sp4_v_b_46
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.wire_bram/ram/RE
 (37 15)  (1343 95)  (1343 95)  Enable bit of Mux _out_links/OutMux7_7 => wire_bram/ram/RDATA_8 sp4_h_l_19


LogicTile_26_5

 (13 1)  (1361 81)  (1361 81)  routing T_26_5.sp4_v_t_44 <X> T_26_5.sp4_h_r_2
 (8 2)  (1356 82)  (1356 82)  routing T_26_5.sp4_v_t_36 <X> T_26_5.sp4_h_l_36
 (9 2)  (1357 82)  (1357 82)  routing T_26_5.sp4_v_t_36 <X> T_26_5.sp4_h_l_36
 (12 2)  (1360 82)  (1360 82)  routing T_26_5.sp4_v_t_39 <X> T_26_5.sp4_h_l_39
 (11 3)  (1359 83)  (1359 83)  routing T_26_5.sp4_v_t_39 <X> T_26_5.sp4_h_l_39
 (28 6)  (1376 86)  (1376 86)  routing T_26_5.lc_trk_g2_6 <X> T_26_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 86)  (1377 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1378 86)  (1378 86)  routing T_26_5.lc_trk_g2_6 <X> T_26_5.wire_logic_cluster/lc_3/in_1
 (31 6)  (1379 86)  (1379 86)  routing T_26_5.lc_trk_g2_4 <X> T_26_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (1380 86)  (1380 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1381 86)  (1381 86)  routing T_26_5.lc_trk_g2_4 <X> T_26_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 86)  (1384 86)  LC_3 Logic Functioning bit
 (38 6)  (1386 86)  (1386 86)  LC_3 Logic Functioning bit
 (46 6)  (1394 86)  (1394 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (1378 87)  (1378 87)  routing T_26_5.lc_trk_g2_6 <X> T_26_5.wire_logic_cluster/lc_3/in_1
 (36 7)  (1384 87)  (1384 87)  LC_3 Logic Functioning bit
 (38 7)  (1386 87)  (1386 87)  LC_3 Logic Functioning bit
 (14 10)  (1362 90)  (1362 90)  routing T_26_5.sp4_h_r_36 <X> T_26_5.lc_trk_g2_4
 (12 11)  (1360 91)  (1360 91)  routing T_26_5.sp4_h_l_45 <X> T_26_5.sp4_v_t_45
 (15 11)  (1363 91)  (1363 91)  routing T_26_5.sp4_h_r_36 <X> T_26_5.lc_trk_g2_4
 (16 11)  (1364 91)  (1364 91)  routing T_26_5.sp4_h_r_36 <X> T_26_5.lc_trk_g2_4
 (17 11)  (1365 91)  (1365 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1370 91)  (1370 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1371 91)  (1371 91)  routing T_26_5.sp4_v_b_46 <X> T_26_5.lc_trk_g2_6
 (24 11)  (1372 91)  (1372 91)  routing T_26_5.sp4_v_b_46 <X> T_26_5.lc_trk_g2_6


LogicTile_27_5

 (5 14)  (1407 94)  (1407 94)  routing T_27_5.sp4_v_t_44 <X> T_27_5.sp4_h_l_44
 (6 15)  (1408 95)  (1408 95)  routing T_27_5.sp4_v_t_44 <X> T_27_5.sp4_h_l_44


LogicTile_30_5

 (8 12)  (1572 92)  (1572 92)  routing T_30_5.sp4_h_l_39 <X> T_30_5.sp4_h_r_10
 (10 12)  (1574 92)  (1574 92)  routing T_30_5.sp4_h_l_39 <X> T_30_5.sp4_h_r_10


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (4 4)  (1730 84)  (1730 84)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g0_4
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (4 10)  (1730 90)  (1730 90)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (5 11)  (1731 91)  (1731 91)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (6 11)  (1732 91)  (1732 91)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (7 11)  (1733 91)  (1733 91)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_15_4

 (6 0)  (768 64)  (768 64)  routing T_15_4.sp4_v_t_44 <X> T_15_4.sp4_v_b_0
 (5 1)  (767 65)  (767 65)  routing T_15_4.sp4_v_t_44 <X> T_15_4.sp4_v_b_0


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 68)  (1734 68)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g0_5
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_17_1

 (3 6)  (877 22)  (877 22)  routing T_17_1.sp12_v_b_0 <X> T_17_1.sp12_v_t_23


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (13 7)  (797 9)  (797 9)  routing T_15_0.span4_vert_37 <X> T_15_0.span4_horz_r_2


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 1)  (879 14)  (879 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (14 4)  (910 11)  (910 11)  routing T_17_0.lc_trk_g1_2 <X> T_17_0.wire_gbuf/in
 (15 4)  (911 11)  (911 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (910 10)  (910 10)  routing T_17_0.lc_trk_g1_2 <X> T_17_0.wire_gbuf/in
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0

 (4 10)  (890 4)  (890 4)  routing T_17_0.span4_horz_r_10 <X> T_17_0.lc_trk_g1_2
 (5 11)  (891 5)  (891 5)  routing T_17_0.span4_horz_r_10 <X> T_17_0.lc_trk_g1_2
 (7 11)  (893 5)  (893 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2

