

================================================================
== Vitis HLS Report for 'torgb_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Wed Jul 23 17:03:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        torgb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     93|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     90|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|    183|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_292_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_286_p2                    |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp2  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp3  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  93|          71|          42|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |ch_b_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_g_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_r_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_u_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_v_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_y_TDATA_blk_n         |   9|          2|    1|          2|
    |i_fu_132                 |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   70|        140|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |i_fu_132                                   |  31|   0|   31|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  37|   0|   37|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ch_y_TVALID  |   in|    1|        axis|                   ch_y_V_data_V|       pointer|
|ch_y_TDATA   |   in|   32|        axis|                   ch_y_V_data_V|       pointer|
|ch_u_TVALID  |   in|    1|        axis|                   ch_u_V_data_V|       pointer|
|ch_u_TDATA   |   in|   32|        axis|                   ch_u_V_data_V|       pointer|
|ch_v_TVALID  |   in|    1|        axis|                   ch_v_V_data_V|       pointer|
|ch_v_TDATA   |   in|   32|        axis|                   ch_v_V_data_V|       pointer|
|ch_r_TREADY  |   in|    1|        axis|                   ch_r_V_data_V|       pointer|
|ch_r_TDATA   |  out|   32|        axis|                   ch_r_V_data_V|       pointer|
|ch_g_TREADY  |   in|    1|        axis|                   ch_g_V_data_V|       pointer|
|ch_g_TDATA   |  out|   32|        axis|                   ch_g_V_data_V|       pointer|
|ch_b_TREADY  |   in|    1|        axis|                   ch_b_V_data_V|       pointer|
|ch_b_TDATA   |  out|   32|        axis|                   ch_b_V_data_V|       pointer|
|total        |   in|   32|     ap_none|                           total|        scalar|
|ch_y_TREADY  |  out|    1|        axis|                   ch_y_V_dest_V|       pointer|
|ch_y_TDEST   |   in|    6|        axis|                   ch_y_V_dest_V|       pointer|
|ch_y_TKEEP   |   in|    4|        axis|                   ch_y_V_keep_V|       pointer|
|ch_y_TSTRB   |   in|    4|        axis|                   ch_y_V_strb_V|       pointer|
|ch_y_TUSER   |   in|    2|        axis|                   ch_y_V_user_V|       pointer|
|ch_y_TLAST   |   in|    1|        axis|                   ch_y_V_last_V|       pointer|
|ch_y_TID     |   in|    5|        axis|                     ch_y_V_id_V|       pointer|
|ch_u_TREADY  |  out|    1|        axis|                   ch_u_V_dest_V|       pointer|
|ch_u_TDEST   |   in|    6|        axis|                   ch_u_V_dest_V|       pointer|
|ch_u_TKEEP   |   in|    4|        axis|                   ch_u_V_keep_V|       pointer|
|ch_u_TSTRB   |   in|    4|        axis|                   ch_u_V_strb_V|       pointer|
|ch_u_TUSER   |   in|    2|        axis|                   ch_u_V_user_V|       pointer|
|ch_u_TLAST   |   in|    1|        axis|                   ch_u_V_last_V|       pointer|
|ch_u_TID     |   in|    5|        axis|                     ch_u_V_id_V|       pointer|
|ch_v_TREADY  |  out|    1|        axis|                   ch_v_V_dest_V|       pointer|
|ch_v_TDEST   |   in|    6|        axis|                   ch_v_V_dest_V|       pointer|
|ch_v_TKEEP   |   in|    4|        axis|                   ch_v_V_keep_V|       pointer|
|ch_v_TSTRB   |   in|    4|        axis|                   ch_v_V_strb_V|       pointer|
|ch_v_TUSER   |   in|    2|        axis|                   ch_v_V_user_V|       pointer|
|ch_v_TLAST   |   in|    1|        axis|                   ch_v_V_last_V|       pointer|
|ch_v_TID     |   in|    5|        axis|                     ch_v_V_id_V|       pointer|
|ch_r_TVALID  |  out|    1|        axis|                   ch_r_V_dest_V|       pointer|
|ch_r_TDEST   |  out|    6|        axis|                   ch_r_V_dest_V|       pointer|
|ch_r_TKEEP   |  out|    4|        axis|                   ch_r_V_keep_V|       pointer|
|ch_r_TSTRB   |  out|    4|        axis|                   ch_r_V_strb_V|       pointer|
|ch_r_TUSER   |  out|    2|        axis|                   ch_r_V_user_V|       pointer|
|ch_r_TLAST   |  out|    1|        axis|                   ch_r_V_last_V|       pointer|
|ch_r_TID     |  out|    5|        axis|                     ch_r_V_id_V|       pointer|
|ch_g_TVALID  |  out|    1|        axis|                   ch_g_V_dest_V|       pointer|
|ch_g_TDEST   |  out|    6|        axis|                   ch_g_V_dest_V|       pointer|
|ch_g_TKEEP   |  out|    4|        axis|                   ch_g_V_keep_V|       pointer|
|ch_g_TSTRB   |  out|    4|        axis|                   ch_g_V_strb_V|       pointer|
|ch_g_TUSER   |  out|    2|        axis|                   ch_g_V_user_V|       pointer|
|ch_g_TLAST   |  out|    1|        axis|                   ch_g_V_last_V|       pointer|
|ch_g_TID     |  out|    5|        axis|                     ch_g_V_id_V|       pointer|
|ch_b_TVALID  |  out|    1|        axis|                   ch_b_V_dest_V|       pointer|
|ch_b_TDEST   |  out|    6|        axis|                   ch_b_V_dest_V|       pointer|
|ch_b_TKEEP   |  out|    4|        axis|                   ch_b_V_keep_V|       pointer|
|ch_b_TSTRB   |  out|    4|        axis|                   ch_b_V_strb_V|       pointer|
|ch_b_TUSER   |  out|    2|        axis|                   ch_b_V_user_V|       pointer|
|ch_b_TLAST   |  out|    1|        axis|                   ch_b_V_last_V|       pointer|
|ch_b_TID     |  out|    5|        axis|                     ch_b_V_id_V|       pointer|
+-------------+-----+-----+------------+--------------------------------+--------------+

