Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Mar 13 10:47:47 2024
| Host         : heinecantor-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BoardUnit_timing_summary_routed.rpt -pb BoardUnit_timing_summary_routed.pb -rpx BoardUnit_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardUnit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     50          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   19          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: system/UART_R/rClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system/UART_T/FSM_sequential_stbeCur_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: system/UART_T/rClkDiv_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: system/UART_T/rClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.898        0.000                      0                  269        0.174        0.000                      0                  269        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.898        0.000                      0                  269        0.174        0.000                      0                  269        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.916ns (21.221%)  route 3.400ns (78.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  debouncerRead/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.890    debouncerRead/deb.count_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.014 f  debouncerRead/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.955     7.969    debouncerRead/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.093 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.582     8.675    debouncerRead/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     8.825 r  debouncerRead/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.815     9.640    debouncerRead/deb.count[31]_i_1__0_n_0
    SLICE_X2Y88          FDRE                                         r  debouncerRead/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.602    15.025    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  debouncerRead/deb.count_reg[5]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.726    14.538    debouncerRead/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.916ns (21.221%)  route 3.400ns (78.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  debouncerRead/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.890    debouncerRead/deb.count_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.014 f  debouncerRead/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.955     7.969    debouncerRead/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.093 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.582     8.675    debouncerRead/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     8.825 r  debouncerRead/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.815     9.640    debouncerRead/deb.count[31]_i_1__0_n_0
    SLICE_X2Y88          FDRE                                         r  debouncerRead/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.602    15.025    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  debouncerRead/deb.count_reg[6]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.726    14.538    debouncerRead/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.916ns (21.221%)  route 3.400ns (78.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  debouncerRead/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.890    debouncerRead/deb.count_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.014 f  debouncerRead/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.955     7.969    debouncerRead/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.093 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.582     8.675    debouncerRead/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     8.825 r  debouncerRead/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.815     9.640    debouncerRead/deb.count[31]_i_1__0_n_0
    SLICE_X2Y88          FDRE                                         r  debouncerRead/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.602    15.025    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  debouncerRead/deb.count_reg[7]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.726    14.538    debouncerRead/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.916ns (21.221%)  route 3.400ns (78.779%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  debouncerRead/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.890    debouncerRead/deb.count_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.014 f  debouncerRead/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.955     7.969    debouncerRead/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.093 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.582     8.675    debouncerRead/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     8.825 r  debouncerRead/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.815     9.640    debouncerRead/deb.count[31]_i_1__0_n_0
    SLICE_X2Y88          FDRE                                         r  debouncerRead/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.602    15.025    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  debouncerRead/deb.count_reg[8]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.726    14.538    debouncerRead/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.916ns (21.171%)  route 3.411ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  debouncerRead/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.890    debouncerRead/deb.count_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.014 f  debouncerRead/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.955     7.969    debouncerRead/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.093 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.582     8.675    debouncerRead/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     8.825 r  debouncerRead/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.825     9.650    debouncerRead/deb.count[31]_i_1__0_n_0
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.601    15.024    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[1]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.726    14.562    debouncerRead/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.916ns (21.171%)  route 3.411ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  debouncerRead/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.890    debouncerRead/deb.count_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.014 f  debouncerRead/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.955     7.969    debouncerRead/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.093 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.582     8.675    debouncerRead/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     8.825 r  debouncerRead/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.825     9.650    debouncerRead/deb.count[31]_i_1__0_n_0
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.601    15.024    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.726    14.562    debouncerRead/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.916ns (21.171%)  route 3.411ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  debouncerRead/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.890    debouncerRead/deb.count_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.014 f  debouncerRead/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.955     7.969    debouncerRead/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.093 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.582     8.675    debouncerRead/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     8.825 r  debouncerRead/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.825     9.650    debouncerRead/deb.count[31]_i_1__0_n_0
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.601    15.024    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[3]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.726    14.562    debouncerRead/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.916ns (21.171%)  route 3.411ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  debouncerRead/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.890    debouncerRead/deb.count_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.014 f  debouncerRead/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.955     7.969    debouncerRead/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.093 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.582     8.675    debouncerRead/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     8.825 r  debouncerRead/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.825     9.650    debouncerRead/deb.count[31]_i_1__0_n_0
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.601    15.024    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[4]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.726    14.562    debouncerRead/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.916ns (21.885%)  route 3.270ns (78.115%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  debouncerRead/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.890    debouncerRead/deb.count_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.014 f  debouncerRead/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.955     7.969    debouncerRead/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.093 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.582     8.675    debouncerRead/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     8.825 r  debouncerRead/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.684     9.509    debouncerRead/deb.count[31]_i_1__0_n_0
    SLICE_X2Y89          FDRE                                         r  debouncerRead/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.603    15.026    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debouncerRead/deb.count_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.726    14.539    debouncerRead/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 debouncerRead/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerRead/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.916ns (21.885%)  route 3.270ns (78.115%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  debouncerRead/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  debouncerRead/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.890    debouncerRead/deb.count_reg_n_0_[2]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.014 f  debouncerRead/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           0.955     7.969    debouncerRead/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     8.093 f  debouncerRead/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.582     8.675    debouncerRead/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.150     8.825 r  debouncerRead/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.684     9.509    debouncerRead/deb.count[31]_i_1__0_n_0
    SLICE_X2Y89          FDRE                                         r  debouncerRead/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.603    15.026    debouncerRead/clock_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debouncerRead/deb.count_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.726    14.539    debouncerRead/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system/UART_R/clkDiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/rClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.955%)  route 0.092ns (33.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    system/UART_R/clock_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  system/UART_R/clkDiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  system/UART_R/clkDiv_reg[5]/Q
                         net (fo=4, routed)           0.092     1.754    system/UART_R/clkDiv_reg[5]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  system/UART_R/rClk_i_1/O
                         net (fo=1, routed)           0.000     1.799    system/UART_R/rClk_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  system/UART_R/rClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.873     2.038    system/UART_R/clock_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  system/UART_R/rClk_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     1.625    system/UART_R/rClk_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system/UART_T/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/clkDiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.570     1.489    system/UART_T/clock_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  system/UART_T/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  system/UART_T/clkDiv_reg[0]/Q
                         net (fo=8, routed)           0.132     1.762    system/UART_T/clkDiv_reg[0]
    SLICE_X8Y102         LUT4 (Prop_lut4_I1_O)        0.048     1.810 r  system/UART_T/clkDiv[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    system/UART_T/plusOp__3[3]
    SLICE_X8Y102         FDRE                                         r  system/UART_T/clkDiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.841     2.006    system/UART_T/clock_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  system/UART_T/clkDiv_reg[3]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.131     1.633    system/UART_T/clkDiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system/UART_T/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/clkDiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.570     1.489    system/UART_T/clock_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  system/UART_T/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  system/UART_T/clkDiv_reg[0]/Q
                         net (fo=8, routed)           0.132     1.762    system/UART_T/clkDiv_reg[0]
    SLICE_X8Y102         LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  system/UART_T/clkDiv[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    system/UART_T/plusOp__3[2]
    SLICE_X8Y102         FDRE                                         r  system/UART_T/clkDiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.841     2.006    system/UART_T/clock_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  system/UART_T/clkDiv_reg[2]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.120     1.622    system/UART_T/clkDiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 system/UART_T/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/clkDiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.570     1.489    system/UART_T/clock_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  system/UART_T/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  system/UART_T/clkDiv_reg[0]/Q
                         net (fo=8, routed)           0.136     1.766    system/UART_T/clkDiv_reg[0]
    SLICE_X8Y102         LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  system/UART_T/clkDiv[4]_i_1/O
                         net (fo=1, routed)           0.000     1.811    system/UART_T/plusOp__3[4]
    SLICE_X8Y102         FDRE                                         r  system/UART_T/clkDiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.841     2.006    system/UART_T/clock_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  system/UART_T/clkDiv_reg[4]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.121     1.623    system/UART_T/clkDiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debouncerWrite/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerWrite/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.838%)  route 0.136ns (42.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.601     1.520    debouncerWrite/clock_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  debouncerWrite/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  debouncerWrite/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=3, routed)           0.136     1.797    debouncerWrite/BTN_state[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  debouncerWrite/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.842    debouncerWrite/CLEARED_BTN_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  debouncerWrite/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.875     2.040    debouncerWrite/clock_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  debouncerWrite/CLEARED_BTN_reg/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.091     1.651    debouncerWrite/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayManager/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.003%)  route 0.143ns (42.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.604     1.523    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=9, routed)           0.143     1.808    displayManager/counter_instance/c_reg_n_0_[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.049     1.857 r  displayManager/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    displayManager/counter_instance/c[2]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.877     2.042    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.107     1.643    displayManager/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debouncerRead/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.360%)  route 0.138ns (42.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.603     1.522    debouncerRead/clock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncerRead/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  debouncerRead/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.138     1.802    system/COMP_B/CU_B/readSignal
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.045     1.847 r  system/COMP_B/CU_B/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    system/COMP_B/CU_B/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.875     2.040    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDSE (Hold_fdse_C_D)         0.091     1.628    system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 displayManager/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayManager/counter_instance/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.604     1.523    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  displayManager/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  displayManager/counter_instance/c_reg[0]/Q
                         net (fo=9, routed)           0.143     1.808    displayManager/counter_instance/c_reg_n_0_[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.045     1.853 r  displayManager/counter_instance/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    displayManager/counter_instance/c[1]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.877     2.042    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.092     1.628    displayManager/counter_instance/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system/COMP_A/COUNTER_A/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/COMP_A/COUNTER_A/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.599     1.518    system/COMP_A/COUNTER_A/clock_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  system/COMP_A/COUNTER_A/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  system/COMP_A/COUNTER_A/c_reg[1]/Q
                         net (fo=4, routed)           0.098     1.744    system/COMP_A/COUNTER_A/addr_A[1]
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.099     1.843 r  system/COMP_A/COUNTER_A/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    system/COMP_A/COUNTER_A/c[2]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  system/COMP_A/COUNTER_A/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.869     2.034    system/COMP_A/COUNTER_A/clock_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  system/COMP_A/COUNTER_A/c_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.092     1.610    system/COMP_A/COUNTER_A/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system/COMP_A/CU_A/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/COMP_A/ROM_A/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.577%)  route 0.130ns (38.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.601     1.520    system/COMP_A/CU_A/clock_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[2]/Q
                         net (fo=11, routed)          0.130     1.815    system/COMP_A/ROM_A/Q[2]
    SLICE_X7Y87          LUT5 (Prop_lut5_I2_O)        0.045     1.860 r  system/COMP_A/ROM_A/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    system/COMP_A/ROM_A/data_out[2]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.870     2.035    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[2]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092     1.626    system/COMP_A/ROM_A/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     debouncerRead/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     debouncerRead/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     debouncerRead/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     debouncerRead/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     debouncerRead/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     debouncerRead/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     debouncerRead/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     debouncerRead/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     debouncerRead/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     debouncerRead/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     debouncerRead/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     debouncerRead/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     debouncerRead/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     debouncerRead/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     debouncerRead/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     debouncerRead/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     debouncerRead/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     debouncerRead/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     debouncerRead/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     debouncerRead/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     debouncerRead/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/UART_R/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.223ns  (logic 4.517ns (48.977%)  route 4.706ns (51.023%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  system/UART_R/rdReg_reg[4]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system/UART_R/rdReg_reg[4]/Q
                         net (fo=1, routed)           0.719     1.175    displayManager/counter_instance/Q[4]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.299 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.837     2.136    displayManager/counter_instance/sel0[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.152     2.288 r  displayManager/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.150     5.438    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785     9.223 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.223    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.013ns  (logic 4.259ns (47.261%)  route 4.753ns (52.739%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  system/UART_R/rdReg_reg[7]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system/UART_R/rdReg_reg[7]/Q
                         net (fo=1, routed)           0.801     1.257    displayManager/counter_instance/Q[7]
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.124     1.381 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.813     2.194    displayManager/counter_instance/sel0[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.124     2.318 r  displayManager/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.139     5.457    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.013 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.013    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 4.486ns (52.494%)  route 4.060ns (47.506%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  system/UART_R/rdReg_reg[7]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system/UART_R/rdReg_reg[7]/Q
                         net (fo=1, routed)           0.801     1.257    displayManager/counter_instance/Q[7]
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.124     1.381 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.813     2.194    displayManager/counter_instance/sel0[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.153     2.347 r  displayManager/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.446     4.793    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     8.546 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.546    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 4.265ns (50.855%)  route 4.121ns (49.145%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  system/UART_R/rdReg_reg[4]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system/UART_R/rdReg_reg[4]/Q
                         net (fo=1, routed)           0.719     1.175    displayManager/counter_instance/Q[4]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.299 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.837     2.136    displayManager/counter_instance/sel0[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     2.260 r  displayManager/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.565     4.825    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.386 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.386    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.249ns  (logic 4.466ns (54.132%)  route 3.784ns (45.868%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  system/UART_R/rdReg_reg[5]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system/UART_R/rdReg_reg[5]/Q
                         net (fo=1, routed)           0.649     1.105    displayManager/counter_instance/Q[5]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.150     1.255 f  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.824     2.079    displayManager/counter_instance/sel0[1]
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.326     2.405 r  displayManager/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.311     4.716    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.249 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.249    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.696ns  (logic 4.471ns (58.096%)  route 3.225ns (41.904%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  system/UART_R/rdReg_reg[4]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system/UART_R/rdReg_reg[4]/Q
                         net (fo=1, routed)           0.719     1.175    displayManager/counter_instance/Q[4]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.299 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     2.134    displayManager/counter_instance/sel0[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.152     2.286 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.957    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739     7.696 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.696    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 4.197ns (55.082%)  route 3.423ns (44.918%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  system/UART_R/rdReg_reg[4]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  system/UART_R/rdReg_reg[4]/Q
                         net (fo=1, routed)           0.719     1.175    displayManager/counter_instance/Q[4]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.299 f  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     2.134    displayManager/counter_instance/sel0[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124     2.258 r  displayManager/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.127    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.620 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.620    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/OE_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ledOE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 3.973ns (65.639%)  route 2.080ns (34.361%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  system/UART_R/OE_reg/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system/UART_R/OE_reg/Q
                         net (fo=1, routed)           2.080     2.536    ledOE_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517     6.053 r  ledOE_OBUF_inst/O
                         net (fo=0)                   0.000     6.053    ledOE
    N15                                                               r  ledOE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/UART_R/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.867ns  (logic 1.610ns (41.630%)  route 2.257ns (58.370%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          1.456     2.942    system/UART_R/btnReset_IBUF
    SLICE_X1Y90          LUT4 (Prop_lut4_I2_O)        0.124     3.066 r  system/UART_R/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.801     3.867    system/UART_R/rdReg[7]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  system/UART_R/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/UART_R/rdReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.867ns  (logic 1.610ns (41.630%)  route 2.257ns (58.370%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          1.456     2.942    system/UART_R/btnReset_IBUF
    SLICE_X1Y90          LUT4 (Prop_lut4_I2_O)        0.124     3.066 r  system/UART_R/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.801     3.867    system/UART_R/rdReg[7]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  system/UART_R/rdReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/UART_R/rdSReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/rdSReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.230%)  route 0.122ns (48.770%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  system/UART_R/rdSReg_reg[4]/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system/UART_R/rdSReg_reg[4]/Q
                         net (fo=2, routed)           0.122     0.250    system/UART_R/rdSReg[4]
    SLICE_X3Y92          FDRE                                         r  system/UART_R/rdSReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/rdReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  system/UART_R/rdSReg_reg[3]/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system/UART_R/rdSReg_reg[3]/Q
                         net (fo=2, routed)           0.110     0.251    system/UART_R/rdSReg[3]
    SLICE_X1Y92          FDRE                                         r  system/UART_R/rdReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdSReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/rdReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  system/UART_R/rdSReg_reg[1]/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system/UART_R/rdSReg_reg[1]/Q
                         net (fo=2, routed)           0.113     0.254    system/UART_R/rdSReg[1]
    SLICE_X1Y92          FDRE                                         r  system/UART_R/rdReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdSReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/rdReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  system/UART_R/rdSReg_reg[0]/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system/UART_R/rdSReg_reg[0]/Q
                         net (fo=1, routed)           0.153     0.294    system/UART_R/rdSReg[0]
    SLICE_X1Y92          FDRE                                         r  system/UART_R/rdReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdSReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/rdReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.526%)  route 0.173ns (57.474%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  system/UART_R/rdSReg_reg[5]/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system/UART_R/rdSReg_reg[5]/Q
                         net (fo=2, routed)           0.173     0.301    system/UART_R/rdSReg[5]
    SLICE_X0Y92          FDRE                                         r  system/UART_R/rdReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdSReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/rdReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.526%)  route 0.173ns (57.474%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE                         0.000     0.000 r  system/UART_R/rdSReg_reg[6]/C
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system/UART_R/rdSReg_reg[6]/Q
                         net (fo=2, routed)           0.173     0.301    system/UART_R/rdSReg[6]
    SLICE_X1Y92          FDRE                                         r  system/UART_R/rdReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/tfSReg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/tfSReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.201ns (63.317%)  route 0.116ns (36.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  system/UART_T/tfSReg_reg[8]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.201     0.201 r  system/UART_T/tfSReg_reg[8]/Q
                         net (fo=1, routed)           0.116     0.317    system/UART_T/tfSReg_reg_n_0_[8]
    SLICE_X7Y90          FDRE                                         r  system/UART_T/tfSReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/tfSReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/tfSReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.217ns (67.355%)  route 0.105ns (32.645%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE                         0.000     0.000 r  system/UART_T/tfSReg_reg[1]/C
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  system/UART_T/tfSReg_reg[1]/Q
                         net (fo=1, routed)           0.105     0.322    system/UART_T/tfSReg_reg_n_0_[1]
    SLICE_X7Y90          FDRE                                         r  system/UART_T/tfSReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/tfSReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/rdSReg_reg[8]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.194ns (60.166%)  route 0.128ns (39.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE                         0.000     0.000 r  system/UART_T/tfSReg_reg[0]/C
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  system/UART_T/tfSReg_reg[0]/Q
                         net (fo=3, routed)           0.128     0.322    system/UART_R/FSM_sequential_strCur_reg[0]_0
    SLICE_X6Y92          SRL16E                                       r  system/UART_R/rdSReg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_R/rdSReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_R/rdSReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.148ns (45.874%)  route 0.175ns (54.126%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE                         0.000     0.000 r  system/UART_R/rdSReg_reg[7]/C
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  system/UART_R/rdSReg_reg[7]/Q
                         net (fo=2, routed)           0.175     0.323    system/UART_R/rdSReg[7]
    SLICE_X3Y92          FDRE                                         r  system/UART_R/rdSReg_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.539ns  (logic 4.652ns (48.769%)  route 4.887ns (51.231%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.725     5.328    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=7, routed)           0.900     6.647    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.296     6.943 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.837     7.780    displayManager/counter_instance/sel0[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.152     7.932 r  displayManager/counter_instance/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.150    11.082    cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.867 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.867    cathodes[0]
    T10                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.074ns  (logic 4.259ns (46.940%)  route 4.815ns (53.060%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.725     5.328    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=8, routed)           0.844     6.628    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y92          LUT5 (Prop_lut5_I1_O)        0.124     6.752 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.832     7.583    displayManager/counter_instance/sel0[2]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.707 r  displayManager/counter_instance/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.139    10.846    cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.402 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.402    cathodes[1]
    R10                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 4.400ns (50.558%)  route 4.303ns (49.442%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.725     5.328    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=7, routed)           0.900     6.647    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.296     6.943 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.837     7.780    displayManager/counter_instance/sel0[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.124     7.904 r  displayManager/counter_instance/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.565    10.469    cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.030 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.030    cathodes[5]
    T11                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.487ns (52.124%)  route 4.122ns (47.876%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.725     5.328    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  displayManager/counter_instance/c_reg[1]/Q
                         net (fo=8, routed)           0.844     6.628    displayManager/counter_instance/c_reg_n_0_[1]
    SLICE_X0Y92          LUT5 (Prop_lut5_I1_O)        0.124     6.752 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.832     7.583    displayManager/counter_instance/sel0[2]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.154     7.737 r  displayManager/counter_instance/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.446    10.183    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    13.937 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.937    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.464ns  (logic 4.603ns (54.375%)  route 3.862ns (45.625%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.725     5.328    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=7, routed)           0.727     6.474    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.324     6.798 f  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.824     7.622    displayManager/counter_instance/sel0[1]
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.326     7.948 r  displayManager/counter_instance/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.311    10.259    cathodes_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.792 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.792    cathodes[4]
    P15                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.013ns  (logic 4.606ns (57.488%)  route 3.406ns (42.512%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.725     5.328    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 f  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=7, routed)           0.900     6.647    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.296     6.943 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     7.778    displayManager/counter_instance/sel0[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.152     7.930 r  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.601    cathodes_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.340 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.340    cathodes[6]
    L18                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 4.332ns (54.589%)  route 3.604ns (45.411%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.725     5.328    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=7, routed)           0.900     6.647    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y93          LUT5 (Prop_lut5_I0_O)        0.296     6.943 f  displayManager/counter_instance/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     7.778    displayManager/counter_instance/sel0[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.124     7.902 r  displayManager/counter_instance/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.868     9.770    cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.264 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.264    cathodes[2]
    K16                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 4.485ns (61.322%)  route 2.829ns (38.678%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.725     5.328    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=7, routed)           0.900     6.647    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.322     6.969 r  displayManager/counter_instance/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.928     8.897    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    12.641 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.641    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayManager/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 4.251ns (61.736%)  route 2.634ns (38.264%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.725     5.328    displayManager/counter_instance/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  displayManager/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  displayManager/counter_instance/c_reg[2]/Q
                         net (fo=7, routed)           0.727     6.474    displayManager/counter_instance/c_reg_n_0_[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.296     6.770 r  displayManager/counter_instance/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.907     8.677    anodes_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.213 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.213    anodes[1]
    J18                                                               r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/UART_T/FSM_sequential_stbeCur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/TBE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.170ns  (logic 0.642ns (29.590%)  route 1.528ns (70.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    system/UART_T/clock_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.842 f  system/UART_T/FSM_sequential_stbeCur_reg[0]/Q
                         net (fo=3, routed)           0.959     6.801    system/UART_T/stbeCur[0]
    SLICE_X6Y88          LUT1 (Prop_lut1_I0_O)        0.124     6.925 r  system/UART_T/TBE_reg_i_1/O
                         net (fo=1, routed)           0.568     7.493    system/UART_T/TBE_reg_i_1_n_0
    SLICE_X7Y88          LDCE                                         r  system/UART_T/TBE_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.200%)  route 0.134ns (41.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.600     1.519    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  system/COMP_A/ROM_A/data_out_reg[0]/Q
                         net (fo=3, routed)           0.134     1.794    system/UART_T/data_out[0]
    SLICE_X6Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  system/UART_T/tfSReg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.839    system/UART_T/tfSReg[9]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  system/UART_T/tfSReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.189ns (45.514%)  route 0.226ns (54.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.600     1.519    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  system/COMP_A/ROM_A/data_out_reg[2]/Q
                         net (fo=3, routed)           0.226     1.887    system/UART_T/data_out[2]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.048     1.935 r  system/UART_T/tfSReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.935    system/UART_T/p_1_in[3]
    SLICE_X6Y90          FDRE                                         r  system/UART_T/tfSReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_A/ROM_A/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_T/tfSReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.186ns (38.459%)  route 0.298ns (61.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.600     1.519    system/COMP_A/ROM_A/clock_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  system/COMP_A/ROM_A/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  system/COMP_A/ROM_A/data_out_reg[0]/Q
                         net (fo=3, routed)           0.298     1.958    system/UART_T/data_out[0]
    SLICE_X6Y90          LUT3 (Prop_lut3_I2_O)        0.045     2.003 r  system/UART_T/tfSReg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.003    system/UART_T/p_1_in[1]
    SLICE_X6Y90          FDRE                                         r  system/UART_T/tfSReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/OE_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.183ns (34.989%)  route 0.340ns (65.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.221     1.883    system/COMP_B/CU_B/Q[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.042     1.925 f  system/COMP_B/CU_B/RDA_i_2/O
                         net (fo=2, routed)           0.119     2.044    system/UART_R/RDA_reg_0
    SLICE_X1Y91          FDCE                                         f  system/UART_R/OE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.183ns (34.989%)  route 0.340ns (65.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.221     1.883    system/COMP_B/CU_B/Q[0]
    SLICE_X1Y90          LUT2 (Prop_lut2_I0_O)        0.042     1.925 f  system/COMP_B/CU_B/RDA_i_2/O
                         net (fo=2, routed)           0.119     2.044    system/UART_R/RDA_reg_0
    SLICE_X1Y91          FDCE                                         f  system/UART_R/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/rdReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.186ns (29.724%)  route 0.440ns (70.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.221     1.883    system/UART_R/Q[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.928 r  system/UART_R/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.219     2.147    system/UART_R/rdReg[7]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  system/UART_R/rdReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/rdReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.186ns (29.724%)  route 0.440ns (70.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.221     1.883    system/UART_R/Q[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.928 r  system/UART_R/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.219     2.147    system/UART_R/rdReg[7]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  system/UART_R/rdReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/rdReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.186ns (29.724%)  route 0.440ns (70.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.221     1.883    system/UART_R/Q[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.928 r  system/UART_R/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.219     2.147    system/UART_R/rdReg[7]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  system/UART_R/rdReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/rdReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.186ns (29.724%)  route 0.440ns (70.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.221     1.883    system/UART_R/Q[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.928 r  system/UART_R/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.219     2.147    system/UART_R/rdReg[7]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  system/UART_R/rdReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/UART_R/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.686ns  (logic 0.186ns (27.113%)  route 0.500ns (72.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.221     1.883    system/UART_R/Q[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.928 r  system/UART_R/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.279     2.207    system/UART_R/rdReg[7]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  system/UART_R/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           179 Endpoints
Min Delay           179 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.610ns (33.743%)  route 3.161ns (66.257%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.051     3.537    debouncerWrite/btnReset_IBUF
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.124     3.661 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.110     4.771    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.597     5.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.610ns (33.743%)  route 3.161ns (66.257%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.051     3.537    debouncerWrite/btnReset_IBUF
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.124     3.661 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.110     4.771    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.597     5.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.610ns (33.743%)  route 3.161ns (66.257%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.051     3.537    debouncerWrite/btnReset_IBUF
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.124     3.661 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.110     4.771    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.597     5.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.610ns (33.743%)  route 3.161ns (66.257%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.051     3.537    debouncerWrite/btnReset_IBUF
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.124     3.661 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.110     4.771    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.597     5.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.610ns (34.762%)  route 3.021ns (65.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.051     3.537    debouncerWrite/btnReset_IBUF
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.124     3.661 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.970     4.631    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X5Y85          FDRE                                         r  debouncerWrite/deb.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.598     5.021    debouncerWrite/clock_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  debouncerWrite/deb.count_reg[5]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.610ns (34.762%)  route 3.021ns (65.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.051     3.537    debouncerWrite/btnReset_IBUF
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.124     3.661 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.970     4.631    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X5Y85          FDRE                                         r  debouncerWrite/deb.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.598     5.021    debouncerWrite/clock_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  debouncerWrite/deb.count_reg[6]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.610ns (34.762%)  route 3.021ns (65.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.051     3.537    debouncerWrite/btnReset_IBUF
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.124     3.661 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.970     4.631    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X5Y85          FDRE                                         r  debouncerWrite/deb.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.598     5.021    debouncerWrite/clock_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  debouncerWrite/deb.count_reg[7]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.610ns (34.762%)  route 3.021ns (65.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.051     3.537    debouncerWrite/btnReset_IBUF
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.124     3.661 r  debouncerWrite/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.970     4.631    debouncerWrite/deb.count[31]_i_2_n_0
    SLICE_X5Y85          FDRE                                         r  debouncerWrite/deb.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.598     5.021    debouncerWrite/clock_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  debouncerWrite/deb.count_reg[8]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 1.638ns (35.921%)  route 2.922ns (64.079%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.051     3.537    debouncerWrite/btnReset_IBUF
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152     3.689 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.871     4.559    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.597     5.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerWrite/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 1.638ns (35.921%)  route 2.922ns (64.079%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btnReset_IBUF_inst/O
                         net (fo=53, routed)          2.051     3.537    debouncerWrite/btnReset_IBUF
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.152     3.689 r  debouncerWrite/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.871     4.559    debouncerWrite/deb.count[31]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.597     5.020    debouncerWrite/clock_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debouncerWrite/deb.count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/UART_R/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.571%)  route 0.137ns (42.429%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  system/UART_R/RDA_reg/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  system/UART_R/RDA_reg/Q
                         net (fo=3, routed)           0.137     0.278    system/COMP_B/CU_B/RDA
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.323 r  system/COMP_B/CU_B/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.323    system/COMP_B/CU_B/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X0Y89          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.875     2.040    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 system/UART_R/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.171%)  route 0.226ns (54.829%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  system/UART_R/RDA_reg/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  system/UART_R/RDA_reg/Q
                         net (fo=3, routed)           0.226     0.367    system/COMP_B/CU_B/RDA
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.045     0.412 r  system/COMP_B/CU_B/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.412    system/COMP_B/CU_B/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.875     2.040    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 system/UART_T/TBE_reg/G
                            (positive level-sensitive latch)
  Destination:            system/COMP_A/CU_A/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.261ns (46.873%)  route 0.296ns (53.127%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          LDCE                         0.000     0.000 r  system/UART_T/TBE_reg/G
    SLICE_X7Y88          LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  system/UART_T/TBE_reg/Q
                         net (fo=5, routed)           0.180     0.396    system/COMP_A/CU_A/TBE
    SLICE_X7Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.441 r  system/COMP_A/CU_A/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.115     0.557    system/COMP_A/CU_A/next_state[2]
    SLICE_X6Y88          FDRE                                         r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.872     2.037    system/COMP_A/CU_A/clock_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  system/COMP_A/CU_A/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 system/UART_T/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/FSM_sequential_stbeCur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.261ns (46.507%)  route 0.300ns (53.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  system/UART_T/FSM_onehot_sttCur_reg[1]/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.217     0.217 r  system/UART_T/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=11, routed)          0.300     0.517    system/UART_T/tClkRST
    SLICE_X6Y88          LUT4 (Prop_lut4_I2_O)        0.044     0.561 r  system/UART_T/FSM_sequential_stbeCur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.561    system/UART_T/stbeNext[1]
    SLICE_X6Y88          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.872     2.037    system/UART_T/clock_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[1]/C

Slack:                    inf
  Source:                 system/UART_T/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system/UART_T/FSM_sequential_stbeCur_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.262ns (46.602%)  route 0.300ns (53.398%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  system/UART_T/FSM_onehot_sttCur_reg[1]/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.217     0.217 f  system/UART_T/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=11, routed)          0.300     0.517    system/UART_T/tClkRST
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.045     0.562 r  system/UART_T/FSM_sequential_stbeCur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.562    system/UART_T/stbeNext[0]
    SLICE_X6Y88          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.872     2.037    system/UART_T/clock_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  system/UART_T/FSM_sequential_stbeCur_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerRead/FSM_sequential_BTN_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.584%)  route 0.371ns (59.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=53, routed)          0.371     0.625    debouncerRead/btnReset_IBUF
    SLICE_X0Y91          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.876     2.041    debouncerRead/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerRead/FSM_sequential_BTN_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.584%)  route 0.371ns (59.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=53, routed)          0.371     0.625    debouncerRead/btnReset_IBUF
    SLICE_X0Y91          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.876     2.041    debouncerRead/clock_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  debouncerRead/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            debouncerRead/CLEARED_BTN_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.254ns (36.303%)  route 0.445ns (63.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=53, routed)          0.445     0.699    debouncerRead/btnReset_IBUF
    SLICE_X0Y90          FDRE                                         r  debouncerRead/CLEARED_BTN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.876     2.041    debouncerRead/clock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  debouncerRead/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/COMP_B/CU_B/FSM_onehot_current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.254ns (36.303%)  route 0.445ns (63.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=53, routed)          0.445     0.699    system/COMP_B/CU_B/btnReset_IBUF
    SLICE_X0Y90          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.876     2.041    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            system/COMP_B/CU_B/FSM_onehot_current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.254ns (36.303%)  route 0.445ns (63.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnReset_IBUF_inst/O
                         net (fo=53, routed)          0.445     0.699    system/COMP_B/CU_B/btnReset_IBUF
    SLICE_X0Y90          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.876     2.041    system/COMP_B/CU_B/clock_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  system/COMP_B/CU_B/FSM_onehot_current_state_reg[3]/C





