{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746134543976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746134543977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 01 17:22:23 2025 " "Processing started: Thu May 01 17:22:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746134543977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134543977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servant_1_3_0 -c servant_1_3_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off servant_1_3_0 -c servant_1_3_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134543978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746134544422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746134544422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/submodules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/submodules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../serial_out/synthesis/submodules/uart_rx.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_out_jtag_uart_0_sim_scfifo_w " "Found entity 1: serial_out_jtag_uart_0_sim_scfifo_w" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554019 ""} { "Info" "ISGN_ENTITY_NAME" "2 serial_out_jtag_uart_0_scfifo_w " "Found entity 2: serial_out_jtag_uart_0_scfifo_w" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554019 ""} { "Info" "ISGN_ENTITY_NAME" "3 serial_out_jtag_uart_0_sim_scfifo_r " "Found entity 3: serial_out_jtag_uart_0_sim_scfifo_r" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554019 ""} { "Info" "ISGN_ENTITY_NAME" "4 serial_out_jtag_uart_0_scfifo_r " "Found entity 4: serial_out_jtag_uart_0_scfifo_r" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554019 ""} { "Info" "ISGN_ENTITY_NAME" "5 serial_out_jtag_uart_0 " "Found entity 5: serial_out_jtag_uart_0" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/serial_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/2025-fpga-design-projects-fpga_spi_i2c/serial_out/synthesis/serial_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_out " "Found entity 1: serial_out" {  } { { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant_spi/servant_spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_top " "Found entity 1: servant_spi_top" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554019 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "servant_spi_slave_if.v(73) " "Verilog HDL information at servant_spi_slave_if.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_slave_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_slave_if.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746134554031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant_spi/servant_spi_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_slave_if " "Found entity 1: servant_spi_slave_if" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_slave_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_slave_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant_spi/servant_spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_ram " "Found entity 1: servant_spi_ram" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_ram.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "temp_state TEMP_STATE servant_spi_master_if.v(17) " "Verilog HDL Declaration information at servant_spi_master_if.v(17): object \"temp_state\" differs only in case from object \"TEMP_STATE\" in the same scope" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746134554036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant_spi/servant_spi_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant_spi/servant_spi_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_master_if " "Found entity 1: servant_spi_master_if" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "src/serv_1.3.0/rtl/serv_bufreg.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "src/serv_1.3.0/rtl/serv_bufreg2.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "src/serv_1.3.0/rtl/serv_alu.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "src/serv_1.3.0/rtl/serv_csr.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_csr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "src/serv_1.3.0/rtl/serv_ctrl.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "src/serv_1.3.0/rtl/serv_decode.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_decode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "src/serv_1.3.0/rtl/serv_immdec.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_immdec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "src/serv_1.3.0/rtl/serv_mem_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_mem_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "src/serv_1.3.0/rtl/serv_rf_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "src/serv_1.3.0/rtl/serv_rf_ram_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "src/serv_1.3.0/rtl/serv_rf_ram.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "src/serv_1.3.0/rtl/serv_state.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_debug " "Found entity 1: serv_debug" {  } { { "src/serv_1.3.0/rtl/serv_debug.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "src/serv_1.3.0/rtl/serv_rf_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "src/serv_1.3.0/rtl/serv_aligner.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_aligner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serv_1.3.0/rtl/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serv_1.3.0/rtl/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "src/serv_1.3.0/rtl/serv_compdec.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servile_1.3.0/servile/servile_rf_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile_rf_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 servile_rf_mem_if " "Found entity 1: servile_rf_mem_if" {  } { { "src/servile_1.3.0/servile/servile_rf_mem_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile_rf_mem_if.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servile_1.3.0/servile/servile_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 servile_mux " "Found entity 1: servile_mux" {  } { { "src/servile_1.3.0/servile/servile_mux.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile_mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servile_1.3.0/servile/servile_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 servile_arbiter " "Found entity 1: servile_arbiter" {  } { { "src/servile_1.3.0/servile/servile_arbiter.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile_arbiter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servile_1.3.0/servile/servile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servile_1.3.0/servile/servile.v" { { "Info" "ISGN_ENTITY_NAME" "1 servile " "Found entity 1: servile" {  } { { "src/servile_1.3.0/servile/servile.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servant_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_timer " "Found entity 1: servant_timer" {  } { { "src/servant_1.3.0/servant/servant_timer.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servant_timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servant_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_gpio " "Found entity 1: servant_gpio" {  } { { "src/servant_1.3.0/servant/servant_gpio.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servant_gpio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servant_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_mux " "Found entity 1: servant_mux" {  } { { "src/servant_1.3.0/servant/servant_mux.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servant_mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servant_ram_quartus.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant_ram_quartus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 servant_ram " "Found entity 1: servant_ram" {  } { { "src/servant_1.3.0/servant/servant_ram_quartus.sv" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servant_ram_quartus.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servant.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servant.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant " "Found entity 1: servant" {  } { { "src/servant_1.3.0/servant/servant.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servant.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servive_clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servive_clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 servive_clock_gen " "Found entity 1: servive_clock_gen" {  } { { "src/servant_1.3.0/servant/servive_clock_gen.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/servant_1.3.0/servant/servive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/servant_1.3.0/servant/servive.v" { { "Info" "ISGN_ENTITY_NAME" "1 servive " "Found entity 1: servive" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servive " "Elaborating entity \"servive\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746134554171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servive_clock_gen servive_clock_gen:clock_gen " "Elaborating entity \"servive_clock_gen\" for hierarchy \"servive_clock_gen:clock_gen\"" {  } { { "src/servant_1.3.0/servant/servive.v" "clock_gen" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll servive_clock_gen:clock_gen\|altpll:pll " "Elaborating entity \"altpll\" for hierarchy \"servive_clock_gen:clock_gen\|altpll:pll\"" {  } { { "src/servant_1.3.0/servant/servive_clock_gen.v" "pll" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servive_clock_gen:clock_gen\|altpll:pll " "Elaborated megafunction instantiation \"servive_clock_gen:clock_gen\|altpll:pll\"" {  } { { "src/servant_1.3.0/servant/servive_clock_gen.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v" 32 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servive_clock_gen:clock_gen\|altpll:pll " "Instantiated megafunction \"servive_clock_gen:clock_gen\|altpll:pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 250 " "Parameter \"clk0_divide_by\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554292 ""}  } { { "src/servant_1.3.0/servant/servive_clock_gen.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive_clock_gen.v" 32 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746134554292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_o6l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_o6l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_o6l " "Found entity 1: altpll_o6l" {  } { { "db/altpll_o6l.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altpll_o6l.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_o6l servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated " "Elaborating entity \"altpll_o6l\" for hierarchy \"servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_spi_top servant_spi_top:servant " "Elaborating entity \"servant_spi_top\" for hierarchy \"servant_spi_top:servant\"" {  } { { "src/servant_1.3.0/servant/servive.v" "servant" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554376 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2 servant_spi_top.v(12) " "Output port \"led2\" at servant_spi_top.v(12) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134554376 "|servive|servant_spi_top:servant"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 servant_spi_top.v(13) " "Output port \"led3\" at servant_spi_top.v(13) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134554376 "|servive|servant_spi_top:servant"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led4 servant_spi_top.v(14) " "Output port \"led4\" at servant_spi_top.v(14) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134554376 "|servive|servant_spi_top:servant"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led5 servant_spi_top.v(15) " "Output port \"led5\" at servant_spi_top.v(15) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134554376 "|servive|servant_spi_top:servant"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led6 servant_spi_top.v(16) " "Output port \"led6\" at servant_spi_top.v(16) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134554376 "|servive|servant_spi_top:servant"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led7 servant_spi_top.v(17) " "Output port \"led7\" at servant_spi_top.v(17) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134554376 "|servive|servant_spi_top:servant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_mux servant_spi_top:servant\|servant_mux:servant_mux " "Elaborating entity \"servant_mux\" for hierarchy \"servant_spi_top:servant\|servant_mux:servant_mux\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "servant_mux" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_spi_master_if servant_spi_top:servant\|servant_spi_master_if:spi_master_if " "Elaborating entity \"servant_spi_master_if\" for hierarchy \"servant_spi_top:servant\|servant_spi_master_if:spi_master_if\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "spi_master_if" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_clk_posedge servant_spi_master_if.v(59) " "Verilog HDL or VHDL warning at servant_spi_master_if.v(59): object \"serial_clk_posedge\" assigned a value but never read" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746134554407 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(212) " "Verilog HDL Case Statement information at servant_spi_master_if.v(212): all case item expressions in this case statement are onehot" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 212 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746134554408 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(252) " "Verilog HDL Case Statement information at servant_spi_master_if.v(252): all case item expressions in this case statement are onehot" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 252 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746134554408 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(290) " "Verilog HDL Case Statement information at servant_spi_master_if.v(290): all case item expressions in this case statement are onehot" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 290 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746134554408 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "temp_count servant_spi_master_if.v(16) " "Output port \"temp_count\" at servant_spi_master_if.v(16) has no driver" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134554408 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_timer servant_spi_top:servant\|servant_timer:timer " "Elaborating entity \"servant_timer\" for hierarchy \"servant_spi_top:servant\|servant_timer:timer\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "timer" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_gpio servant_spi_top:servant\|servant_gpio:gpio " "Elaborating entity \"servant_gpio\" for hierarchy \"servant_spi_top:servant\|servant_gpio:gpio\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "gpio" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram servant_spi_top:servant\|serv_rf_ram:rf_ram " "Elaborating entity \"serv_rf_ram\" for hierarchy \"servant_spi_top:servant\|serv_rf_ram:rf_ram\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "rf_ram" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servile servant_spi_top:servant\|servile:cpu " "Elaborating entity \"servile\" for hierarchy \"servant_spi_top:servant\|servile:cpu\"" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_top.v" "cpu" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_top.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554464 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "temp_count servile.v(28) " "Output port \"temp_count\" at servile.v(28) has no driver" {  } { { "src/servile_1.3.0/servile/servile.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134554464 "|servive|servant_spi_top:servant|servile:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "temp_one servile.v(29) " "Output port \"temp_one\" at servile.v(29) has no driver" {  } { { "src/servile_1.3.0/servile/servile.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746134554464 "|servive|servant_spi_top:servant|servile:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servile_mux servant_spi_top:servant\|servile:cpu\|servile_mux:mux " "Elaborating entity \"servile_mux\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|servile_mux:mux\"" {  } { { "src/servile_1.3.0/servile/servile.v" "mux" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servile_arbiter servant_spi_top:servant\|servile:cpu\|servile_arbiter:arbiter " "Elaborating entity \"servile_arbiter\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|servile_arbiter:arbiter\"" {  } { { "src/servile_1.3.0/servile/servile.v" "arbiter" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram_if servant_spi_top:servant\|servile:cpu\|serv_rf_ram_if:rf_ram_if " "Elaborating entity \"serv_rf_ram_if\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_rf_ram_if:rf_ram_if\"" {  } { { "src/servile_1.3.0/servile/servile.v" "rf_ram_if" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serv_rf_ram_if.v(94) " "Verilog HDL assignment warning at serv_rf_ram_if.v(94): truncated value with size 32 to match size of target (5)" {  } { { "src/serv_1.3.0/rtl/serv_rf_ram_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_rf_ram_if.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746134554503 "|servive|servant_spi_top:servant|servile:cpu|serv_rf_ram_if:rf_ram_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_top servant_spi_top:servant\|servile:cpu\|serv_top:cpu " "Elaborating entity \"serv_top\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\"" {  } { { "src/servile_1.3.0/servile/servile.v" "cpu" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servile_1.3.0/servile/servile.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_state servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_state:state " "Elaborating entity \"serv_state\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_state:state\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "state" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_decode servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_decode:decode " "Elaborating entity \"serv_decode\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_decode:decode\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "decode" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_immdec servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_immdec:immdec " "Elaborating entity \"serv_immdec\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_immdec:immdec\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "immdec" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_bufreg:bufreg " "Elaborating entity \"serv_bufreg\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_bufreg:bufreg\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "bufreg" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg2 servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_bufreg2:bufreg2 " "Elaborating entity \"serv_bufreg2\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_bufreg2:bufreg2\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "bufreg2" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 serv_bufreg2.v(43) " "Verilog HDL assignment warning at serv_bufreg2.v(43): truncated value with size 32 to match size of target (6)" {  } { { "src/serv_1.3.0/rtl/serv_bufreg2.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_bufreg2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746134554572 "|servive|servant_spi_top:servant|servile:cpu|serv_top:cpu|serv_bufreg2:bufreg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_ctrl servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_ctrl:ctrl " "Elaborating entity \"serv_ctrl\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_ctrl:ctrl\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "ctrl" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_alu servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_alu:alu " "Elaborating entity \"serv_alu\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_alu:alu\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "alu" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_if servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_rf_if:rf_if " "Elaborating entity \"serv_rf_if\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_rf_if:rf_if\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "rf_if" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_mem_if servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_mem_if:mem_if " "Elaborating entity \"serv_mem_if\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_mem_if:mem_if\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "mem_if" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_csr servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_csr:gen_csr.csr " "Elaborating entity \"serv_csr\" for hierarchy \"servant_spi_top:servant\|servile:cpu\|serv_top:cpu\|serv_csr:gen_csr.csr\"" {  } { { "src/serv_1.3.0/rtl/serv_top.v" "gen_csr.csr" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/serv_1.3.0/rtl/serv_top.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_out serial_out:serial_out " "Elaborating entity \"serial_out\" for hierarchy \"serial_out:serial_out\"" {  } { { "src/servant_1.3.0/servant/servive.v" "serial_out" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_data serial_out.v(25) " "Verilog HDL or VHDL warning at serial_out.v(25): object \"temp_data\" assigned a value but never read" {  } { { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746134554616 "|servive|serial_out:serial_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "av_read_n serial_out.v(66) " "Verilog HDL Always Construct warning at serial_out.v(66): inferring latch(es) for variable \"av_read_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746134554616 "|servive|serial_out:serial_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "av_read_n serial_out.v(66) " "Inferred latch for \"av_read_n\" at serial_out.v(66)" {  } { { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554616 "|servive|serial_out:serial_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx serial_out:serial_out\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"serial_out:serial_out\|uart_rx:uart_rx_inst\"" {  } { { "../serial_out/synthesis/serial_out.v" "uart_rx_inst" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_out_jtag_uart_0 serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish " "Elaborating entity \"serial_out_jtag_uart_0\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\"" {  } { { "../serial_out/synthesis/serial_out.v" "jtag_uart_0_kavish" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_out_jtag_uart_0_scfifo_w serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w " "Elaborating entity \"serial_out_jtag_uart_0_scfifo_w\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "the_serial_out_jtag_uart_0_scfifo_w" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "wfifo" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134554889 ""}  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746134554889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134554965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134554965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134554965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134555013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134555013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134555013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134555059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134555059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134555059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134555122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134555122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_w:the_serial_out_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134555122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_out_jtag_uart_0_scfifo_r serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r " "Elaborating entity \"serial_out_jtag_uart_0_scfifo_r\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "the_serial_out_jtag_uart_0_scfifo_r" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134555133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "serial_out_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134555435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134555460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134555460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134555460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134555460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134555460 ""}  } { { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746134555460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134556113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|alt_jtag_atlantic:serial_out_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134556295 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1746134556754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.01.17:22:40 Progress: Loading sld96f8cc7d/alt_sld_fab_wrapper_hw.tcl " "2025.05.01.17:22:40 Progress: Loading sld96f8cc7d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134560689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134563424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134563624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134567658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134567783 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134567881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134568004 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134568010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134568010 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1746134568738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld96f8cc7d/alt_sld_fab.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134568961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134568961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134569041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134569041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134569041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134569041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134569107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134569107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134569205 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134569205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134569205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/ip/sld96f8cc7d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134569263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134569263 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 40 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134570230 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 70 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134570230 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 100 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134570230 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 130 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134570230 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 160 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134570230 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 190 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134570230 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 220 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134570230 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\] " "Synthesized away node \"serial_out:serial_out\|serial_out_jtag_uart_0:jtag_uart_0_kavish\|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_nio1.tdf" 250 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 306 0 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 434 0 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 98 0 0 } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746134570230 "|servive|serial_out:serial_out|serial_out_jtag_uart_0:jtag_uart_0_kavish|serial_out_jtag_uart_0_scfifo_r:the_serial_out_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1746134570230 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1746134570230 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "servant_spi_top:servant\|serv_rf_ram:rf_ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"servant_spi_top:servant\|serv_rf_ram:rf_ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 576 " "Parameter NUMWORDS_A set to 576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 576 " "Parameter NUMWORDS_B set to 576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1746134571012 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1746134571012 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746134571012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servant_spi_top:servant\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"servant_spi_top:servant\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134571075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servant_spi_top:servant\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"servant_spi_top:servant\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 576 " "Parameter \"NUMWORDS_A\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 576 " "Parameter \"NUMWORDS_B\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746134571075 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746134571075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvg1 " "Found entity 1: altsyncram_qvg1" {  } { { "db/altsyncram_qvg1.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altsyncram_qvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746134571121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134571121 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746134571362 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 80 -1 0 } } { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 45 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "../serial_out/synthesis/serial_out.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/serial_out.v" 14 -1 0 } } { "../serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/serial_out/synthesis/submodules/serial_out_jtag_uart_0.v" 352 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1746134571448 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1746134571448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134571820 "|servive|led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134571820 "|servive|led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4 GND " "Pin \"led4\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134571820 "|servive|led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5 GND " "Pin \"led5\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134571820 "|servive|led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "led6 GND " "Pin \"led6\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134571820 "|servive|led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "led7 GND " "Pin \"led7\" is stuck at GND" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746134571820 "|servive|led7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746134571820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134571934 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746134572801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/servant_1_3_0.map.smsg " "Generated suppressed messages file D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/servant_1_3_0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134573071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746134573837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746134573837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1095 " "Implemented 1095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746134574012 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746134574012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1064 " "Implemented 1064 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746134574012 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1746134574012 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1746134574012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746134574012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746134574044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 01 17:22:54 2025 " "Processing ended: Thu May 01 17:22:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746134574044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746134574044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746134574044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746134574044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1746134575531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746134575531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 01 17:22:55 2025 " "Processing started: Thu May 01 17:22:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746134575531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1746134575531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off servant_1_3_0 -c servant_1_3_0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off servant_1_3_0 -c servant_1_3_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1746134575531 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1746134575635 ""}
{ "Info" "0" "" "Project  = servant_1_3_0" {  } {  } 0 0 "Project  = servant_1_3_0" 0 0 "Fitter" 0 0 1746134575635 ""}
{ "Info" "0" "" "Revision = servant_1_3_0" {  } {  } 0 0 "Revision = servant_1_3_0" 0 0 "Fitter" 0 0 1746134575635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1746134575710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1746134575710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "servant_1_3_0 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"servant_1_3_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1746134575728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746134575785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1746134575785 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|clk\[0\] 4 125 0 0 " "Implementing clock multiplication of 4, clock division of 125, and phase shift of 0 degrees (0 ps) for servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|clk\[0\] port" {  } { { "db/altpll_o6l.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altpll_o6l.tdf" 31 2 0 } } { "" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1746134575851 ""}  } { { "db/altpll_o6l.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altpll_o6l.tdf" 31 2 0 } } { "" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1746134575851 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1746134576011 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1746134576025 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746134576161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746134576161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1746134576161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1746134576161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 2356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746134576195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 2358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746134576195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 2360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746134576195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 2362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746134576195 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 2364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1746134576195 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1746134576195 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1746134576195 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1746134576238 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1746134576920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|jupdate register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|jupdate could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1746134576920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|jupdate1* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|jupdate1* could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1746134576920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134576920 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|wdata\[*\] register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|wdata\[*\] could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|t_pause* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|t_pause* could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Info" "ISTA_SDC_FOUND" "src/servant_1.3.0/data/de0_nano.sdc " "Reading SDC File: 'src/servant_1.3.0/data/de0_nano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 4 -duty_cycle 50.00 -name \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\} \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_gen\|pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 4 -duty_cycle 50.00 -name \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\} \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1746134576936 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " "Node: servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|rd_data_reg\[4\] servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " "Register servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|rd_data_reg\[4\] is being clocked by servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746134576936 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1746134576936 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1746134576952 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1746134576952 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746134576962 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746134576962 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746134576962 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746134576962 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 625.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " " 625.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1746134576962 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1746134576962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1746134577079 ""}  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 2339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1746134577079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1746134577079 ""}  } { { "db/altpll_o6l.tdf" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/db/altpll_o6l.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1746134577079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1746134577079 ""}  } { { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 1978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1746134577079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk  " "Automatically promoted node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1746134577079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk~2 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk~2" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746134577079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk_delay " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk_delay" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746134577079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk_negedge " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk_negedge" {  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746134577079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|always10~3 " "Destination node servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|always10~3" {  } { { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 1783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746134577079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_sck~output " "Destination node spi_sck~output" {  } { { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 2326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1746134577079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1746134577079 ""}  } { { "src/servant_1.3.0/servant_spi/servant_spi_master_if.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant_spi/servant_spi_master_if.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1746134577079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1746134577380 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1746134577385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1746134577385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746134577388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1746134577392 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1746134577396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1746134577396 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1746134577398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1746134577460 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1746134577460 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1746134577460 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746134577539 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1746134577567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1746134578347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746134578623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1746134578667 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1746134579205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746134579205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1746134579554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1746134580884 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1746134580884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1746134581046 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1746134581046 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1746134581046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746134581047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1746134581192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746134581210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746134581445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1746134581445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1746134581855 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1746134582312 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rst_n 3.3-V LVTTL J15 " "Pin i_rst_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_rst_n } } } { "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rst_n" } } } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746134582565 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk 3.3-V LVTTL R8 " "Pin i_clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_clk } } } { "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk" } } } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746134582565 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_miso 3.3-V LVTTL D3 " "Pin spi_miso uses I/O standard 3.3-V LVTTL at D3" {  } { { "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_miso } } } { "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_miso" } } } } { "src/servant_1.3.0/servant/servive.v" "" { Text "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/src/servant_1.3.0/servant/servive.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1746134582565 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1746134582565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/servant_1_3_0.fit.smsg " "Generated suppressed messages file D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/fram_connect_debug/servant_1_3_0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1746134582694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5542 " "Peak virtual memory: 5542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746134583177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 01 17:23:03 2025 " "Processing ended: Thu May 01 17:23:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746134583177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746134583177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746134583177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1746134583177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1746134584439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746134584439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 01 17:23:04 2025 " "Processing started: Thu May 01 17:23:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746134584439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1746134584439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off servant_1_3_0 -c servant_1_3_0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off servant_1_3_0 -c servant_1_3_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1746134584439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1746134584746 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1746134585927 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1746134585977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746134586205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 01 17:23:06 2025 " "Processing ended: Thu May 01 17:23:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746134586205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746134586205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746134586205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1746134586205 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1746134586886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1746134587492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746134587492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 01 17:23:07 2025 " "Processing started: Thu May 01 17:23:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746134587492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1746134587492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta servant_1_3_0 -c servant_1_3_0 " "Command: quartus_sta servant_1_3_0 -c servant_1_3_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1746134587492 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1746134587598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1746134587730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1746134587730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134587762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134587762 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1746134588036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *\|alt_jtag_atlantic:*\|jupdate register " "Ignored filter at qsta_default_script.tcl(1297): *\|alt_jtag_atlantic:*\|jupdate could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *\|alt_jtag_atlantic:*\|jupdate1* register " "Ignored filter at qsta_default_script.tcl(1297): *\|alt_jtag_atlantic:*\|jupdate1* could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is an empty collection" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *\|alt_jtag_atlantic:*\|wdata\[*\] register " "Ignored filter at qsta_default_script.tcl(1297): *\|alt_jtag_atlantic:*\|wdata\[*\] could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134588036 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134588048 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134588048 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134588048 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134588048 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134588048 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134588048 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134588048 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *\|alt_jtag_atlantic:*\|t_pause* register " "Ignored filter at qsta_default_script.tcl(1297): *\|alt_jtag_atlantic:*\|t_pause* could not be matched with a register" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1746134588048 ""}  } { { "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Software/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Info" "ISTA_SDC_FOUND" "src/servant_1.3.0/data/de0_nano.sdc " "Reading SDC File: 'src/servant_1.3.0/data/de0_nano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 4 -duty_cycle 50.00 -name \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\} \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_gen\|pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 4 -duty_cycle 50.00 -name \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\} \{clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1746134588048 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1746134588048 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " "Node: servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|rd_data_reg\[12\] servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " "Register servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|rd_data_reg\[12\] is being clocked by servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746134588048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746134588048 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746134588064 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1746134588064 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1746134588064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.057 " "Worst-case setup slack is 2.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.057               0.000 clk  " "    2.057               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.746               0.000 altera_reserved_tck  " "   46.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  307.920               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "  307.920               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134588117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 clk  " "    0.292               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "    0.329               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134588127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.066 " "Worst-case recovery slack is 48.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.066               0.000 altera_reserved_tck  " "   48.066               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  309.116               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "  309.116               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134588134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.048 " "Worst-case removal slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 altera_reserved_tck  " "    1.048               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.407               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "    2.407               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134588138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.490 " "Worst-case minimum pulse width slack is 9.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.490               0.000 clk  " "    9.490               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.541               0.000 altera_reserved_tck  " "   49.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  312.242               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "  312.242               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134588142 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.211 ns " "Worst Case Available Settling Time: 38.211 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588248 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746134588248 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1746134588255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1746134588282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1746134588703 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " "Node: servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|rd_data_reg\[12\] servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " "Register servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|rd_data_reg\[12\] is being clocked by servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746134588779 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746134588779 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746134588793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.343 " "Worst-case setup slack is 2.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.343               0.000 clk  " "    2.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.184               0.000 altera_reserved_tck  " "   47.184               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  308.409               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "  308.409               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134588815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 clk  " "    0.292               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134588827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.355 " "Worst-case recovery slack is 48.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.355               0.000 altera_reserved_tck  " "   48.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  309.465               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "  309.465               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134588835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.947 " "Worst-case removal slack is 0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 altera_reserved_tck  " "    0.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.200               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "    2.200               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134588843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.491 " "Worst-case minimum pulse width slack is 9.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.491               0.000 clk  " "    9.491               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.501               0.000 altera_reserved_tck  " "   49.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  312.243               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "  312.243               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134588850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134588850 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.410 ns " "Worst Case Available Settling Time: 38.410 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588988 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134588988 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746134588988 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1746134589001 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " "Node: servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|rd_data_reg\[12\] servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk " "Register servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|rd_data_reg\[12\] is being clocked by servant_spi_top:servant\|servant_spi_master_if:spi_master_if\|serial_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1746134589115 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1746134589115 "|servive|servant_spi_top:servant|servant_spi_master_if:spi_master_if|serial_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746134589119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.109 " "Worst-case setup slack is 3.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.109               0.000 clk  " "    3.109               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.413               0.000 altera_reserved_tck  " "   48.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  309.785               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "  309.785               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134589127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 clk  " "    0.134               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "    0.159               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134589143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.180 " "Worst-case recovery slack is 49.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.180               0.000 altera_reserved_tck  " "   49.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  310.456               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "  310.456               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134589147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.574 " "Worst-case removal slack is 0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 altera_reserved_tck  " "    0.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.358               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "    1.358               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134589162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.210 " "Worst-case minimum pulse width slack is 9.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.210               0.000 clk  " "    9.210               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.313               0.000 altera_reserved_tck  " "   49.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  312.252               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\]  " "  312.252               0.000 clock_gen\|pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1746134589165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1746134589165 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134589303 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134589303 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134589303 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134589303 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.000 ns " "Worst Case Available Settling Time: 39.000 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134589303 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1746134589303 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1746134589303 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1746134589696 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1746134589696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746134589832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 01 17:23:09 2025 " "Processing ended: Thu May 01 17:23:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746134589832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746134589832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746134589832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1746134589832 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1746134590712 ""}
