###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 16:45:07 2014
#  Command:           timeDesign -drvReports -slackReports -pathreports -exp...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[22]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regA/data_out_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                6.78460
= Slack Time                  2.11540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  2.11539 | 
     | \UUT/Mpath/regA/data_out_reg[0]  | CK ^ -> Q v           | DFFR_X1  | 0.03380 | 0.34170 | 0.34170 |  2.45709 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A1 v -> ZN v          | AND2_X2  | 0.01960 | 0.10190 | 0.44360 |  2.55899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05920 | 0.50280 |  2.61819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 ^ -> ZN v          | NAND3_X1 | 0.03130 | 0.06950 | 0.57230 |  2.68769 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 v -> ZN ^          | NAND2_X1 | 0.04380 | 0.06540 | 0.63770 |  2.75309 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06150 | 0.69920 |  2.81459 | 
     | \UUT/Mpath/the_alu/add_95 /U96   | A1 v -> ZN ^          | NAND2_X1 | 0.04400 | 0.06540 | 0.76460 |  2.87999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06160 | 0.82620 |  2.94159 | 
     | \UUT/Mpath/the_alu/add_95 /U120  | A1 v -> ZN ^          | NAND2_X1 | 0.04500 | 0.06540 | 0.89160 |  3.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A1 ^ -> ZN v          | NAND3_X1 | 0.04060 | 0.07370 | 0.96530 |  3.08069 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 v -> ZN ^          | NAND2_X1 | 0.03330 | 0.05750 | 1.02280 |  3.13819 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 ^ -> ZN v          | NAND3_X1 | 0.02560 | 0.05850 | 1.08130 |  3.19669 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 v -> ZN ^          | NAND2_X1 | 0.04800 | 0.07010 | 1.15140 |  3.26679 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06320 | 1.21460 |  3.32999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 v -> ZN ^          | NAND2_X1 | 0.04030 | 0.05250 | 1.26710 |  3.38249 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06860 | 1.33570 |  3.45109 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI v -> CO v          | FA_X1    | 0.04810 | 0.26760 | 1.60330 |  3.71869 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI v -> CO v          | FA_X1    | 0.04810 | 0.27460 | 1.87790 |  3.99329 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI v -> CO v          | FA_X1    | 0.05350 | 0.28590 | 2.16380 |  4.27919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 v -> ZN ^          | NAND2_X1 | 0.04750 | 0.08100 | 2.24480 |  4.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.31310 |  4.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.38000 |  4.49540 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.44830 |  4.56370 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.51520 |  4.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.58350 |  4.69890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05080 | 2.63430 |  4.74970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 2.71100 |  4.82640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.07320 | 2.78420 |  4.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.85250 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.05900 | 2.91150 |  5.02690 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07270 | 2.98420 |  5.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.05200 |  5.16740 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 3.12660 |  5.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.19440 |  5.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.26900 |  5.38440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06790 | 3.33690 |  5.45230 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.41150 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05410 | 3.46560 |  5.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 3.54230 |  5.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 v -> ZN ^          | NAND2_X1 | 0.04660 | 0.07100 | 3.61330 |  5.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U116  | A3 ^ -> ZN v          | NAND3_X1 | 0.02610 | 0.06310 | 3.67640 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 v -> ZN ^          | NAND2_X1 | 0.04590 | 0.06290 | 3.73930 |  5.85470 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07480 | 3.81410 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.88190 |  5.99730 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06980 | 3.95170 |  6.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06580 | 4.01750 |  6.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 4.09210 |  6.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.15420 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07270 | 4.22690 |  6.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U54   | A1 v -> ZN ^          | NAND2_X1 | 0.03990 | 0.06180 | 4.28870 |  6.40410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A1 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.06450 | 4.35320 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.41530 |  6.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07150 | 4.48680 |  6.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 v -> ZN ^          | NAND2_X1 | 0.06000 | 0.08360 | 4.57040 |  6.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 ^ -> ZN v          | NAND3_X1 | 0.02890 | 0.06750 | 4.63790 |  6.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 v -> ZN ^          | NAND2_X1 | 0.05210 | 0.07220 | 4.71010 |  6.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 ^ -> ZN v          | NAND3_X1 | 0.03550 | 0.07680 | 4.78690 |  6.90230 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05450 | 4.84140 |  6.95680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 ^ -> ZN v          | NAND3_X1 | 0.02900 | 0.06650 | 4.90790 |  7.02330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A v -> ZN v           | XNOR2_X1 | 0.02420 | 0.12210 | 5.03000 |  7.14540 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.05560 | 5.08560 |  7.20100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03030 | 0.13280 | 5.21840 |  7.33380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.01980 | 0.04040 | 5.25880 |  7.37420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.04260 | 0.14740 | 5.40620 |  7.52160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13410 | 0.27080 | 5.67700 |  7.79240 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03700 | 0.19640 | 5.87340 |  7.98880 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03210 | 0.04670 | 5.92010 |  8.03550 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X2  | 0.02060 | 0.10320 | 6.02330 |  8.13870 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4   | 0.04760 | 0.24110 | 6.26440 |  8.37980 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2   | 0.02890 | 0.16810 | 6.43250 |  8.54790 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2   | 0.02360 | 0.04530 | 6.47780 |  8.59320 | 
     | U5174                            | A ^ -> ZN v           | INV_X1   | 0.08150 | 0.10750 | 6.58530 |  8.70070 | 
     | U5145                            | A2 v -> ZN ^          | NOR2_X1  | 0.11750 | 0.19930 | 6.78460 |  8.90000 | 
     |                                  | BUS_DATA_OUTBUS[22] ^ |          | 0.11750 | 0.00000 | 6.78460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[23]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regA/data_out_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                6.78460
= Slack Time                  2.11540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  2.11539 | 
     | \UUT/Mpath/regA/data_out_reg[0]  | CK ^ -> Q v           | DFFR_X1  | 0.03380 | 0.34170 | 0.34170 |  2.45709 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A1 v -> ZN v          | AND2_X2  | 0.01960 | 0.10190 | 0.44360 |  2.55899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05920 | 0.50280 |  2.61819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 ^ -> ZN v          | NAND3_X1 | 0.03130 | 0.06950 | 0.57230 |  2.68769 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 v -> ZN ^          | NAND2_X1 | 0.04380 | 0.06540 | 0.63770 |  2.75309 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06150 | 0.69920 |  2.81459 | 
     | \UUT/Mpath/the_alu/add_95 /U96   | A1 v -> ZN ^          | NAND2_X1 | 0.04400 | 0.06540 | 0.76460 |  2.87999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06160 | 0.82620 |  2.94159 | 
     | \UUT/Mpath/the_alu/add_95 /U120  | A1 v -> ZN ^          | NAND2_X1 | 0.04500 | 0.06540 | 0.89160 |  3.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A1 ^ -> ZN v          | NAND3_X1 | 0.04060 | 0.07370 | 0.96530 |  3.08069 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 v -> ZN ^          | NAND2_X1 | 0.03330 | 0.05750 | 1.02280 |  3.13819 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 ^ -> ZN v          | NAND3_X1 | 0.02560 | 0.05850 | 1.08130 |  3.19669 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 v -> ZN ^          | NAND2_X1 | 0.04800 | 0.07010 | 1.15140 |  3.26679 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06320 | 1.21460 |  3.32999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 v -> ZN ^          | NAND2_X1 | 0.04030 | 0.05250 | 1.26710 |  3.38249 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06860 | 1.33570 |  3.45109 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI v -> CO v          | FA_X1    | 0.04810 | 0.26760 | 1.60330 |  3.71869 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI v -> CO v          | FA_X1    | 0.04810 | 0.27460 | 1.87790 |  3.99329 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI v -> CO v          | FA_X1    | 0.05350 | 0.28590 | 2.16380 |  4.27919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 v -> ZN ^          | NAND2_X1 | 0.04750 | 0.08100 | 2.24480 |  4.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.31310 |  4.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.38000 |  4.49540 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.44830 |  4.56370 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.51520 |  4.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.58350 |  4.69890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05080 | 2.63430 |  4.74970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 2.71100 |  4.82640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.07320 | 2.78420 |  4.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.85250 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.05900 | 2.91150 |  5.02690 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07270 | 2.98420 |  5.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.05200 |  5.16740 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 3.12660 |  5.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.19440 |  5.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.26900 |  5.38440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06790 | 3.33690 |  5.45230 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.41150 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05410 | 3.46560 |  5.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 3.54230 |  5.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 v -> ZN ^          | NAND2_X1 | 0.04660 | 0.07100 | 3.61330 |  5.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U116  | A3 ^ -> ZN v          | NAND3_X1 | 0.02610 | 0.06310 | 3.67640 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 v -> ZN ^          | NAND2_X1 | 0.04590 | 0.06290 | 3.73930 |  5.85470 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07480 | 3.81410 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.88190 |  5.99730 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06980 | 3.95170 |  6.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06580 | 4.01750 |  6.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 4.09210 |  6.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.15420 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07270 | 4.22690 |  6.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U54   | A1 v -> ZN ^          | NAND2_X1 | 0.03990 | 0.06180 | 4.28870 |  6.40410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A1 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.06450 | 4.35320 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.41530 |  6.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07150 | 4.48680 |  6.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 v -> ZN ^          | NAND2_X1 | 0.06000 | 0.08360 | 4.57040 |  6.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 ^ -> ZN v          | NAND3_X1 | 0.02890 | 0.06750 | 4.63790 |  6.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 v -> ZN ^          | NAND2_X1 | 0.05210 | 0.07220 | 4.71010 |  6.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 ^ -> ZN v          | NAND3_X1 | 0.03550 | 0.07680 | 4.78690 |  6.90230 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05450 | 4.84140 |  6.95680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 ^ -> ZN v          | NAND3_X1 | 0.02900 | 0.06650 | 4.90790 |  7.02330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A v -> ZN v           | XNOR2_X1 | 0.02420 | 0.12210 | 5.03000 |  7.14540 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.05560 | 5.08560 |  7.20100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03030 | 0.13280 | 5.21840 |  7.33380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.01980 | 0.04040 | 5.25880 |  7.37420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.04260 | 0.14740 | 5.40620 |  7.52160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13410 | 0.27080 | 5.67700 |  7.79240 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03700 | 0.19640 | 5.87340 |  7.98880 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03210 | 0.04670 | 5.92010 |  8.03550 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X2  | 0.02060 | 0.10320 | 6.02330 |  8.13870 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4   | 0.04760 | 0.24110 | 6.26440 |  8.37980 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2   | 0.02890 | 0.16810 | 6.43250 |  8.54790 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2   | 0.02360 | 0.04530 | 6.47780 |  8.59320 | 
     | U5174                            | A ^ -> ZN v           | INV_X1   | 0.08150 | 0.10750 | 6.58530 |  8.70070 | 
     | U5143                            | A2 v -> ZN ^          | NOR2_X1  | 0.11750 | 0.19930 | 6.78460 |  8.90000 | 
     |                                  | BUS_DATA_OUTBUS[23] ^ |          | 0.11750 | 0.00000 | 6.78460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[24]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regA/data_out_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                6.78460
= Slack Time                  2.11540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  2.11539 | 
     | \UUT/Mpath/regA/data_out_reg[0]  | CK ^ -> Q v           | DFFR_X1  | 0.03380 | 0.34170 | 0.34170 |  2.45709 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A1 v -> ZN v          | AND2_X2  | 0.01960 | 0.10190 | 0.44360 |  2.55899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05920 | 0.50280 |  2.61819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 ^ -> ZN v          | NAND3_X1 | 0.03130 | 0.06950 | 0.57230 |  2.68769 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 v -> ZN ^          | NAND2_X1 | 0.04380 | 0.06540 | 0.63770 |  2.75309 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06150 | 0.69920 |  2.81459 | 
     | \UUT/Mpath/the_alu/add_95 /U96   | A1 v -> ZN ^          | NAND2_X1 | 0.04400 | 0.06540 | 0.76460 |  2.87999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06160 | 0.82620 |  2.94159 | 
     | \UUT/Mpath/the_alu/add_95 /U120  | A1 v -> ZN ^          | NAND2_X1 | 0.04500 | 0.06540 | 0.89160 |  3.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A1 ^ -> ZN v          | NAND3_X1 | 0.04060 | 0.07370 | 0.96530 |  3.08069 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 v -> ZN ^          | NAND2_X1 | 0.03330 | 0.05750 | 1.02280 |  3.13819 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 ^ -> ZN v          | NAND3_X1 | 0.02560 | 0.05850 | 1.08130 |  3.19669 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 v -> ZN ^          | NAND2_X1 | 0.04800 | 0.07010 | 1.15140 |  3.26679 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06320 | 1.21460 |  3.32999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 v -> ZN ^          | NAND2_X1 | 0.04030 | 0.05250 | 1.26710 |  3.38249 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06860 | 1.33570 |  3.45109 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI v -> CO v          | FA_X1    | 0.04810 | 0.26760 | 1.60330 |  3.71869 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI v -> CO v          | FA_X1    | 0.04810 | 0.27460 | 1.87790 |  3.99329 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI v -> CO v          | FA_X1    | 0.05350 | 0.28590 | 2.16380 |  4.27919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 v -> ZN ^          | NAND2_X1 | 0.04750 | 0.08100 | 2.24480 |  4.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.31310 |  4.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.38000 |  4.49540 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.44830 |  4.56370 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.51520 |  4.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.58350 |  4.69890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05080 | 2.63430 |  4.74970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 2.71100 |  4.82640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.07320 | 2.78420 |  4.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.85250 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.05900 | 2.91150 |  5.02690 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07270 | 2.98420 |  5.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.05200 |  5.16740 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 3.12660 |  5.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.19440 |  5.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.26900 |  5.38440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06790 | 3.33690 |  5.45230 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.41150 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05410 | 3.46560 |  5.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 3.54230 |  5.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 v -> ZN ^          | NAND2_X1 | 0.04660 | 0.07100 | 3.61330 |  5.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U116  | A3 ^ -> ZN v          | NAND3_X1 | 0.02610 | 0.06310 | 3.67640 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 v -> ZN ^          | NAND2_X1 | 0.04590 | 0.06290 | 3.73930 |  5.85470 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07480 | 3.81410 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.88190 |  5.99730 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06980 | 3.95170 |  6.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06580 | 4.01750 |  6.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 4.09210 |  6.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.15420 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07270 | 4.22690 |  6.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U54   | A1 v -> ZN ^          | NAND2_X1 | 0.03990 | 0.06180 | 4.28870 |  6.40410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A1 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.06450 | 4.35320 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.41530 |  6.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07150 | 4.48680 |  6.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 v -> ZN ^          | NAND2_X1 | 0.06000 | 0.08360 | 4.57040 |  6.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 ^ -> ZN v          | NAND3_X1 | 0.02890 | 0.06750 | 4.63790 |  6.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 v -> ZN ^          | NAND2_X1 | 0.05210 | 0.07220 | 4.71010 |  6.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 ^ -> ZN v          | NAND3_X1 | 0.03550 | 0.07680 | 4.78690 |  6.90230 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05450 | 4.84140 |  6.95680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 ^ -> ZN v          | NAND3_X1 | 0.02900 | 0.06650 | 4.90790 |  7.02330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A v -> ZN v           | XNOR2_X1 | 0.02420 | 0.12210 | 5.03000 |  7.14540 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.05560 | 5.08560 |  7.20100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03030 | 0.13280 | 5.21840 |  7.33380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.01980 | 0.04040 | 5.25880 |  7.37420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.04260 | 0.14740 | 5.40620 |  7.52160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13410 | 0.27080 | 5.67700 |  7.79240 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03700 | 0.19640 | 5.87340 |  7.98880 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03210 | 0.04670 | 5.92010 |  8.03550 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X2  | 0.02060 | 0.10320 | 6.02330 |  8.13870 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4   | 0.04760 | 0.24110 | 6.26440 |  8.37980 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2   | 0.02890 | 0.16810 | 6.43250 |  8.54790 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2   | 0.02360 | 0.04530 | 6.47780 |  8.59320 | 
     | U5174                            | A ^ -> ZN v           | INV_X1   | 0.08150 | 0.10750 | 6.58530 |  8.70070 | 
     | U5139                            | A2 v -> ZN ^          | NOR2_X1  | 0.11750 | 0.19930 | 6.78460 |  8.90000 | 
     |                                  | BUS_DATA_OUTBUS[24] ^ |          | 0.11750 | 0.00000 | 6.78460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[25]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regA/data_out_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                6.78460
= Slack Time                  2.11540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  2.11539 | 
     | \UUT/Mpath/regA/data_out_reg[0]  | CK ^ -> Q v           | DFFR_X1  | 0.03380 | 0.34170 | 0.34170 |  2.45709 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A1 v -> ZN v          | AND2_X2  | 0.01960 | 0.10190 | 0.44360 |  2.55899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05920 | 0.50280 |  2.61819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 ^ -> ZN v          | NAND3_X1 | 0.03130 | 0.06950 | 0.57230 |  2.68769 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 v -> ZN ^          | NAND2_X1 | 0.04380 | 0.06540 | 0.63770 |  2.75309 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06150 | 0.69920 |  2.81459 | 
     | \UUT/Mpath/the_alu/add_95 /U96   | A1 v -> ZN ^          | NAND2_X1 | 0.04400 | 0.06540 | 0.76460 |  2.87999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06160 | 0.82620 |  2.94159 | 
     | \UUT/Mpath/the_alu/add_95 /U120  | A1 v -> ZN ^          | NAND2_X1 | 0.04500 | 0.06540 | 0.89160 |  3.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A1 ^ -> ZN v          | NAND3_X1 | 0.04060 | 0.07370 | 0.96530 |  3.08069 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 v -> ZN ^          | NAND2_X1 | 0.03330 | 0.05750 | 1.02280 |  3.13819 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 ^ -> ZN v          | NAND3_X1 | 0.02560 | 0.05850 | 1.08130 |  3.19669 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 v -> ZN ^          | NAND2_X1 | 0.04800 | 0.07010 | 1.15140 |  3.26679 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06320 | 1.21460 |  3.32999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 v -> ZN ^          | NAND2_X1 | 0.04030 | 0.05250 | 1.26710 |  3.38249 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06860 | 1.33570 |  3.45109 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI v -> CO v          | FA_X1    | 0.04810 | 0.26760 | 1.60330 |  3.71869 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI v -> CO v          | FA_X1    | 0.04810 | 0.27460 | 1.87790 |  3.99329 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI v -> CO v          | FA_X1    | 0.05350 | 0.28590 | 2.16380 |  4.27919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 v -> ZN ^          | NAND2_X1 | 0.04750 | 0.08100 | 2.24480 |  4.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.31310 |  4.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.38000 |  4.49540 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.44830 |  4.56370 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.51520 |  4.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.58350 |  4.69890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05080 | 2.63430 |  4.74970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 2.71100 |  4.82640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.07320 | 2.78420 |  4.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.85250 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.05900 | 2.91150 |  5.02690 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07270 | 2.98420 |  5.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.05200 |  5.16740 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 3.12660 |  5.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.19440 |  5.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.26900 |  5.38440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06790 | 3.33690 |  5.45230 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.41150 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05410 | 3.46560 |  5.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 3.54230 |  5.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 v -> ZN ^          | NAND2_X1 | 0.04660 | 0.07100 | 3.61330 |  5.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U116  | A3 ^ -> ZN v          | NAND3_X1 | 0.02610 | 0.06310 | 3.67640 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 v -> ZN ^          | NAND2_X1 | 0.04590 | 0.06290 | 3.73930 |  5.85470 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07480 | 3.81410 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.88190 |  5.99730 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06980 | 3.95170 |  6.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06580 | 4.01750 |  6.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 4.09210 |  6.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.15420 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07270 | 4.22690 |  6.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U54   | A1 v -> ZN ^          | NAND2_X1 | 0.03990 | 0.06180 | 4.28870 |  6.40410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A1 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.06450 | 4.35320 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.41530 |  6.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07150 | 4.48680 |  6.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 v -> ZN ^          | NAND2_X1 | 0.06000 | 0.08360 | 4.57040 |  6.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 ^ -> ZN v          | NAND3_X1 | 0.02890 | 0.06750 | 4.63790 |  6.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 v -> ZN ^          | NAND2_X1 | 0.05210 | 0.07220 | 4.71010 |  6.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 ^ -> ZN v          | NAND3_X1 | 0.03550 | 0.07680 | 4.78690 |  6.90230 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05450 | 4.84140 |  6.95680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 ^ -> ZN v          | NAND3_X1 | 0.02900 | 0.06650 | 4.90790 |  7.02330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A v -> ZN v           | XNOR2_X1 | 0.02420 | 0.12210 | 5.03000 |  7.14540 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.05560 | 5.08560 |  7.20100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03030 | 0.13280 | 5.21840 |  7.33380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.01980 | 0.04040 | 5.25880 |  7.37420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.04260 | 0.14740 | 5.40620 |  7.52160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13410 | 0.27080 | 5.67700 |  7.79240 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03700 | 0.19640 | 5.87340 |  7.98880 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03210 | 0.04670 | 5.92010 |  8.03550 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X2  | 0.02060 | 0.10320 | 6.02330 |  8.13870 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4   | 0.04760 | 0.24110 | 6.26440 |  8.37980 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2   | 0.02890 | 0.16810 | 6.43250 |  8.54790 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2   | 0.02360 | 0.04530 | 6.47780 |  8.59320 | 
     | U5174                            | A ^ -> ZN v           | INV_X1   | 0.08150 | 0.10750 | 6.58530 |  8.70070 | 
     | U5136                            | A2 v -> ZN ^          | NOR2_X1  | 0.11750 | 0.19930 | 6.78460 |  8.90000 | 
     |                                  | BUS_DATA_OUTBUS[25] ^ |          | 0.11750 | 0.00000 | 6.78460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[26]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regA/data_out_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                6.78460
= Slack Time                  2.11540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  2.11539 | 
     | \UUT/Mpath/regA/data_out_reg[0]  | CK ^ -> Q v           | DFFR_X1  | 0.03380 | 0.34170 | 0.34170 |  2.45709 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A1 v -> ZN v          | AND2_X2  | 0.01960 | 0.10190 | 0.44360 |  2.55899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05920 | 0.50280 |  2.61819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 ^ -> ZN v          | NAND3_X1 | 0.03130 | 0.06950 | 0.57230 |  2.68769 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 v -> ZN ^          | NAND2_X1 | 0.04380 | 0.06540 | 0.63770 |  2.75309 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06150 | 0.69920 |  2.81459 | 
     | \UUT/Mpath/the_alu/add_95 /U96   | A1 v -> ZN ^          | NAND2_X1 | 0.04400 | 0.06540 | 0.76460 |  2.87999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06160 | 0.82620 |  2.94159 | 
     | \UUT/Mpath/the_alu/add_95 /U120  | A1 v -> ZN ^          | NAND2_X1 | 0.04500 | 0.06540 | 0.89160 |  3.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A1 ^ -> ZN v          | NAND3_X1 | 0.04060 | 0.07370 | 0.96530 |  3.08069 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 v -> ZN ^          | NAND2_X1 | 0.03330 | 0.05750 | 1.02280 |  3.13819 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 ^ -> ZN v          | NAND3_X1 | 0.02560 | 0.05850 | 1.08130 |  3.19669 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 v -> ZN ^          | NAND2_X1 | 0.04800 | 0.07010 | 1.15140 |  3.26679 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06320 | 1.21460 |  3.32999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 v -> ZN ^          | NAND2_X1 | 0.04030 | 0.05250 | 1.26710 |  3.38249 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06860 | 1.33570 |  3.45109 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI v -> CO v          | FA_X1    | 0.04810 | 0.26760 | 1.60330 |  3.71869 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI v -> CO v          | FA_X1    | 0.04810 | 0.27460 | 1.87790 |  3.99329 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI v -> CO v          | FA_X1    | 0.05350 | 0.28590 | 2.16380 |  4.27919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 v -> ZN ^          | NAND2_X1 | 0.04750 | 0.08100 | 2.24480 |  4.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.31310 |  4.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.38000 |  4.49540 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.44830 |  4.56370 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.51520 |  4.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.58350 |  4.69890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05080 | 2.63430 |  4.74970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 2.71100 |  4.82640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.07320 | 2.78420 |  4.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.85250 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.05900 | 2.91150 |  5.02690 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07270 | 2.98420 |  5.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.05200 |  5.16740 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 3.12660 |  5.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.19440 |  5.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.26900 |  5.38440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06790 | 3.33690 |  5.45230 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.41150 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05410 | 3.46560 |  5.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 3.54230 |  5.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 v -> ZN ^          | NAND2_X1 | 0.04660 | 0.07100 | 3.61330 |  5.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U116  | A3 ^ -> ZN v          | NAND3_X1 | 0.02610 | 0.06310 | 3.67640 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 v -> ZN ^          | NAND2_X1 | 0.04590 | 0.06290 | 3.73930 |  5.85470 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07480 | 3.81410 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.88190 |  5.99730 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06980 | 3.95170 |  6.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06580 | 4.01750 |  6.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 4.09210 |  6.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.15420 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07270 | 4.22690 |  6.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U54   | A1 v -> ZN ^          | NAND2_X1 | 0.03990 | 0.06180 | 4.28870 |  6.40410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A1 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.06450 | 4.35320 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.41530 |  6.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07150 | 4.48680 |  6.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 v -> ZN ^          | NAND2_X1 | 0.06000 | 0.08360 | 4.57040 |  6.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 ^ -> ZN v          | NAND3_X1 | 0.02890 | 0.06750 | 4.63790 |  6.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 v -> ZN ^          | NAND2_X1 | 0.05210 | 0.07220 | 4.71010 |  6.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 ^ -> ZN v          | NAND3_X1 | 0.03550 | 0.07680 | 4.78690 |  6.90230 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05450 | 4.84140 |  6.95680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 ^ -> ZN v          | NAND3_X1 | 0.02900 | 0.06650 | 4.90790 |  7.02330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A v -> ZN v           | XNOR2_X1 | 0.02420 | 0.12210 | 5.03000 |  7.14540 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.05560 | 5.08560 |  7.20100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03030 | 0.13280 | 5.21840 |  7.33380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.01980 | 0.04040 | 5.25880 |  7.37420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.04260 | 0.14740 | 5.40620 |  7.52160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13410 | 0.27080 | 5.67700 |  7.79240 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03700 | 0.19640 | 5.87340 |  7.98880 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03210 | 0.04670 | 5.92010 |  8.03550 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X2  | 0.02060 | 0.10320 | 6.02330 |  8.13870 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4   | 0.04760 | 0.24110 | 6.26440 |  8.37980 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2   | 0.02890 | 0.16810 | 6.43250 |  8.54790 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2   | 0.02360 | 0.04530 | 6.47780 |  8.59320 | 
     | U5174                            | A ^ -> ZN v           | INV_X1   | 0.08150 | 0.10750 | 6.58530 |  8.70070 | 
     | U5133                            | A2 v -> ZN ^          | NOR2_X1  | 0.11750 | 0.19930 | 6.78460 |  8.90000 | 
     |                                  | BUS_DATA_OUTBUS[26] ^ |          | 0.11750 | 0.00000 | 6.78460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[27]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regA/data_out_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                6.78460
= Slack Time                  2.11540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  2.11539 | 
     | \UUT/Mpath/regA/data_out_reg[0]  | CK ^ -> Q v           | DFFR_X1  | 0.03380 | 0.34170 | 0.34170 |  2.45709 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A1 v -> ZN v          | AND2_X2  | 0.01960 | 0.10190 | 0.44360 |  2.55899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05920 | 0.50280 |  2.61819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 ^ -> ZN v          | NAND3_X1 | 0.03130 | 0.06950 | 0.57230 |  2.68769 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 v -> ZN ^          | NAND2_X1 | 0.04380 | 0.06540 | 0.63770 |  2.75309 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06150 | 0.69920 |  2.81459 | 
     | \UUT/Mpath/the_alu/add_95 /U96   | A1 v -> ZN ^          | NAND2_X1 | 0.04400 | 0.06540 | 0.76460 |  2.87999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06160 | 0.82620 |  2.94159 | 
     | \UUT/Mpath/the_alu/add_95 /U120  | A1 v -> ZN ^          | NAND2_X1 | 0.04500 | 0.06540 | 0.89160 |  3.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A1 ^ -> ZN v          | NAND3_X1 | 0.04060 | 0.07370 | 0.96530 |  3.08069 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 v -> ZN ^          | NAND2_X1 | 0.03330 | 0.05750 | 1.02280 |  3.13819 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 ^ -> ZN v          | NAND3_X1 | 0.02560 | 0.05850 | 1.08130 |  3.19669 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 v -> ZN ^          | NAND2_X1 | 0.04800 | 0.07010 | 1.15140 |  3.26679 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06320 | 1.21460 |  3.32999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 v -> ZN ^          | NAND2_X1 | 0.04030 | 0.05250 | 1.26710 |  3.38249 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06860 | 1.33570 |  3.45109 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI v -> CO v          | FA_X1    | 0.04810 | 0.26760 | 1.60330 |  3.71869 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI v -> CO v          | FA_X1    | 0.04810 | 0.27460 | 1.87790 |  3.99329 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI v -> CO v          | FA_X1    | 0.05350 | 0.28590 | 2.16380 |  4.27919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 v -> ZN ^          | NAND2_X1 | 0.04750 | 0.08100 | 2.24480 |  4.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.31310 |  4.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.38000 |  4.49540 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.44830 |  4.56370 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.51520 |  4.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.58350 |  4.69890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05080 | 2.63430 |  4.74970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 2.71100 |  4.82640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.07320 | 2.78420 |  4.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.85250 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.05900 | 2.91150 |  5.02690 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07270 | 2.98420 |  5.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.05200 |  5.16740 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 3.12660 |  5.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.19440 |  5.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.26900 |  5.38440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06790 | 3.33690 |  5.45230 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.41150 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05410 | 3.46560 |  5.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 3.54230 |  5.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 v -> ZN ^          | NAND2_X1 | 0.04660 | 0.07100 | 3.61330 |  5.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U116  | A3 ^ -> ZN v          | NAND3_X1 | 0.02610 | 0.06310 | 3.67640 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 v -> ZN ^          | NAND2_X1 | 0.04590 | 0.06290 | 3.73930 |  5.85470 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07480 | 3.81410 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.88190 |  5.99730 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06980 | 3.95170 |  6.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06580 | 4.01750 |  6.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 4.09210 |  6.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.15420 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07270 | 4.22690 |  6.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U54   | A1 v -> ZN ^          | NAND2_X1 | 0.03990 | 0.06180 | 4.28870 |  6.40410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A1 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.06450 | 4.35320 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.41530 |  6.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07150 | 4.48680 |  6.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 v -> ZN ^          | NAND2_X1 | 0.06000 | 0.08360 | 4.57040 |  6.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 ^ -> ZN v          | NAND3_X1 | 0.02890 | 0.06750 | 4.63790 |  6.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 v -> ZN ^          | NAND2_X1 | 0.05210 | 0.07220 | 4.71010 |  6.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 ^ -> ZN v          | NAND3_X1 | 0.03550 | 0.07680 | 4.78690 |  6.90230 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05450 | 4.84140 |  6.95680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 ^ -> ZN v          | NAND3_X1 | 0.02900 | 0.06650 | 4.90790 |  7.02330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A v -> ZN v           | XNOR2_X1 | 0.02420 | 0.12210 | 5.03000 |  7.14540 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.05560 | 5.08560 |  7.20100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03030 | 0.13280 | 5.21840 |  7.33380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.01980 | 0.04040 | 5.25880 |  7.37420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.04260 | 0.14740 | 5.40620 |  7.52160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13410 | 0.27080 | 5.67700 |  7.79240 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03700 | 0.19640 | 5.87340 |  7.98880 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03210 | 0.04670 | 5.92010 |  8.03550 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X2  | 0.02060 | 0.10320 | 6.02330 |  8.13870 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4   | 0.04760 | 0.24110 | 6.26440 |  8.37980 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2   | 0.02890 | 0.16810 | 6.43250 |  8.54790 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2   | 0.02360 | 0.04530 | 6.47780 |  8.59320 | 
     | U5174                            | A ^ -> ZN v           | INV_X1   | 0.08150 | 0.10750 | 6.58530 |  8.70070 | 
     | U5130                            | A2 v -> ZN ^          | NOR2_X1  | 0.11750 | 0.19930 | 6.78460 |  8.90000 | 
     |                                  | BUS_DATA_OUTBUS[27] ^ |          | 0.11750 | 0.00000 | 6.78460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[28]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regA/data_out_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                6.78460
= Slack Time                  2.11540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  2.11539 | 
     | \UUT/Mpath/regA/data_out_reg[0]  | CK ^ -> Q v           | DFFR_X1  | 0.03380 | 0.34170 | 0.34170 |  2.45709 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A1 v -> ZN v          | AND2_X2  | 0.01960 | 0.10190 | 0.44360 |  2.55899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05920 | 0.50280 |  2.61819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 ^ -> ZN v          | NAND3_X1 | 0.03130 | 0.06950 | 0.57230 |  2.68769 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 v -> ZN ^          | NAND2_X1 | 0.04380 | 0.06540 | 0.63770 |  2.75309 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06150 | 0.69920 |  2.81459 | 
     | \UUT/Mpath/the_alu/add_95 /U96   | A1 v -> ZN ^          | NAND2_X1 | 0.04400 | 0.06540 | 0.76460 |  2.87999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06160 | 0.82620 |  2.94159 | 
     | \UUT/Mpath/the_alu/add_95 /U120  | A1 v -> ZN ^          | NAND2_X1 | 0.04500 | 0.06540 | 0.89160 |  3.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A1 ^ -> ZN v          | NAND3_X1 | 0.04060 | 0.07370 | 0.96530 |  3.08069 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 v -> ZN ^          | NAND2_X1 | 0.03330 | 0.05750 | 1.02280 |  3.13819 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 ^ -> ZN v          | NAND3_X1 | 0.02560 | 0.05850 | 1.08130 |  3.19669 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 v -> ZN ^          | NAND2_X1 | 0.04800 | 0.07010 | 1.15140 |  3.26679 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06320 | 1.21460 |  3.32999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 v -> ZN ^          | NAND2_X1 | 0.04030 | 0.05250 | 1.26710 |  3.38249 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06860 | 1.33570 |  3.45109 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI v -> CO v          | FA_X1    | 0.04810 | 0.26760 | 1.60330 |  3.71869 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI v -> CO v          | FA_X1    | 0.04810 | 0.27460 | 1.87790 |  3.99329 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI v -> CO v          | FA_X1    | 0.05350 | 0.28590 | 2.16380 |  4.27919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 v -> ZN ^          | NAND2_X1 | 0.04750 | 0.08100 | 2.24480 |  4.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.31310 |  4.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.38000 |  4.49540 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.44830 |  4.56370 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.51520 |  4.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.58350 |  4.69890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05080 | 2.63430 |  4.74970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 2.71100 |  4.82640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.07320 | 2.78420 |  4.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.85250 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.05900 | 2.91150 |  5.02690 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07270 | 2.98420 |  5.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.05200 |  5.16740 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 3.12660 |  5.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.19440 |  5.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.26900 |  5.38440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06790 | 3.33690 |  5.45230 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.41150 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05410 | 3.46560 |  5.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 3.54230 |  5.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 v -> ZN ^          | NAND2_X1 | 0.04660 | 0.07100 | 3.61330 |  5.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U116  | A3 ^ -> ZN v          | NAND3_X1 | 0.02610 | 0.06310 | 3.67640 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 v -> ZN ^          | NAND2_X1 | 0.04590 | 0.06290 | 3.73930 |  5.85470 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07480 | 3.81410 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.88190 |  5.99730 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06980 | 3.95170 |  6.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06580 | 4.01750 |  6.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 4.09210 |  6.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.15420 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07270 | 4.22690 |  6.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U54   | A1 v -> ZN ^          | NAND2_X1 | 0.03990 | 0.06180 | 4.28870 |  6.40410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A1 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.06450 | 4.35320 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.41530 |  6.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07150 | 4.48680 |  6.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 v -> ZN ^          | NAND2_X1 | 0.06000 | 0.08360 | 4.57040 |  6.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 ^ -> ZN v          | NAND3_X1 | 0.02890 | 0.06750 | 4.63790 |  6.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 v -> ZN ^          | NAND2_X1 | 0.05210 | 0.07220 | 4.71010 |  6.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 ^ -> ZN v          | NAND3_X1 | 0.03550 | 0.07680 | 4.78690 |  6.90230 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05450 | 4.84140 |  6.95680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 ^ -> ZN v          | NAND3_X1 | 0.02900 | 0.06650 | 4.90790 |  7.02330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A v -> ZN v           | XNOR2_X1 | 0.02420 | 0.12210 | 5.03000 |  7.14540 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.05560 | 5.08560 |  7.20100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03030 | 0.13280 | 5.21840 |  7.33380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.01980 | 0.04040 | 5.25880 |  7.37420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.04260 | 0.14740 | 5.40620 |  7.52160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13410 | 0.27080 | 5.67700 |  7.79240 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03700 | 0.19640 | 5.87340 |  7.98880 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03210 | 0.04670 | 5.92010 |  8.03550 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X2  | 0.02060 | 0.10320 | 6.02330 |  8.13870 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4   | 0.04760 | 0.24110 | 6.26440 |  8.37980 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2   | 0.02890 | 0.16810 | 6.43250 |  8.54790 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2   | 0.02360 | 0.04530 | 6.47780 |  8.59320 | 
     | U5174                            | A ^ -> ZN v           | INV_X1   | 0.08150 | 0.10750 | 6.58530 |  8.70070 | 
     | U5127                            | A2 v -> ZN ^          | NOR2_X1  | 0.11750 | 0.19930 | 6.78460 |  8.90000 | 
     |                                  | BUS_DATA_OUTBUS[28] ^ |          | 0.11750 | 0.00000 | 6.78460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[29]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regA/data_out_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                6.78460
= Slack Time                  2.11540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  2.11539 | 
     | \UUT/Mpath/regA/data_out_reg[0]  | CK ^ -> Q v           | DFFR_X1  | 0.03380 | 0.34170 | 0.34170 |  2.45709 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A1 v -> ZN v          | AND2_X2  | 0.01960 | 0.10190 | 0.44360 |  2.55899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05920 | 0.50280 |  2.61819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 ^ -> ZN v          | NAND3_X1 | 0.03130 | 0.06950 | 0.57230 |  2.68769 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 v -> ZN ^          | NAND2_X1 | 0.04380 | 0.06540 | 0.63770 |  2.75309 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06150 | 0.69920 |  2.81459 | 
     | \UUT/Mpath/the_alu/add_95 /U96   | A1 v -> ZN ^          | NAND2_X1 | 0.04400 | 0.06540 | 0.76460 |  2.87999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06160 | 0.82620 |  2.94159 | 
     | \UUT/Mpath/the_alu/add_95 /U120  | A1 v -> ZN ^          | NAND2_X1 | 0.04500 | 0.06540 | 0.89160 |  3.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A1 ^ -> ZN v          | NAND3_X1 | 0.04060 | 0.07370 | 0.96530 |  3.08069 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 v -> ZN ^          | NAND2_X1 | 0.03330 | 0.05750 | 1.02280 |  3.13819 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 ^ -> ZN v          | NAND3_X1 | 0.02560 | 0.05850 | 1.08130 |  3.19669 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 v -> ZN ^          | NAND2_X1 | 0.04800 | 0.07010 | 1.15140 |  3.26679 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06320 | 1.21460 |  3.32999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 v -> ZN ^          | NAND2_X1 | 0.04030 | 0.05250 | 1.26710 |  3.38249 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06860 | 1.33570 |  3.45109 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI v -> CO v          | FA_X1    | 0.04810 | 0.26760 | 1.60330 |  3.71869 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI v -> CO v          | FA_X1    | 0.04810 | 0.27460 | 1.87790 |  3.99329 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI v -> CO v          | FA_X1    | 0.05350 | 0.28590 | 2.16380 |  4.27919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 v -> ZN ^          | NAND2_X1 | 0.04750 | 0.08100 | 2.24480 |  4.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.31310 |  4.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.38000 |  4.49540 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.44830 |  4.56370 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.51520 |  4.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.58350 |  4.69890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05080 | 2.63430 |  4.74970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 2.71100 |  4.82640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.07320 | 2.78420 |  4.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.85250 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.05900 | 2.91150 |  5.02690 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07270 | 2.98420 |  5.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.05200 |  5.16740 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 3.12660 |  5.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.19440 |  5.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.26900 |  5.38440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06790 | 3.33690 |  5.45230 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.41150 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05410 | 3.46560 |  5.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 3.54230 |  5.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 v -> ZN ^          | NAND2_X1 | 0.04660 | 0.07100 | 3.61330 |  5.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U116  | A3 ^ -> ZN v          | NAND3_X1 | 0.02610 | 0.06310 | 3.67640 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 v -> ZN ^          | NAND2_X1 | 0.04590 | 0.06290 | 3.73930 |  5.85470 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07480 | 3.81410 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.88190 |  5.99730 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06980 | 3.95170 |  6.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06580 | 4.01750 |  6.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 4.09210 |  6.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.15420 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07270 | 4.22690 |  6.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U54   | A1 v -> ZN ^          | NAND2_X1 | 0.03990 | 0.06180 | 4.28870 |  6.40410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A1 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.06450 | 4.35320 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.41530 |  6.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07150 | 4.48680 |  6.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 v -> ZN ^          | NAND2_X1 | 0.06000 | 0.08360 | 4.57040 |  6.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 ^ -> ZN v          | NAND3_X1 | 0.02890 | 0.06750 | 4.63790 |  6.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 v -> ZN ^          | NAND2_X1 | 0.05210 | 0.07220 | 4.71010 |  6.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 ^ -> ZN v          | NAND3_X1 | 0.03550 | 0.07680 | 4.78690 |  6.90230 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05450 | 4.84140 |  6.95680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 ^ -> ZN v          | NAND3_X1 | 0.02900 | 0.06650 | 4.90790 |  7.02330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A v -> ZN v           | XNOR2_X1 | 0.02420 | 0.12210 | 5.03000 |  7.14540 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.05560 | 5.08560 |  7.20100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03030 | 0.13280 | 5.21840 |  7.33380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.01980 | 0.04040 | 5.25880 |  7.37420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.04260 | 0.14740 | 5.40620 |  7.52160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13410 | 0.27080 | 5.67700 |  7.79240 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03700 | 0.19640 | 5.87340 |  7.98880 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03210 | 0.04670 | 5.92010 |  8.03550 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X2  | 0.02060 | 0.10320 | 6.02330 |  8.13870 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4   | 0.04760 | 0.24110 | 6.26440 |  8.37980 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2   | 0.02890 | 0.16810 | 6.43250 |  8.54790 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2   | 0.02360 | 0.04530 | 6.47780 |  8.59320 | 
     | U5174                            | A ^ -> ZN v           | INV_X1   | 0.08150 | 0.10750 | 6.58530 |  8.70070 | 
     | U5124                            | A2 v -> ZN ^          | NOR2_X1  | 0.11750 | 0.19930 | 6.78460 |  8.90000 | 
     |                                  | BUS_DATA_OUTBUS[29] ^ |          | 0.11750 | 0.00000 | 6.78460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[30]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regA/data_out_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                6.78460
= Slack Time                  2.11540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  2.11539 | 
     | \UUT/Mpath/regA/data_out_reg[0]  | CK ^ -> Q v           | DFFR_X1  | 0.03380 | 0.34170 | 0.34170 |  2.45709 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A1 v -> ZN v          | AND2_X2  | 0.01960 | 0.10190 | 0.44360 |  2.55899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05920 | 0.50280 |  2.61819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 ^ -> ZN v          | NAND3_X1 | 0.03130 | 0.06950 | 0.57230 |  2.68769 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 v -> ZN ^          | NAND2_X1 | 0.04380 | 0.06540 | 0.63770 |  2.75309 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06150 | 0.69920 |  2.81459 | 
     | \UUT/Mpath/the_alu/add_95 /U96   | A1 v -> ZN ^          | NAND2_X1 | 0.04400 | 0.06540 | 0.76460 |  2.87999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06160 | 0.82620 |  2.94159 | 
     | \UUT/Mpath/the_alu/add_95 /U120  | A1 v -> ZN ^          | NAND2_X1 | 0.04500 | 0.06540 | 0.89160 |  3.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A1 ^ -> ZN v          | NAND3_X1 | 0.04060 | 0.07370 | 0.96530 |  3.08069 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 v -> ZN ^          | NAND2_X1 | 0.03330 | 0.05750 | 1.02280 |  3.13819 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 ^ -> ZN v          | NAND3_X1 | 0.02560 | 0.05850 | 1.08130 |  3.19669 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 v -> ZN ^          | NAND2_X1 | 0.04800 | 0.07010 | 1.15140 |  3.26679 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06320 | 1.21460 |  3.32999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 v -> ZN ^          | NAND2_X1 | 0.04030 | 0.05250 | 1.26710 |  3.38249 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06860 | 1.33570 |  3.45109 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI v -> CO v          | FA_X1    | 0.04810 | 0.26760 | 1.60330 |  3.71869 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI v -> CO v          | FA_X1    | 0.04810 | 0.27460 | 1.87790 |  3.99329 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI v -> CO v          | FA_X1    | 0.05350 | 0.28590 | 2.16380 |  4.27919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 v -> ZN ^          | NAND2_X1 | 0.04750 | 0.08100 | 2.24480 |  4.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.31310 |  4.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.38000 |  4.49540 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.44830 |  4.56370 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.51520 |  4.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.58350 |  4.69890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05080 | 2.63430 |  4.74970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 2.71100 |  4.82640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.07320 | 2.78420 |  4.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.85250 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.05900 | 2.91150 |  5.02690 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07270 | 2.98420 |  5.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.05200 |  5.16740 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 3.12660 |  5.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.19440 |  5.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.26900 |  5.38440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06790 | 3.33690 |  5.45230 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.41150 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05410 | 3.46560 |  5.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 3.54230 |  5.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 v -> ZN ^          | NAND2_X1 | 0.04660 | 0.07100 | 3.61330 |  5.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U116  | A3 ^ -> ZN v          | NAND3_X1 | 0.02610 | 0.06310 | 3.67640 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 v -> ZN ^          | NAND2_X1 | 0.04590 | 0.06290 | 3.73930 |  5.85470 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07480 | 3.81410 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.88190 |  5.99730 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06980 | 3.95170 |  6.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06580 | 4.01750 |  6.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 4.09210 |  6.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.15420 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07270 | 4.22690 |  6.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U54   | A1 v -> ZN ^          | NAND2_X1 | 0.03990 | 0.06180 | 4.28870 |  6.40410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A1 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.06450 | 4.35320 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.41530 |  6.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07150 | 4.48680 |  6.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 v -> ZN ^          | NAND2_X1 | 0.06000 | 0.08360 | 4.57040 |  6.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 ^ -> ZN v          | NAND3_X1 | 0.02890 | 0.06750 | 4.63790 |  6.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 v -> ZN ^          | NAND2_X1 | 0.05210 | 0.07220 | 4.71010 |  6.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 ^ -> ZN v          | NAND3_X1 | 0.03550 | 0.07680 | 4.78690 |  6.90230 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05450 | 4.84140 |  6.95680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 ^ -> ZN v          | NAND3_X1 | 0.02900 | 0.06650 | 4.90790 |  7.02330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A v -> ZN v           | XNOR2_X1 | 0.02420 | 0.12210 | 5.03000 |  7.14540 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.05560 | 5.08560 |  7.20100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03030 | 0.13280 | 5.21840 |  7.33380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.01980 | 0.04040 | 5.25880 |  7.37420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.04260 | 0.14740 | 5.40620 |  7.52160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13410 | 0.27080 | 5.67700 |  7.79240 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03700 | 0.19640 | 5.87340 |  7.98880 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03210 | 0.04670 | 5.92010 |  8.03550 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X2  | 0.02060 | 0.10320 | 6.02330 |  8.13870 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4   | 0.04760 | 0.24110 | 6.26440 |  8.37980 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2   | 0.02890 | 0.16810 | 6.43250 |  8.54790 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2   | 0.02360 | 0.04530 | 6.47780 |  8.59320 | 
     | U5174                            | A ^ -> ZN v           | INV_X1   | 0.08150 | 0.10750 | 6.58530 |  8.70070 | 
     | U5120                            | A2 v -> ZN ^          | NOR2_X1  | 0.11750 | 0.19930 | 6.78460 |  8.90000 | 
     |                                  | BUS_DATA_OUTBUS[30] ^ |          | 0.11750 | 0.00000 | 6.78460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[31]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regA/data_out_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                6.78460
= Slack Time                  2.11540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  2.11539 | 
     | \UUT/Mpath/regA/data_out_reg[0]  | CK ^ -> Q v           | DFFR_X1  | 0.03380 | 0.34170 | 0.34170 |  2.45709 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A1 v -> ZN v          | AND2_X2  | 0.01960 | 0.10190 | 0.44360 |  2.55899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05920 | 0.50280 |  2.61819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 ^ -> ZN v          | NAND3_X1 | 0.03130 | 0.06950 | 0.57230 |  2.68769 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 v -> ZN ^          | NAND2_X1 | 0.04380 | 0.06540 | 0.63770 |  2.75309 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06150 | 0.69920 |  2.81459 | 
     | \UUT/Mpath/the_alu/add_95 /U96   | A1 v -> ZN ^          | NAND2_X1 | 0.04400 | 0.06540 | 0.76460 |  2.87999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A1 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06160 | 0.82620 |  2.94159 | 
     | \UUT/Mpath/the_alu/add_95 /U120  | A1 v -> ZN ^          | NAND2_X1 | 0.04500 | 0.06540 | 0.89160 |  3.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A1 ^ -> ZN v          | NAND3_X1 | 0.04060 | 0.07370 | 0.96530 |  3.08069 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 v -> ZN ^          | NAND2_X1 | 0.03330 | 0.05750 | 1.02280 |  3.13819 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 ^ -> ZN v          | NAND3_X1 | 0.02560 | 0.05850 | 1.08130 |  3.19669 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 v -> ZN ^          | NAND2_X1 | 0.04800 | 0.07010 | 1.15140 |  3.26679 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06320 | 1.21460 |  3.32999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 v -> ZN ^          | NAND2_X1 | 0.04030 | 0.05250 | 1.26710 |  3.38249 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 ^ -> ZN v          | NAND3_X1 | 0.03210 | 0.06860 | 1.33570 |  3.45109 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI v -> CO v          | FA_X1    | 0.04810 | 0.26760 | 1.60330 |  3.71869 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI v -> CO v          | FA_X1    | 0.04810 | 0.27460 | 1.87790 |  3.99329 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI v -> CO v          | FA_X1    | 0.05350 | 0.28590 | 2.16380 |  4.27919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 v -> ZN ^          | NAND2_X1 | 0.04750 | 0.08100 | 2.24480 |  4.36020 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.31310 |  4.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.38000 |  4.49540 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.44830 |  4.56370 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.06690 | 2.51520 |  4.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.58350 |  4.69890 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05080 | 2.63430 |  4.74970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 2.71100 |  4.82640 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 v -> ZN ^          | NAND2_X1 | 0.04730 | 0.07320 | 2.78420 |  4.89960 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 ^ -> ZN v          | NAND3_X2 | 0.02920 | 0.06830 | 2.85250 |  4.96790 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.05900 | 2.91150 |  5.02690 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07270 | 2.98420 |  5.09960 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.05200 |  5.16740 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 3.12660 |  5.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.19440 |  5.30980 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.26900 |  5.38440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06790 | 3.33690 |  5.45230 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 ^ -> ZN v          | NAND3_X1 | 0.03480 | 0.07460 | 3.41150 |  5.52690 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 v -> ZN ^          | NAND2_X1 | 0.03300 | 0.05410 | 3.46560 |  5.58100 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 ^ -> ZN v          | NAND3_X1 | 0.04020 | 0.07670 | 3.54230 |  5.65770 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 v -> ZN ^          | NAND2_X1 | 0.04660 | 0.07100 | 3.61330 |  5.72870 | 
     | \UUT/Mpath/the_alu/add_95 /U116  | A3 ^ -> ZN v          | NAND3_X1 | 0.02610 | 0.06310 | 3.67640 |  5.79180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 v -> ZN ^          | NAND2_X1 | 0.04590 | 0.06290 | 3.73930 |  5.85470 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07480 | 3.81410 |  5.92950 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06780 | 3.88190 |  5.99730 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 ^ -> ZN v          | NAND3_X1 | 0.03120 | 0.06980 | 3.95170 |  6.06710 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.06580 | 4.01750 |  6.13290 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.07460 | 4.09210 |  6.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.15420 |  6.26960 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07270 | 4.22690 |  6.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U54   | A1 v -> ZN ^          | NAND2_X1 | 0.03990 | 0.06180 | 4.28870 |  6.40410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A1 ^ -> ZN v          | NAND3_X1 | 0.03470 | 0.06450 | 4.35320 |  6.46860 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 v -> ZN ^          | NAND2_X1 | 0.04010 | 0.06210 | 4.41530 |  6.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 ^ -> ZN v          | NAND3_X1 | 0.03450 | 0.07150 | 4.48680 |  6.60220 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 v -> ZN ^          | NAND2_X1 | 0.06000 | 0.08360 | 4.57040 |  6.68580 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 ^ -> ZN v          | NAND3_X1 | 0.02890 | 0.06750 | 4.63790 |  6.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 v -> ZN ^          | NAND2_X1 | 0.05210 | 0.07220 | 4.71010 |  6.82550 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 ^ -> ZN v          | NAND3_X1 | 0.03550 | 0.07680 | 4.78690 |  6.90230 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 v -> ZN ^          | NAND2_X1 | 0.04430 | 0.05450 | 4.84140 |  6.95680 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 ^ -> ZN v          | NAND3_X1 | 0.02900 | 0.06650 | 4.90790 |  7.02330 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A v -> ZN v           | XNOR2_X1 | 0.02420 | 0.12210 | 5.03000 |  7.14540 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.04530 | 0.05560 | 5.08560 |  7.20100 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03030 | 0.13280 | 5.21840 |  7.33380 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.01980 | 0.04040 | 5.25880 |  7.37420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.04260 | 0.14740 | 5.40620 |  7.52160 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13410 | 0.27080 | 5.67700 |  7.79240 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03700 | 0.19640 | 5.87340 |  7.98880 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03210 | 0.04670 | 5.92010 |  8.03550 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X2  | 0.02060 | 0.10320 | 6.02330 |  8.13870 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4   | 0.04760 | 0.24110 | 6.26440 |  8.37980 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2   | 0.02890 | 0.16810 | 6.43250 |  8.54790 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2   | 0.02360 | 0.04530 | 6.47780 |  8.59320 | 
     | U5174                            | A ^ -> ZN v           | INV_X1   | 0.08150 | 0.10750 | 6.58530 |  8.70070 | 
     | U5117                            | A2 v -> ZN ^          | NOR2_X1  | 0.11750 | 0.19930 | 6.78460 |  8.90000 | 
     |                                  | BUS_DATA_OUTBUS[31] ^ |          | 0.11750 | 0.00000 | 6.78460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 

