Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4bd394d906094d019f18666998bd8b62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_1_behav xil_defaultlib.ALU_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sim_1/new/ALU_1.v:35]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sim_1/new/ALU_1.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
