

================================================================
== Vivado HLS Report for 'k2c_affine_matmul_2'
================================================================
* Date:           Tue Apr 23 22:51:15 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_2
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.656|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     ?|     ?|     16981|          -|          -|     ?|    no    |
        | + Loop 1.1      |  4244|  4244|      2122|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |   263|   263|        16|          8|          2|    32|    yes   |
        |  ++ Loop 1.1.2  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.1.3  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.1.4  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.1.5  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.1.6  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.1.7  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.1.8  |   262|   262|        15|          8|          2|    32|    yes   |
        | + Loop 1.2      |  4244|  4244|      2122|          -|          -|     2|    no    |
        |  ++ Loop 1.2.1  |   263|   263|        16|          8|          2|    32|    yes   |
        |  ++ Loop 1.2.2  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.2.3  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.2.4  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.2.5  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.2.6  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.2.7  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.2.8  |   262|   262|        15|          8|          2|    32|    yes   |
        | + Loop 1.3      |  4244|  4244|      2122|          -|          -|     2|    no    |
        |  ++ Loop 1.3.1  |   263|   263|        16|          8|          2|    32|    yes   |
        |  ++ Loop 1.3.2  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.3.3  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.3.4  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.3.5  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.3.6  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.3.7  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.3.8  |   262|   262|        15|          8|          2|    32|    yes   |
        | + Loop 1.4      |  4244|  4244|      2122|          -|          -|     2|    no    |
        |  ++ Loop 1.4.1  |   263|   263|        16|          8|          2|    32|    yes   |
        |  ++ Loop 1.4.2  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.4.3  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.4.4  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.4.5  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.4.6  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.4.7  |   262|   262|        15|          8|          2|    32|    yes   |
        |  ++ Loop 1.4.8  |   262|   262|        15|          8|          2|    32|    yes   |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 16
  * Pipeline-1: initiation interval (II) = 8, depth = 15
  * Pipeline-2: initiation interval (II) = 8, depth = 15
  * Pipeline-3: initiation interval (II) = 8, depth = 15
  * Pipeline-4: initiation interval (II) = 8, depth = 15
  * Pipeline-5: initiation interval (II) = 8, depth = 15
  * Pipeline-6: initiation interval (II) = 8, depth = 15
  * Pipeline-7: initiation interval (II) = 8, depth = 15
  * Pipeline-8: initiation interval (II) = 8, depth = 16
  * Pipeline-9: initiation interval (II) = 8, depth = 15
  * Pipeline-10: initiation interval (II) = 8, depth = 15
  * Pipeline-11: initiation interval (II) = 8, depth = 15
  * Pipeline-12: initiation interval (II) = 8, depth = 15
  * Pipeline-13: initiation interval (II) = 8, depth = 15
  * Pipeline-14: initiation interval (II) = 8, depth = 15
  * Pipeline-15: initiation interval (II) = 8, depth = 15
  * Pipeline-16: initiation interval (II) = 8, depth = 16
  * Pipeline-17: initiation interval (II) = 8, depth = 15
  * Pipeline-18: initiation interval (II) = 8, depth = 15
  * Pipeline-19: initiation interval (II) = 8, depth = 15
  * Pipeline-20: initiation interval (II) = 8, depth = 15
  * Pipeline-21: initiation interval (II) = 8, depth = 15
  * Pipeline-22: initiation interval (II) = 8, depth = 15
  * Pipeline-23: initiation interval (II) = 8, depth = 15
  * Pipeline-24: initiation interval (II) = 8, depth = 16
  * Pipeline-25: initiation interval (II) = 8, depth = 15
  * Pipeline-26: initiation interval (II) = 8, depth = 15
  * Pipeline-27: initiation interval (II) = 8, depth = 15
  * Pipeline-28: initiation interval (II) = 8, depth = 15
  * Pipeline-29: initiation interval (II) = 8, depth = 15
  * Pipeline-30: initiation interval (II) = 8, depth = 15
  * Pipeline-31: initiation interval (II) = 8, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 554
* Pipeline : 32
  Pipeline-0 : II = 8, D = 16, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
  Pipeline-1 : II = 8, D = 15, States = { 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
  Pipeline-2 : II = 8, D = 15, States = { 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
  Pipeline-3 : II = 8, D = 15, States = { 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
  Pipeline-4 : II = 8, D = 15, States = { 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
  Pipeline-5 : II = 8, D = 15, States = { 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-6 : II = 8, D = 15, States = { 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 }
  Pipeline-7 : II = 8, D = 15, States = { 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 }
  Pipeline-8 : II = 8, D = 16, States = { 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 }
  Pipeline-9 : II = 8, D = 15, States = { 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 }
  Pipeline-10 : II = 8, D = 15, States = { 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 }
  Pipeline-11 : II = 8, D = 15, States = { 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 }
  Pipeline-12 : II = 8, D = 15, States = { 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 }
  Pipeline-13 : II = 8, D = 15, States = { 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 }
  Pipeline-14 : II = 8, D = 15, States = { 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 }
  Pipeline-15 : II = 8, D = 15, States = { 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 }
  Pipeline-16 : II = 8, D = 16, States = { 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 }
  Pipeline-17 : II = 8, D = 15, States = { 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 }
  Pipeline-18 : II = 8, D = 15, States = { 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 }
  Pipeline-19 : II = 8, D = 15, States = { 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 }
  Pipeline-20 : II = 8, D = 15, States = { 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 }
  Pipeline-21 : II = 8, D = 15, States = { 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 }
  Pipeline-22 : II = 8, D = 15, States = { 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 }
  Pipeline-23 : II = 8, D = 15, States = { 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 }
  Pipeline-24 : II = 8, D = 16, States = { 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 }
  Pipeline-25 : II = 8, D = 15, States = { 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 }
  Pipeline-26 : II = 8, D = 15, States = { 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 }
  Pipeline-27 : II = 8, D = 15, States = { 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 }
  Pipeline-28 : II = 8, D = 15, States = { 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 }
  Pipeline-29 : II = 8, D = 15, States = { 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 }
  Pipeline-30 : II = 8, D = 15, States = { 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 }
  Pipeline-31 : II = 8, D = 15, States = { 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	279  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	279  / (exitcond1 & exitcond2_1)
	141  / (exitcond1 & !exitcond2_1)
4 --> 
	5  / true
5 --> 
	21  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	5  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	38  / (exitcond_0_1)
	24  / (!exitcond_0_1)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	23  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	55  / (exitcond_0_2)
	41  / (!exitcond_0_2)
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	40  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	72  / (exitcond_0_3)
	58  / (!exitcond_0_3)
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	57  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	89  / (exitcond_0_4)
	75  / (!exitcond_0_4)
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	74  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	106  / (exitcond_0_5)
	92  / (!exitcond_0_5)
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	91  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	123  / (exitcond_0_6)
	109  / (!exitcond_0_6)
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	108  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	140  / (exitcond_0_7)
	126  / (!exitcond_0_7)
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	125  / true
140 --> 
	3  / true
141 --> 
	142  / (!exitcond1_1)
	279  / (exitcond1_1)
142 --> 
	143  / true
143 --> 
	159  / (exitcond_1)
	144  / (!exitcond_1)
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	143  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	176  / (exitcond_1_1)
	162  / (!exitcond_1_1)
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	161  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	193  / (exitcond_1_2)
	179  / (!exitcond_1_2)
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	178  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	210  / (exitcond_1_3)
	196  / (!exitcond_1_3)
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	195  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	227  / (exitcond_1_4)
	213  / (!exitcond_1_4)
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	212  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	244  / (exitcond_1_5)
	230  / (!exitcond_1_5)
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	229  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	261  / (exitcond_1_6)
	247  / (!exitcond_1_6)
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	246  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	278  / (exitcond_1_7)
	264  / (!exitcond_1_7)
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	263  / true
278 --> 
	141  / true
279 --> 
	280  / (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)
	417  / (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2 & !exitcond2_3)
280 --> 
	281  / true
281 --> 
	297  / (exitcond_2)
	282  / (!exitcond_2)
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	281  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	314  / (exitcond_2_1)
	300  / (!exitcond_2_1)
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	299  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	331  / (exitcond_2_2)
	317  / (!exitcond_2_2)
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	316  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	348  / (exitcond_2_3)
	334  / (!exitcond_2_3)
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	333  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	365  / (exitcond_2_4)
	351  / (!exitcond_2_4)
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	350  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	382  / (exitcond_2_5)
	368  / (!exitcond_2_5)
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	367  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	399  / (exitcond_2_6)
	385  / (!exitcond_2_6)
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	384  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	416  / (exitcond_2_7)
	402  / (!exitcond_2_7)
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	401  / true
416 --> 
	279  / true
417 --> 
	418  / (!exitcond1_3)
	2  / (exitcond1_3)
418 --> 
	419  / true
419 --> 
	435  / (exitcond_3)
	420  / (!exitcond_3)
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	419  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	452  / (exitcond_3_1)
	438  / (!exitcond_3_1)
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	437  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	469  / (exitcond_3_2)
	455  / (!exitcond_3_2)
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	454  / true
469 --> 
	470  / true
470 --> 
	471  / true
471 --> 
	486  / (exitcond_3_3)
	472  / (!exitcond_3_3)
472 --> 
	473  / true
473 --> 
	474  / true
474 --> 
	475  / true
475 --> 
	476  / true
476 --> 
	477  / true
477 --> 
	478  / true
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	471  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	503  / (exitcond_3_4)
	489  / (!exitcond_3_4)
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
	493  / true
493 --> 
	494  / true
494 --> 
	495  / true
495 --> 
	496  / true
496 --> 
	497  / true
497 --> 
	498  / true
498 --> 
	499  / true
499 --> 
	500  / true
500 --> 
	501  / true
501 --> 
	502  / true
502 --> 
	488  / true
503 --> 
	504  / true
504 --> 
	505  / true
505 --> 
	520  / (exitcond_3_5)
	506  / (!exitcond_3_5)
506 --> 
	507  / true
507 --> 
	508  / true
508 --> 
	509  / true
509 --> 
	510  / true
510 --> 
	511  / true
511 --> 
	512  / true
512 --> 
	513  / true
513 --> 
	514  / true
514 --> 
	515  / true
515 --> 
	516  / true
516 --> 
	517  / true
517 --> 
	518  / true
518 --> 
	519  / true
519 --> 
	505  / true
520 --> 
	521  / true
521 --> 
	522  / true
522 --> 
	537  / (exitcond_3_6)
	523  / (!exitcond_3_6)
523 --> 
	524  / true
524 --> 
	525  / true
525 --> 
	526  / true
526 --> 
	527  / true
527 --> 
	528  / true
528 --> 
	529  / true
529 --> 
	530  / true
530 --> 
	531  / true
531 --> 
	532  / true
532 --> 
	533  / true
533 --> 
	534  / true
534 --> 
	535  / true
535 --> 
	536  / true
536 --> 
	522  / true
537 --> 
	538  / true
538 --> 
	539  / true
539 --> 
	554  / (exitcond_3_7)
	540  / (!exitcond_3_7)
540 --> 
	541  / true
541 --> 
	542  / true
542 --> 
	543  / true
543 --> 
	544  / true
544 --> 
	545  / true
545 --> 
	546  / true
546 --> 
	547  / true
547 --> 
	548  / true
548 --> 
	549  / true
549 --> 
	550  / true
550 --> 
	551  / true
551 --> 
	552  / true
552 --> 
	553  / true
553 --> 
	539  / true
554 --> 
	417  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%outrows_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %outrows)"   --->   Operation 555 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%outrows_cast = zext i6 %outrows_read to i64"   --->   Operation 556 'zext' 'outrows_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (1.35ns)   --->   "br label %1" [Group_5/sample.c:1855]   --->   Operation 557 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_33_3, %73 ]" [Group_5/sample.c:1855]   --->   Operation 558 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (2.34ns)   --->   "%exitcond2 = icmp eq i64 %i, %outrows_cast" [Group_5/sample.c:1855]   --->   Operation 559 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %74, label %.preheader33.preheader" [Group_5/sample.c:1855]   --->   Operation 560 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (1.35ns)   --->   "br label %.preheader33" [Group_5/sample.c:1860]   --->   Operation 561 'br' <Predicate = (!exitcond2)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_14_0_7, %branch199 ], [ 0, %.preheader33.preheader ]" [Group_5/sample.c:1860]   --->   Operation 562 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (1.21ns)   --->   "%exitcond1 = icmp eq i5 %j, -16" [Group_5/sample.c:1860]   --->   Operation 563 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 564 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %19, label %2" [Group_5/sample.c:1860]   --->   Operation 565 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%j_cast3 = zext i5 %j to i64" [Group_5/sample.c:1860]   --->   Operation 566 'zext' 'j_cast3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [16 x float]* %d, i64 0, i64 %j_cast3" [Group_5/sample.c:1862]   --->   Operation 567 'getelementptr' 'd_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 568 [2/2] (1.75ns)   --->   "%d_load = load float* %d_addr, align 4" [Group_5/sample.c:1862]   --->   Operation 568 'load' 'd_load' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_1)   --->   "%i_33_s = or i64 %i, 1" [Group_5/sample.c:1855]   --->   Operation 569 'or' 'i_33_s' <Predicate = (exitcond1)> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond2_1 = icmp eq i64 %i_33_s, %outrows_cast" [Group_5/sample.c:1855]   --->   Operation 570 'icmp' 'exitcond2_1' <Predicate = (exitcond1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "br i1 %exitcond2_1, label %74, label %.preheader32.preheader" [Group_5/sample.c:1855]   --->   Operation 571 'br' <Predicate = (exitcond1)> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (1.35ns)   --->   "br label %.preheader32" [Group_5/sample.c:1860]   --->   Operation 572 'br' <Predicate = (exitcond1 & !exitcond2_1)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%j_cast1 = zext i5 %j to i9" [Group_5/sample.c:1860]   --->   Operation 573 'zext' 'j_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_370 = trunc i5 %j to i4" [Group_5/sample.c:1860]   --->   Operation 574 'trunc' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/2] (1.75ns)   --->   "%d_load = load float* %d_addr, align 4" [Group_5/sample.c:1862]   --->   Operation 575 'load' 'd_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 576 [1/1] (1.35ns)   --->   "br label %3" [Group_5/sample.c:1865]   --->   Operation 576 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%sum1 = phi float [ %d_load, %2 ], [ %sum_1, %4 ]" [Group_5/sample.c:1862]   --->   Operation 577 'phi' 'sum1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%k = phi i6 [ 0, %2 ], [ %k_2, %4 ]" [Group_5/sample.c:1865]   --->   Operation 578 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (1.22ns)   --->   "%exitcond = icmp eq i6 %k, -32" [Group_5/sample.c:1865]   --->   Operation 579 'icmp' 'exitcond' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 580 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (1.60ns)   --->   "%k_2 = add i6 %k, 1" [Group_5/sample.c:1865]   --->   Operation 581 'add' 'k_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %branch248, label %4" [Group_5/sample.c:1865]   --->   Operation 582 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_371 = trunc i6 %k to i3" [Group_5/sample.c:1865]   --->   Operation 583 'trunc' 'tmp_371' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 584 'partselect' 'tmp_30' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_372 = trunc i6 %k to i5" [Group_5/sample.c:1865]   --->   Operation 585 'trunc' 'tmp_372' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_186 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_372, i4 0)" [Group_5/sample.c:1868]   --->   Operation 586 'bitconcatenate' 'tmp_186' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 587 [1/1] (1.73ns)   --->   "%sum8 = add i9 %tmp_186, %j_cast1" [Group_5/sample.c:1868]   --->   Operation 587 'add' 'sum8' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "%newIndex = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum8, i32 3, i32 8)" [Group_5/sample.c:1868]   --->   Operation 588 'partselect' 'newIndex' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 589 [1/1] (0.00ns)   --->   "%newIndex69_cast = zext i3 %tmp_30 to i64" [Group_5/sample.c:1865]   --->   Operation 589 'zext' 'newIndex69_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 590 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [4 x float]* %A, i64 0, i64 %newIndex69_cast" [Group_5/sample.c:1865]   --->   Operation 590 'getelementptr' 'A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 591 [2/2] (1.75ns)   --->   "%A_load = load float* %A_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 591 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 592 [1/1] (0.00ns)   --->   "%A8_addr = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex69_cast" [Group_5/sample.c:1865]   --->   Operation 592 'getelementptr' 'A8_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 593 [2/2] (1.75ns)   --->   "%A8_load = load float* %A8_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 593 'load' 'A8_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 594 [1/1] (0.00ns)   --->   "%A9_addr = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex69_cast" [Group_5/sample.c:1865]   --->   Operation 594 'getelementptr' 'A9_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 595 [2/2] (1.75ns)   --->   "%A9_load = load float* %A9_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 595 'load' 'A9_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 596 [1/1] (0.00ns)   --->   "%A10_addr = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex69_cast" [Group_5/sample.c:1865]   --->   Operation 596 'getelementptr' 'A10_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 597 [2/2] (1.75ns)   --->   "%A10_load = load float* %A10_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 597 'load' 'A10_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 598 [1/1] (0.00ns)   --->   "%A11_addr = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex69_cast" [Group_5/sample.c:1865]   --->   Operation 598 'getelementptr' 'A11_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 599 [2/2] (1.75ns)   --->   "%A11_load = load float* %A11_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 599 'load' 'A11_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 600 [1/1] (0.00ns)   --->   "%A12_addr = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex69_cast" [Group_5/sample.c:1865]   --->   Operation 600 'getelementptr' 'A12_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 601 [2/2] (1.75ns)   --->   "%A12_load = load float* %A12_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 601 'load' 'A12_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 602 [1/1] (0.00ns)   --->   "%A13_addr = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex69_cast" [Group_5/sample.c:1865]   --->   Operation 602 'getelementptr' 'A13_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 603 [2/2] (1.75ns)   --->   "%A13_load = load float* %A13_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 603 'load' 'A13_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 604 [1/1] (0.00ns)   --->   "%A14_addr = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex69_cast" [Group_5/sample.c:1865]   --->   Operation 604 'getelementptr' 'A14_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 605 [2/2] (1.75ns)   --->   "%A14_load = load float* %A14_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 605 'load' 'A14_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 606 [1/1] (0.00ns)   --->   "%newIndex70_cast = zext i6 %newIndex to i64" [Group_5/sample.c:1868]   --->   Operation 606 'zext' 'newIndex70_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 607 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_24 = getelementptr [64 x float]* @dense_15_kernel_arra_7, i64 0, i64 %newIndex70_cast" [Group_5/sample.c:1868]   --->   Operation 607 'getelementptr' 'dense_15_kernel_arra_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 608 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_25 = load float* %dense_15_kernel_arra_24, align 4" [Group_5/sample.c:1868]   --->   Operation 608 'load' 'dense_15_kernel_arra_25' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 7 <SV = 6> <Delay = 3.58>
ST_7 : Operation 609 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_371 to i64" [Group_5/sample.c:1865]   --->   Operation 609 'zext' 'arrayNo' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 610 [1/2] (1.75ns)   --->   "%A_load = load float* %A_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 610 'load' 'A_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 611 [1/2] (1.75ns)   --->   "%A8_load = load float* %A8_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 611 'load' 'A8_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 612 [1/2] (1.75ns)   --->   "%A9_load = load float* %A9_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 612 'load' 'A9_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 613 [1/2] (1.75ns)   --->   "%A10_load = load float* %A10_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 613 'load' 'A10_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 614 [1/2] (1.75ns)   --->   "%A11_load = load float* %A11_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 614 'load' 'A11_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 615 [1/2] (1.75ns)   --->   "%A12_load = load float* %A12_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 615 'load' 'A12_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 616 [1/2] (1.75ns)   --->   "%A13_load = load float* %A13_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 616 'load' 'A13_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 617 [1/2] (1.75ns)   --->   "%A14_load = load float* %A14_addr, align 4" [Group_5/sample.c:1865]   --->   Operation 617 'load' 'A14_load' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 618 [1/1] (1.83ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load, float %A8_load, float %A9_load, float %A10_load, float %A11_load, float %A12_load, float %A13_load, float %A14_load, i64 %arrayNo)" [Group_5/sample.c:1865]   --->   Operation 618 'mux' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 619 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_25 = load float* %dense_15_kernel_arra_24, align 4" [Group_5/sample.c:1868]   --->   Operation 619 'load' 'dense_15_kernel_arra_25' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 620 [5/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %dense_15_kernel_arra_25" [Group_5/sample.c:1869]   --->   Operation 620 'fmul' 'tmp_36' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 621 [4/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %dense_15_kernel_arra_25" [Group_5/sample.c:1869]   --->   Operation 621 'fmul' 'tmp_36' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 622 [3/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %dense_15_kernel_arra_25" [Group_5/sample.c:1869]   --->   Operation 622 'fmul' 'tmp_36' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 623 [2/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %dense_15_kernel_arra_25" [Group_5/sample.c:1869]   --->   Operation 623 'fmul' 'tmp_36' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 624 [1/5] (3.65ns)   --->   "%tmp_36 = fmul float %tmp_s, %dense_15_kernel_arra_25" [Group_5/sample.c:1869]   --->   Operation 624 'fmul' 'tmp_36' <Predicate = (!exitcond)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.29>
ST_13 : Operation 625 [8/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 625 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.29>
ST_14 : Operation 626 [7/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 626 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.29>
ST_15 : Operation 627 [6/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 627 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.29>
ST_16 : Operation 628 [5/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 628 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.29>
ST_17 : Operation 629 [4/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 629 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.29>
ST_18 : Operation 630 [3/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 630 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.29>
ST_19 : Operation 631 [2/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 631 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.29>
ST_20 : Operation 632 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 632 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 633 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 633 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 634 [1/8] (3.29ns)   --->   "%sum_1 = fadd float %sum1, %tmp_36" [Group_5/sample.c:1869]   --->   Operation 634 'fadd' 'sum_1' <Predicate = (!exitcond)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 635 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp)" [Group_5/sample.c:1870]   --->   Operation 635 'specregionend' 'empty_113' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 636 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:1865]   --->   Operation 636 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 21 <SV = 5> <Delay = 1.75>
ST_21 : Operation 637 [1/1] (0.00ns)   --->   "%j_14_0_s = or i4 %tmp_370, 1" [Group_5/sample.c:1860]   --->   Operation 637 'or' 'j_14_0_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 638 [1/1] (0.00ns)   --->   "%j_14_0_cast = zext i4 %j_14_0_s to i64" [Group_5/sample.c:1860]   --->   Operation 638 'zext' 'j_14_0_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 639 [1/1] (0.00ns)   --->   "%d_addr_1 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_0_cast" [Group_5/sample.c:1862]   --->   Operation 639 'getelementptr' 'd_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 640 [2/2] (1.75ns)   --->   "%d_load_1 = load float* %d_addr_1, align 4" [Group_5/sample.c:1862]   --->   Operation 640 'load' 'd_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 22 <SV = 6> <Delay = 1.75>
ST_22 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_29 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %j, i32 3, i32 4)" [Group_5/sample.c:1860]   --->   Operation 641 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 642 [1/1] (0.00ns)   --->   "%newIndex68_cast = zext i2 %tmp_29 to i64" [Group_5/sample.c:1860]   --->   Operation 642 'zext' 'newIndex68_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 643 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [2 x float]* %C, i64 0, i64 %newIndex68_cast" [Group_5/sample.c:1871]   --->   Operation 643 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 644 [1/1] (1.75ns)   --->   "store float %sum1, float* %C_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 644 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 645 [1/2] (1.75ns)   --->   "%d_load_1 = load float* %d_addr_1, align 4" [Group_5/sample.c:1862]   --->   Operation 645 'load' 'd_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 646 [1/1] (1.35ns)   --->   "br label %5" [Group_5/sample.c:1865]   --->   Operation 646 'br' <Predicate = true> <Delay = 1.35>

State 23 <SV = 7> <Delay = 2.77>
ST_23 : Operation 647 [1/1] (0.00ns)   --->   "%sum1_0_1 = phi float [ %d_load_1, %branch248 ], [ %sum_1_0_1, %6 ]" [Group_5/sample.c:1862]   --->   Operation 647 'phi' 'sum1_0_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 648 [1/1] (0.00ns)   --->   "%k_0_1 = phi i6 [ 0, %branch248 ], [ %k_2_0_1, %6 ]" [Group_5/sample.c:1865]   --->   Operation 648 'phi' 'k_0_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 649 [1/1] (1.22ns)   --->   "%exitcond_0_1 = icmp eq i6 %k_0_1, -32" [Group_5/sample.c:1865]   --->   Operation 649 'icmp' 'exitcond_0_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 650 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 650 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 651 [1/1] (1.60ns)   --->   "%k_2_0_1 = add i6 %k_0_1, 1" [Group_5/sample.c:1865]   --->   Operation 651 'add' 'k_2_0_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 652 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_1, label %branch241, label %6" [Group_5/sample.c:1865]   --->   Operation 652 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_375 = trunc i6 %k_0_1 to i3" [Group_5/sample.c:1865]   --->   Operation 653 'trunc' 'tmp_375' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_0_1, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 654 'partselect' 'tmp_33' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 655 [1/1] (0.00ns)   --->   "%newIndex72_cast = zext i3 %tmp_33 to i64" [Group_5/sample.c:1865]   --->   Operation 655 'zext' 'newIndex72_cast' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 656 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex72_cast" [Group_5/sample.c:1865]   --->   Operation 656 'getelementptr' 'A_addr_32' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 657 [2/2] (1.75ns)   --->   "%A_load_32 = load float* %A_addr_32, align 4" [Group_5/sample.c:1865]   --->   Operation 657 'load' 'A_load_32' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_23 : Operation 658 [1/1] (0.00ns)   --->   "%A8_addr_1 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex72_cast" [Group_5/sample.c:1865]   --->   Operation 658 'getelementptr' 'A8_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 659 [2/2] (1.75ns)   --->   "%A8_load_1 = load float* %A8_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 659 'load' 'A8_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_23 : Operation 660 [1/1] (0.00ns)   --->   "%A9_addr_1 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex72_cast" [Group_5/sample.c:1865]   --->   Operation 660 'getelementptr' 'A9_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 661 [2/2] (1.75ns)   --->   "%A9_load_1 = load float* %A9_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 661 'load' 'A9_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_23 : Operation 662 [1/1] (0.00ns)   --->   "%A10_addr_1 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex72_cast" [Group_5/sample.c:1865]   --->   Operation 662 'getelementptr' 'A10_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 663 [2/2] (1.75ns)   --->   "%A10_load_1 = load float* %A10_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 663 'load' 'A10_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_23 : Operation 664 [1/1] (0.00ns)   --->   "%A11_addr_1 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex72_cast" [Group_5/sample.c:1865]   --->   Operation 664 'getelementptr' 'A11_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 665 [2/2] (1.75ns)   --->   "%A11_load_1 = load float* %A11_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 665 'load' 'A11_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_23 : Operation 666 [1/1] (0.00ns)   --->   "%A12_addr_1 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex72_cast" [Group_5/sample.c:1865]   --->   Operation 666 'getelementptr' 'A12_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 667 [2/2] (1.75ns)   --->   "%A12_load_1 = load float* %A12_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 667 'load' 'A12_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_23 : Operation 668 [1/1] (0.00ns)   --->   "%A13_addr_1 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex72_cast" [Group_5/sample.c:1865]   --->   Operation 668 'getelementptr' 'A13_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 669 [2/2] (1.75ns)   --->   "%A13_load_1 = load float* %A13_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 669 'load' 'A13_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_23 : Operation 670 [1/1] (0.00ns)   --->   "%A14_addr_1 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex72_cast" [Group_5/sample.c:1865]   --->   Operation 670 'getelementptr' 'A14_addr_1' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 671 [2/2] (1.75ns)   --->   "%A14_load_1 = load float* %A14_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 671 'load' 'A14_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_23 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_376 = trunc i6 %k_0_1 to i5" [Group_5/sample.c:1865]   --->   Operation 672 'trunc' 'tmp_376' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j, i32 3)" [Group_5/sample.c:1860]   --->   Operation 673 'bitselect' 'tmp_377' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 674 [1/1] (0.00ns)   --->   "%newIndex16 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_376, i1 %tmp_377)" [Group_5/sample.c:1865]   --->   Operation 674 'bitconcatenate' 'newIndex16' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 675 [1/1] (0.00ns)   --->   "%newIndex73_cast = zext i6 %newIndex16 to i64" [Group_5/sample.c:1865]   --->   Operation 675 'zext' 'newIndex73_cast' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 676 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_26 = getelementptr [64 x float]* @dense_15_kernel_arra_6, i64 0, i64 %newIndex73_cast" [Group_5/sample.c:1865]   --->   Operation 676 'getelementptr' 'dense_15_kernel_arra_26' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_23 : Operation 677 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_27 = load float* %dense_15_kernel_arra_26, align 4" [Group_5/sample.c:1865]   --->   Operation 677 'load' 'dense_15_kernel_arra_27' <Predicate = (!exitcond_0_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 24 <SV = 8> <Delay = 3.58>
ST_24 : Operation 678 [1/1] (0.00ns)   --->   "%arrayNo32 = zext i3 %tmp_375 to i64" [Group_5/sample.c:1865]   --->   Operation 678 'zext' 'arrayNo32' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_24 : Operation 679 [1/2] (1.75ns)   --->   "%A_load_32 = load float* %A_addr_32, align 4" [Group_5/sample.c:1865]   --->   Operation 679 'load' 'A_load_32' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_24 : Operation 680 [1/2] (1.75ns)   --->   "%A8_load_1 = load float* %A8_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 680 'load' 'A8_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_24 : Operation 681 [1/2] (1.75ns)   --->   "%A9_load_1 = load float* %A9_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 681 'load' 'A9_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_24 : Operation 682 [1/2] (1.75ns)   --->   "%A10_load_1 = load float* %A10_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 682 'load' 'A10_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_24 : Operation 683 [1/2] (1.75ns)   --->   "%A11_load_1 = load float* %A11_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 683 'load' 'A11_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_24 : Operation 684 [1/2] (1.75ns)   --->   "%A12_load_1 = load float* %A12_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 684 'load' 'A12_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_24 : Operation 685 [1/2] (1.75ns)   --->   "%A13_load_1 = load float* %A13_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 685 'load' 'A13_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_24 : Operation 686 [1/2] (1.75ns)   --->   "%A14_load_1 = load float* %A14_addr_1, align 4" [Group_5/sample.c:1865]   --->   Operation 686 'load' 'A14_load_1' <Predicate = (!exitcond_0_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_24 : Operation 687 [1/1] (1.83ns)   --->   "%tmp_278 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_32, float %A8_load_1, float %A9_load_1, float %A10_load_1, float %A11_load_1, float %A12_load_1, float %A13_load_1, float %A14_load_1, i64 %arrayNo32)" [Group_5/sample.c:1865]   --->   Operation 687 'mux' 'tmp_278' <Predicate = (!exitcond_0_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 688 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_27 = load float* %dense_15_kernel_arra_26, align 4" [Group_5/sample.c:1865]   --->   Operation 688 'load' 'dense_15_kernel_arra_27' <Predicate = (!exitcond_0_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 25 <SV = 9> <Delay = 3.65>
ST_25 : Operation 689 [5/5] (3.65ns)   --->   "%tmp_36_0_1 = fmul float %tmp_278, %dense_15_kernel_arra_27" [Group_5/sample.c:1869]   --->   Operation 689 'fmul' 'tmp_36_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 3.65>
ST_26 : Operation 690 [4/5] (3.65ns)   --->   "%tmp_36_0_1 = fmul float %tmp_278, %dense_15_kernel_arra_27" [Group_5/sample.c:1869]   --->   Operation 690 'fmul' 'tmp_36_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 3.65>
ST_27 : Operation 691 [3/5] (3.65ns)   --->   "%tmp_36_0_1 = fmul float %tmp_278, %dense_15_kernel_arra_27" [Group_5/sample.c:1869]   --->   Operation 691 'fmul' 'tmp_36_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 3.65>
ST_28 : Operation 692 [2/5] (3.65ns)   --->   "%tmp_36_0_1 = fmul float %tmp_278, %dense_15_kernel_arra_27" [Group_5/sample.c:1869]   --->   Operation 692 'fmul' 'tmp_36_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 3.65>
ST_29 : Operation 693 [1/5] (3.65ns)   --->   "%tmp_36_0_1 = fmul float %tmp_278, %dense_15_kernel_arra_27" [Group_5/sample.c:1869]   --->   Operation 693 'fmul' 'tmp_36_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 3.29>
ST_30 : Operation 694 [8/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 694 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 15> <Delay = 3.29>
ST_31 : Operation 695 [7/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 695 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 16> <Delay = 3.29>
ST_32 : Operation 696 [6/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 696 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 17> <Delay = 3.29>
ST_33 : Operation 697 [5/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 697 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 18> <Delay = 3.29>
ST_34 : Operation 698 [4/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 698 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 19> <Delay = 3.29>
ST_35 : Operation 699 [3/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 699 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 20> <Delay = 3.29>
ST_36 : Operation 700 [2/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 700 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 21> <Delay = 3.29>
ST_37 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_187 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 701 'specregionbegin' 'tmp_187' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_37 : Operation 702 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 702 'specpipeline' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_37 : Operation 703 [1/8] (3.29ns)   --->   "%sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1" [Group_5/sample.c:1869]   --->   Operation 703 'fadd' 'sum_1_0_1' <Predicate = (!exitcond_0_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 704 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_187)" [Group_5/sample.c:1870]   --->   Operation 704 'specregionend' 'empty_115' <Predicate = (!exitcond_0_1)> <Delay = 0.00>
ST_37 : Operation 705 [1/1] (0.00ns)   --->   "br label %5" [Group_5/sample.c:1865]   --->   Operation 705 'br' <Predicate = (!exitcond_0_1)> <Delay = 0.00>

State 38 <SV = 8> <Delay = 1.75>
ST_38 : Operation 706 [1/1] (0.00ns)   --->   "%j_14_0_8 = or i4 %tmp_370, 2" [Group_5/sample.c:1860]   --->   Operation 706 'or' 'j_14_0_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 707 [1/1] (0.00ns)   --->   "%j_14_0_8_cast = zext i4 %j_14_0_8 to i64" [Group_5/sample.c:1860]   --->   Operation 707 'zext' 'j_14_0_8_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 708 [1/1] (0.00ns)   --->   "%d_addr_3 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_0_8_cast" [Group_5/sample.c:1862]   --->   Operation 708 'getelementptr' 'd_addr_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 709 [2/2] (1.75ns)   --->   "%d_load_3 = load float* %d_addr_3, align 4" [Group_5/sample.c:1862]   --->   Operation 709 'load' 'd_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 39 <SV = 9> <Delay = 1.75>
ST_39 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j, i32 3)" [Group_5/sample.c:1860]   --->   Operation 710 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 711 [1/1] (0.00ns)   --->   "%newIndex71_cast = zext i1 %tmp_374 to i64" [Group_5/sample.c:1860]   --->   Operation 711 'zext' 'newIndex71_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 712 [1/1] (0.00ns)   --->   "%C1_addr = getelementptr [2 x float]* %C1, i64 0, i64 %newIndex71_cast" [Group_5/sample.c:1871]   --->   Operation 712 'getelementptr' 'C1_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 713 [1/1] (1.75ns)   --->   "store float %sum1_0_1, float* %C1_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 713 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_39 : Operation 714 [1/2] (1.75ns)   --->   "%d_load_3 = load float* %d_addr_3, align 4" [Group_5/sample.c:1862]   --->   Operation 714 'load' 'd_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_39 : Operation 715 [1/1] (1.35ns)   --->   "br label %7" [Group_5/sample.c:1865]   --->   Operation 715 'br' <Predicate = true> <Delay = 1.35>

State 40 <SV = 10> <Delay = 2.77>
ST_40 : Operation 716 [1/1] (0.00ns)   --->   "%sum1_0_2 = phi float [ %d_load_3, %branch241 ], [ %sum_1_0_2, %8 ]" [Group_5/sample.c:1862]   --->   Operation 716 'phi' 'sum1_0_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 717 [1/1] (0.00ns)   --->   "%k_0_2 = phi i6 [ 0, %branch241 ], [ %k_2_0_2, %8 ]" [Group_5/sample.c:1865]   --->   Operation 717 'phi' 'k_0_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 718 [1/1] (1.22ns)   --->   "%exitcond_0_2 = icmp eq i6 %k_0_2, -32" [Group_5/sample.c:1865]   --->   Operation 718 'icmp' 'exitcond_0_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 719 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 719 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 720 [1/1] (1.60ns)   --->   "%k_2_0_2 = add i6 %k_0_2, 1" [Group_5/sample.c:1865]   --->   Operation 720 'add' 'k_2_0_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 721 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_2, label %branch234, label %8" [Group_5/sample.c:1865]   --->   Operation 721 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_382 = trunc i6 %k_0_2 to i3" [Group_5/sample.c:1865]   --->   Operation 722 'trunc' 'tmp_382' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_37 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_0_2, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 723 'partselect' 'tmp_37' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 724 [1/1] (0.00ns)   --->   "%newIndex79_cast = zext i3 %tmp_37 to i64" [Group_5/sample.c:1865]   --->   Operation 724 'zext' 'newIndex79_cast' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 725 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex79_cast" [Group_5/sample.c:1865]   --->   Operation 725 'getelementptr' 'A_addr_34' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 726 [2/2] (1.75ns)   --->   "%A_load_34 = load float* %A_addr_34, align 4" [Group_5/sample.c:1865]   --->   Operation 726 'load' 'A_load_34' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_40 : Operation 727 [1/1] (0.00ns)   --->   "%A8_addr_3 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex79_cast" [Group_5/sample.c:1865]   --->   Operation 727 'getelementptr' 'A8_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 728 [2/2] (1.75ns)   --->   "%A8_load_3 = load float* %A8_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 728 'load' 'A8_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_40 : Operation 729 [1/1] (0.00ns)   --->   "%A9_addr_3 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex79_cast" [Group_5/sample.c:1865]   --->   Operation 729 'getelementptr' 'A9_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 730 [2/2] (1.75ns)   --->   "%A9_load_3 = load float* %A9_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 730 'load' 'A9_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_40 : Operation 731 [1/1] (0.00ns)   --->   "%A10_addr_3 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex79_cast" [Group_5/sample.c:1865]   --->   Operation 731 'getelementptr' 'A10_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 732 [2/2] (1.75ns)   --->   "%A10_load_3 = load float* %A10_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 732 'load' 'A10_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_40 : Operation 733 [1/1] (0.00ns)   --->   "%A11_addr_3 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex79_cast" [Group_5/sample.c:1865]   --->   Operation 733 'getelementptr' 'A11_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 734 [2/2] (1.75ns)   --->   "%A11_load_3 = load float* %A11_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 734 'load' 'A11_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_40 : Operation 735 [1/1] (0.00ns)   --->   "%A12_addr_3 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex79_cast" [Group_5/sample.c:1865]   --->   Operation 735 'getelementptr' 'A12_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 736 [2/2] (1.75ns)   --->   "%A12_load_3 = load float* %A12_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 736 'load' 'A12_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_40 : Operation 737 [1/1] (0.00ns)   --->   "%A13_addr_3 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex79_cast" [Group_5/sample.c:1865]   --->   Operation 737 'getelementptr' 'A13_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 738 [2/2] (1.75ns)   --->   "%A13_load_3 = load float* %A13_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 738 'load' 'A13_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_40 : Operation 739 [1/1] (0.00ns)   --->   "%A14_addr_3 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex79_cast" [Group_5/sample.c:1865]   --->   Operation 739 'getelementptr' 'A14_addr_3' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 740 [2/2] (1.75ns)   --->   "%A14_load_3 = load float* %A14_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 740 'load' 'A14_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_40 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_383 = trunc i6 %k_0_2 to i5" [Group_5/sample.c:1865]   --->   Operation 741 'trunc' 'tmp_383' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 742 [1/1] (0.00ns)   --->   "%newIndex19 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_383, i1 %tmp_374)" [Group_5/sample.c:1865]   --->   Operation 742 'bitconcatenate' 'newIndex19' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 743 [1/1] (0.00ns)   --->   "%newIndex80_cast = zext i6 %newIndex19 to i64" [Group_5/sample.c:1865]   --->   Operation 743 'zext' 'newIndex80_cast' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 744 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_28 = getelementptr [64 x float]* @dense_15_kernel_arra_5, i64 0, i64 %newIndex80_cast" [Group_5/sample.c:1865]   --->   Operation 744 'getelementptr' 'dense_15_kernel_arra_28' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_40 : Operation 745 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_29 = load float* %dense_15_kernel_arra_28, align 4" [Group_5/sample.c:1865]   --->   Operation 745 'load' 'dense_15_kernel_arra_29' <Predicate = (!exitcond_0_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 41 <SV = 11> <Delay = 3.58>
ST_41 : Operation 746 [1/1] (0.00ns)   --->   "%arrayNo34 = zext i3 %tmp_382 to i64" [Group_5/sample.c:1865]   --->   Operation 746 'zext' 'arrayNo34' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_41 : Operation 747 [1/2] (1.75ns)   --->   "%A_load_34 = load float* %A_addr_34, align 4" [Group_5/sample.c:1865]   --->   Operation 747 'load' 'A_load_34' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_41 : Operation 748 [1/2] (1.75ns)   --->   "%A8_load_3 = load float* %A8_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 748 'load' 'A8_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_41 : Operation 749 [1/2] (1.75ns)   --->   "%A9_load_3 = load float* %A9_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 749 'load' 'A9_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_41 : Operation 750 [1/2] (1.75ns)   --->   "%A10_load_3 = load float* %A10_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 750 'load' 'A10_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_41 : Operation 751 [1/2] (1.75ns)   --->   "%A11_load_3 = load float* %A11_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 751 'load' 'A11_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_41 : Operation 752 [1/2] (1.75ns)   --->   "%A12_load_3 = load float* %A12_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 752 'load' 'A12_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_41 : Operation 753 [1/2] (1.75ns)   --->   "%A13_load_3 = load float* %A13_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 753 'load' 'A13_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_41 : Operation 754 [1/2] (1.75ns)   --->   "%A14_load_3 = load float* %A14_addr_3, align 4" [Group_5/sample.c:1865]   --->   Operation 754 'load' 'A14_load_3' <Predicate = (!exitcond_0_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_41 : Operation 755 [1/1] (1.83ns)   --->   "%tmp_280 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_34, float %A8_load_3, float %A9_load_3, float %A10_load_3, float %A11_load_3, float %A12_load_3, float %A13_load_3, float %A14_load_3, i64 %arrayNo34)" [Group_5/sample.c:1865]   --->   Operation 755 'mux' 'tmp_280' <Predicate = (!exitcond_0_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 756 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_29 = load float* %dense_15_kernel_arra_28, align 4" [Group_5/sample.c:1865]   --->   Operation 756 'load' 'dense_15_kernel_arra_29' <Predicate = (!exitcond_0_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 42 <SV = 12> <Delay = 3.65>
ST_42 : Operation 757 [5/5] (3.65ns)   --->   "%tmp_36_0_2 = fmul float %tmp_280, %dense_15_kernel_arra_29" [Group_5/sample.c:1869]   --->   Operation 757 'fmul' 'tmp_36_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 13> <Delay = 3.65>
ST_43 : Operation 758 [4/5] (3.65ns)   --->   "%tmp_36_0_2 = fmul float %tmp_280, %dense_15_kernel_arra_29" [Group_5/sample.c:1869]   --->   Operation 758 'fmul' 'tmp_36_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 14> <Delay = 3.65>
ST_44 : Operation 759 [3/5] (3.65ns)   --->   "%tmp_36_0_2 = fmul float %tmp_280, %dense_15_kernel_arra_29" [Group_5/sample.c:1869]   --->   Operation 759 'fmul' 'tmp_36_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 15> <Delay = 3.65>
ST_45 : Operation 760 [2/5] (3.65ns)   --->   "%tmp_36_0_2 = fmul float %tmp_280, %dense_15_kernel_arra_29" [Group_5/sample.c:1869]   --->   Operation 760 'fmul' 'tmp_36_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 16> <Delay = 3.65>
ST_46 : Operation 761 [1/5] (3.65ns)   --->   "%tmp_36_0_2 = fmul float %tmp_280, %dense_15_kernel_arra_29" [Group_5/sample.c:1869]   --->   Operation 761 'fmul' 'tmp_36_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 17> <Delay = 3.29>
ST_47 : Operation 762 [8/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 762 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 18> <Delay = 3.29>
ST_48 : Operation 763 [7/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 763 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 19> <Delay = 3.29>
ST_49 : Operation 764 [6/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 764 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 20> <Delay = 3.29>
ST_50 : Operation 765 [5/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 765 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 21> <Delay = 3.29>
ST_51 : Operation 766 [4/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 766 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 22> <Delay = 3.29>
ST_52 : Operation 767 [3/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 767 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 23> <Delay = 3.29>
ST_53 : Operation 768 [2/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 768 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 24> <Delay = 3.29>
ST_54 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_191 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 769 'specregionbegin' 'tmp_191' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_54 : Operation 770 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 770 'specpipeline' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_54 : Operation 771 [1/8] (3.29ns)   --->   "%sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2" [Group_5/sample.c:1869]   --->   Operation 771 'fadd' 'sum_1_0_2' <Predicate = (!exitcond_0_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 772 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_191)" [Group_5/sample.c:1870]   --->   Operation 772 'specregionend' 'empty_117' <Predicate = (!exitcond_0_2)> <Delay = 0.00>
ST_54 : Operation 773 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:1865]   --->   Operation 773 'br' <Predicate = (!exitcond_0_2)> <Delay = 0.00>

State 55 <SV = 11> <Delay = 1.75>
ST_55 : Operation 774 [1/1] (0.00ns)   --->   "%j_14_0_9 = or i4 %tmp_370, 3" [Group_5/sample.c:1860]   --->   Operation 774 'or' 'j_14_0_9' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 775 [1/1] (0.00ns)   --->   "%j_14_0_9_cast = zext i4 %j_14_0_9 to i64" [Group_5/sample.c:1860]   --->   Operation 775 'zext' 'j_14_0_9_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 776 [1/1] (0.00ns)   --->   "%d_addr_6 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_0_9_cast" [Group_5/sample.c:1862]   --->   Operation 776 'getelementptr' 'd_addr_6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 777 [2/2] (1.75ns)   --->   "%d_load_6 = load float* %d_addr_6, align 4" [Group_5/sample.c:1862]   --->   Operation 777 'load' 'd_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 56 <SV = 12> <Delay = 1.75>
ST_56 : Operation 778 [1/1] (0.00ns)   --->   "%C2_addr = getelementptr [2 x float]* %C2, i64 0, i64 %newIndex71_cast" [Group_5/sample.c:1871]   --->   Operation 778 'getelementptr' 'C2_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 779 [1/1] (1.75ns)   --->   "store float %sum1_0_2, float* %C2_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 779 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_56 : Operation 780 [1/2] (1.75ns)   --->   "%d_load_6 = load float* %d_addr_6, align 4" [Group_5/sample.c:1862]   --->   Operation 780 'load' 'd_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_56 : Operation 781 [1/1] (1.35ns)   --->   "br label %9" [Group_5/sample.c:1865]   --->   Operation 781 'br' <Predicate = true> <Delay = 1.35>

State 57 <SV = 13> <Delay = 2.77>
ST_57 : Operation 782 [1/1] (0.00ns)   --->   "%sum1_0_3 = phi float [ %d_load_6, %branch234 ], [ %sum_1_0_3, %10 ]" [Group_5/sample.c:1862]   --->   Operation 782 'phi' 'sum1_0_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 783 [1/1] (0.00ns)   --->   "%k_0_3 = phi i6 [ 0, %branch234 ], [ %k_2_0_3, %10 ]" [Group_5/sample.c:1865]   --->   Operation 783 'phi' 'k_0_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 784 [1/1] (1.22ns)   --->   "%exitcond_0_3 = icmp eq i6 %k_0_3, -32" [Group_5/sample.c:1865]   --->   Operation 784 'icmp' 'exitcond_0_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 785 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 785 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 786 [1/1] (1.60ns)   --->   "%k_2_0_3 = add i6 %k_0_3, 1" [Group_5/sample.c:1865]   --->   Operation 786 'add' 'k_2_0_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 787 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_3, label %branch227, label %10" [Group_5/sample.c:1865]   --->   Operation 787 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_391 = trunc i6 %k_0_3 to i3" [Group_5/sample.c:1865]   --->   Operation 788 'trunc' 'tmp_391' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_44 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_0_3, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 789 'partselect' 'tmp_44' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 790 [1/1] (0.00ns)   --->   "%newIndex89_cast = zext i3 %tmp_44 to i64" [Group_5/sample.c:1865]   --->   Operation 790 'zext' 'newIndex89_cast' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 791 [1/1] (0.00ns)   --->   "%A_addr_37 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex89_cast" [Group_5/sample.c:1865]   --->   Operation 791 'getelementptr' 'A_addr_37' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 792 [2/2] (1.75ns)   --->   "%A_load_37 = load float* %A_addr_37, align 4" [Group_5/sample.c:1865]   --->   Operation 792 'load' 'A_load_37' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_57 : Operation 793 [1/1] (0.00ns)   --->   "%A8_addr_6 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex89_cast" [Group_5/sample.c:1865]   --->   Operation 793 'getelementptr' 'A8_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 794 [2/2] (1.75ns)   --->   "%A8_load_6 = load float* %A8_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 794 'load' 'A8_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_57 : Operation 795 [1/1] (0.00ns)   --->   "%A9_addr_6 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex89_cast" [Group_5/sample.c:1865]   --->   Operation 795 'getelementptr' 'A9_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 796 [2/2] (1.75ns)   --->   "%A9_load_6 = load float* %A9_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 796 'load' 'A9_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_57 : Operation 797 [1/1] (0.00ns)   --->   "%A10_addr_6 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex89_cast" [Group_5/sample.c:1865]   --->   Operation 797 'getelementptr' 'A10_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 798 [2/2] (1.75ns)   --->   "%A10_load_6 = load float* %A10_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 798 'load' 'A10_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_57 : Operation 799 [1/1] (0.00ns)   --->   "%A11_addr_6 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex89_cast" [Group_5/sample.c:1865]   --->   Operation 799 'getelementptr' 'A11_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 800 [2/2] (1.75ns)   --->   "%A11_load_6 = load float* %A11_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 800 'load' 'A11_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_57 : Operation 801 [1/1] (0.00ns)   --->   "%A12_addr_6 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex89_cast" [Group_5/sample.c:1865]   --->   Operation 801 'getelementptr' 'A12_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 802 [2/2] (1.75ns)   --->   "%A12_load_6 = load float* %A12_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 802 'load' 'A12_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_57 : Operation 803 [1/1] (0.00ns)   --->   "%A13_addr_6 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex89_cast" [Group_5/sample.c:1865]   --->   Operation 803 'getelementptr' 'A13_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 804 [2/2] (1.75ns)   --->   "%A13_load_6 = load float* %A13_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 804 'load' 'A13_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_57 : Operation 805 [1/1] (0.00ns)   --->   "%A14_addr_6 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex89_cast" [Group_5/sample.c:1865]   --->   Operation 805 'getelementptr' 'A14_addr_6' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 806 [2/2] (1.75ns)   --->   "%A14_load_6 = load float* %A14_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 806 'load' 'A14_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_57 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_392 = trunc i6 %k_0_3 to i5" [Group_5/sample.c:1865]   --->   Operation 807 'trunc' 'tmp_392' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 808 [1/1] (0.00ns)   --->   "%newIndex25 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_392, i1 %tmp_374)" [Group_5/sample.c:1865]   --->   Operation 808 'bitconcatenate' 'newIndex25' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 809 [1/1] (0.00ns)   --->   "%newIndex90_cast = zext i6 %newIndex25 to i64" [Group_5/sample.c:1865]   --->   Operation 809 'zext' 'newIndex90_cast' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 810 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_30 = getelementptr [64 x float]* @dense_15_kernel_arra_4, i64 0, i64 %newIndex90_cast" [Group_5/sample.c:1865]   --->   Operation 810 'getelementptr' 'dense_15_kernel_arra_30' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_57 : Operation 811 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_31 = load float* %dense_15_kernel_arra_30, align 4" [Group_5/sample.c:1865]   --->   Operation 811 'load' 'dense_15_kernel_arra_31' <Predicate = (!exitcond_0_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 58 <SV = 14> <Delay = 3.58>
ST_58 : Operation 812 [1/1] (0.00ns)   --->   "%arrayNo37 = zext i3 %tmp_391 to i64" [Group_5/sample.c:1865]   --->   Operation 812 'zext' 'arrayNo37' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_58 : Operation 813 [1/2] (1.75ns)   --->   "%A_load_37 = load float* %A_addr_37, align 4" [Group_5/sample.c:1865]   --->   Operation 813 'load' 'A_load_37' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 814 [1/2] (1.75ns)   --->   "%A8_load_6 = load float* %A8_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 814 'load' 'A8_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 815 [1/2] (1.75ns)   --->   "%A9_load_6 = load float* %A9_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 815 'load' 'A9_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 816 [1/2] (1.75ns)   --->   "%A10_load_6 = load float* %A10_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 816 'load' 'A10_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 817 [1/2] (1.75ns)   --->   "%A11_load_6 = load float* %A11_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 817 'load' 'A11_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 818 [1/2] (1.75ns)   --->   "%A12_load_6 = load float* %A12_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 818 'load' 'A12_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 819 [1/2] (1.75ns)   --->   "%A13_load_6 = load float* %A13_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 819 'load' 'A13_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 820 [1/2] (1.75ns)   --->   "%A14_load_6 = load float* %A14_addr_6, align 4" [Group_5/sample.c:1865]   --->   Operation 820 'load' 'A14_load_6' <Predicate = (!exitcond_0_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_58 : Operation 821 [1/1] (1.83ns)   --->   "%tmp_283 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_37, float %A8_load_6, float %A9_load_6, float %A10_load_6, float %A11_load_6, float %A12_load_6, float %A13_load_6, float %A14_load_6, i64 %arrayNo37)" [Group_5/sample.c:1865]   --->   Operation 821 'mux' 'tmp_283' <Predicate = (!exitcond_0_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 822 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_31 = load float* %dense_15_kernel_arra_30, align 4" [Group_5/sample.c:1865]   --->   Operation 822 'load' 'dense_15_kernel_arra_31' <Predicate = (!exitcond_0_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 59 <SV = 15> <Delay = 3.65>
ST_59 : Operation 823 [5/5] (3.65ns)   --->   "%tmp_36_0_3 = fmul float %tmp_283, %dense_15_kernel_arra_31" [Group_5/sample.c:1869]   --->   Operation 823 'fmul' 'tmp_36_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 16> <Delay = 3.65>
ST_60 : Operation 824 [4/5] (3.65ns)   --->   "%tmp_36_0_3 = fmul float %tmp_283, %dense_15_kernel_arra_31" [Group_5/sample.c:1869]   --->   Operation 824 'fmul' 'tmp_36_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 17> <Delay = 3.65>
ST_61 : Operation 825 [3/5] (3.65ns)   --->   "%tmp_36_0_3 = fmul float %tmp_283, %dense_15_kernel_arra_31" [Group_5/sample.c:1869]   --->   Operation 825 'fmul' 'tmp_36_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 18> <Delay = 3.65>
ST_62 : Operation 826 [2/5] (3.65ns)   --->   "%tmp_36_0_3 = fmul float %tmp_283, %dense_15_kernel_arra_31" [Group_5/sample.c:1869]   --->   Operation 826 'fmul' 'tmp_36_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 19> <Delay = 3.65>
ST_63 : Operation 827 [1/5] (3.65ns)   --->   "%tmp_36_0_3 = fmul float %tmp_283, %dense_15_kernel_arra_31" [Group_5/sample.c:1869]   --->   Operation 827 'fmul' 'tmp_36_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 20> <Delay = 3.29>
ST_64 : Operation 828 [8/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 828 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 21> <Delay = 3.29>
ST_65 : Operation 829 [7/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 829 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 22> <Delay = 3.29>
ST_66 : Operation 830 [6/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 830 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 23> <Delay = 3.29>
ST_67 : Operation 831 [5/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 831 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 24> <Delay = 3.29>
ST_68 : Operation 832 [4/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 832 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 25> <Delay = 3.29>
ST_69 : Operation 833 [3/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 833 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 26> <Delay = 3.29>
ST_70 : Operation 834 [2/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 834 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 27> <Delay = 3.29>
ST_71 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_197 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 835 'specregionbegin' 'tmp_197' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_71 : Operation 836 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 836 'specpipeline' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_71 : Operation 837 [1/8] (3.29ns)   --->   "%sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3" [Group_5/sample.c:1869]   --->   Operation 837 'fadd' 'sum_1_0_3' <Predicate = (!exitcond_0_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 838 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_197)" [Group_5/sample.c:1870]   --->   Operation 838 'specregionend' 'empty_119' <Predicate = (!exitcond_0_3)> <Delay = 0.00>
ST_71 : Operation 839 [1/1] (0.00ns)   --->   "br label %9" [Group_5/sample.c:1865]   --->   Operation 839 'br' <Predicate = (!exitcond_0_3)> <Delay = 0.00>

State 72 <SV = 14> <Delay = 1.75>
ST_72 : Operation 840 [1/1] (0.00ns)   --->   "%j_14_0_1 = or i4 %tmp_370, 4" [Group_5/sample.c:1860]   --->   Operation 840 'or' 'j_14_0_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 841 [1/1] (0.00ns)   --->   "%j_14_0_1_cast = zext i4 %j_14_0_1 to i64" [Group_5/sample.c:1860]   --->   Operation 841 'zext' 'j_14_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 842 [1/1] (0.00ns)   --->   "%d_addr_9 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_0_1_cast" [Group_5/sample.c:1862]   --->   Operation 842 'getelementptr' 'd_addr_9' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 843 [2/2] (1.75ns)   --->   "%d_load_9 = load float* %d_addr_9, align 4" [Group_5/sample.c:1862]   --->   Operation 843 'load' 'd_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 73 <SV = 15> <Delay = 1.75>
ST_73 : Operation 844 [1/1] (0.00ns)   --->   "%C3_addr = getelementptr [2 x float]* %C3, i64 0, i64 %newIndex71_cast" [Group_5/sample.c:1871]   --->   Operation 844 'getelementptr' 'C3_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 845 [1/1] (1.75ns)   --->   "store float %sum1_0_3, float* %C3_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 845 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_73 : Operation 846 [1/2] (1.75ns)   --->   "%d_load_9 = load float* %d_addr_9, align 4" [Group_5/sample.c:1862]   --->   Operation 846 'load' 'd_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_73 : Operation 847 [1/1] (1.35ns)   --->   "br label %11" [Group_5/sample.c:1865]   --->   Operation 847 'br' <Predicate = true> <Delay = 1.35>

State 74 <SV = 16> <Delay = 2.77>
ST_74 : Operation 848 [1/1] (0.00ns)   --->   "%sum1_0_4 = phi float [ %d_load_9, %branch227 ], [ %sum_1_0_4, %12 ]" [Group_5/sample.c:1862]   --->   Operation 848 'phi' 'sum1_0_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 849 [1/1] (0.00ns)   --->   "%k_0_4 = phi i6 [ 0, %branch227 ], [ %k_2_0_4, %12 ]" [Group_5/sample.c:1865]   --->   Operation 849 'phi' 'k_0_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 850 [1/1] (1.22ns)   --->   "%exitcond_0_4 = icmp eq i6 %k_0_4, -32" [Group_5/sample.c:1865]   --->   Operation 850 'icmp' 'exitcond_0_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 851 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 851 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 852 [1/1] (1.60ns)   --->   "%k_2_0_4 = add i6 %k_0_4, 1" [Group_5/sample.c:1865]   --->   Operation 852 'add' 'k_2_0_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 853 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_4, label %branch220, label %12" [Group_5/sample.c:1865]   --->   Operation 853 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_401 = trunc i6 %k_0_4 to i3" [Group_5/sample.c:1865]   --->   Operation 854 'trunc' 'tmp_401' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_50 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_0_4, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 855 'partselect' 'tmp_50' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 856 [1/1] (0.00ns)   --->   "%newIndex99_cast = zext i3 %tmp_50 to i64" [Group_5/sample.c:1865]   --->   Operation 856 'zext' 'newIndex99_cast' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 857 [1/1] (0.00ns)   --->   "%A_addr_40 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex99_cast" [Group_5/sample.c:1865]   --->   Operation 857 'getelementptr' 'A_addr_40' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 858 [2/2] (1.75ns)   --->   "%A_load_40 = load float* %A_addr_40, align 4" [Group_5/sample.c:1865]   --->   Operation 858 'load' 'A_load_40' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_74 : Operation 859 [1/1] (0.00ns)   --->   "%A8_addr_9 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex99_cast" [Group_5/sample.c:1865]   --->   Operation 859 'getelementptr' 'A8_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 860 [2/2] (1.75ns)   --->   "%A8_load_9 = load float* %A8_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 860 'load' 'A8_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_74 : Operation 861 [1/1] (0.00ns)   --->   "%A9_addr_9 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex99_cast" [Group_5/sample.c:1865]   --->   Operation 861 'getelementptr' 'A9_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 862 [2/2] (1.75ns)   --->   "%A9_load_9 = load float* %A9_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 862 'load' 'A9_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_74 : Operation 863 [1/1] (0.00ns)   --->   "%A10_addr_9 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex99_cast" [Group_5/sample.c:1865]   --->   Operation 863 'getelementptr' 'A10_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 864 [2/2] (1.75ns)   --->   "%A10_load_9 = load float* %A10_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 864 'load' 'A10_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_74 : Operation 865 [1/1] (0.00ns)   --->   "%A11_addr_9 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex99_cast" [Group_5/sample.c:1865]   --->   Operation 865 'getelementptr' 'A11_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 866 [2/2] (1.75ns)   --->   "%A11_load_9 = load float* %A11_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 866 'load' 'A11_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_74 : Operation 867 [1/1] (0.00ns)   --->   "%A12_addr_9 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex99_cast" [Group_5/sample.c:1865]   --->   Operation 867 'getelementptr' 'A12_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 868 [2/2] (1.75ns)   --->   "%A12_load_9 = load float* %A12_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 868 'load' 'A12_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_74 : Operation 869 [1/1] (0.00ns)   --->   "%A13_addr_9 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex99_cast" [Group_5/sample.c:1865]   --->   Operation 869 'getelementptr' 'A13_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 870 [2/2] (1.75ns)   --->   "%A13_load_9 = load float* %A13_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 870 'load' 'A13_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_74 : Operation 871 [1/1] (0.00ns)   --->   "%A14_addr_9 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex99_cast" [Group_5/sample.c:1865]   --->   Operation 871 'getelementptr' 'A14_addr_9' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 872 [2/2] (1.75ns)   --->   "%A14_load_9 = load float* %A14_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 872 'load' 'A14_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_74 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_402 = trunc i6 %k_0_4 to i5" [Group_5/sample.c:1865]   --->   Operation 873 'trunc' 'tmp_402' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 874 [1/1] (0.00ns)   --->   "%newIndex30 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_402, i1 %tmp_374)" [Group_5/sample.c:1865]   --->   Operation 874 'bitconcatenate' 'newIndex30' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 875 [1/1] (0.00ns)   --->   "%newIndex100_cast = zext i6 %newIndex30 to i64" [Group_5/sample.c:1865]   --->   Operation 875 'zext' 'newIndex100_cast' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 876 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_32 = getelementptr [64 x float]* @dense_15_kernel_arra_3, i64 0, i64 %newIndex100_cast" [Group_5/sample.c:1865]   --->   Operation 876 'getelementptr' 'dense_15_kernel_arra_32' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_74 : Operation 877 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_33 = load float* %dense_15_kernel_arra_32, align 4" [Group_5/sample.c:1865]   --->   Operation 877 'load' 'dense_15_kernel_arra_33' <Predicate = (!exitcond_0_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 75 <SV = 17> <Delay = 3.58>
ST_75 : Operation 878 [1/1] (0.00ns)   --->   "%arrayNo40 = zext i3 %tmp_401 to i64" [Group_5/sample.c:1865]   --->   Operation 878 'zext' 'arrayNo40' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_75 : Operation 879 [1/2] (1.75ns)   --->   "%A_load_40 = load float* %A_addr_40, align 4" [Group_5/sample.c:1865]   --->   Operation 879 'load' 'A_load_40' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_75 : Operation 880 [1/2] (1.75ns)   --->   "%A8_load_9 = load float* %A8_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 880 'load' 'A8_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_75 : Operation 881 [1/2] (1.75ns)   --->   "%A9_load_9 = load float* %A9_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 881 'load' 'A9_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_75 : Operation 882 [1/2] (1.75ns)   --->   "%A10_load_9 = load float* %A10_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 882 'load' 'A10_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_75 : Operation 883 [1/2] (1.75ns)   --->   "%A11_load_9 = load float* %A11_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 883 'load' 'A11_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_75 : Operation 884 [1/2] (1.75ns)   --->   "%A12_load_9 = load float* %A12_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 884 'load' 'A12_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_75 : Operation 885 [1/2] (1.75ns)   --->   "%A13_load_9 = load float* %A13_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 885 'load' 'A13_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_75 : Operation 886 [1/2] (1.75ns)   --->   "%A14_load_9 = load float* %A14_addr_9, align 4" [Group_5/sample.c:1865]   --->   Operation 886 'load' 'A14_load_9' <Predicate = (!exitcond_0_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_75 : Operation 887 [1/1] (1.83ns)   --->   "%tmp_286 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_40, float %A8_load_9, float %A9_load_9, float %A10_load_9, float %A11_load_9, float %A12_load_9, float %A13_load_9, float %A14_load_9, i64 %arrayNo40)" [Group_5/sample.c:1865]   --->   Operation 887 'mux' 'tmp_286' <Predicate = (!exitcond_0_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 888 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_33 = load float* %dense_15_kernel_arra_32, align 4" [Group_5/sample.c:1865]   --->   Operation 888 'load' 'dense_15_kernel_arra_33' <Predicate = (!exitcond_0_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 76 <SV = 18> <Delay = 3.65>
ST_76 : Operation 889 [5/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_286, %dense_15_kernel_arra_33" [Group_5/sample.c:1869]   --->   Operation 889 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 19> <Delay = 3.65>
ST_77 : Operation 890 [4/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_286, %dense_15_kernel_arra_33" [Group_5/sample.c:1869]   --->   Operation 890 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 20> <Delay = 3.65>
ST_78 : Operation 891 [3/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_286, %dense_15_kernel_arra_33" [Group_5/sample.c:1869]   --->   Operation 891 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 21> <Delay = 3.65>
ST_79 : Operation 892 [2/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_286, %dense_15_kernel_arra_33" [Group_5/sample.c:1869]   --->   Operation 892 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 22> <Delay = 3.65>
ST_80 : Operation 893 [1/5] (3.65ns)   --->   "%tmp_36_0_4 = fmul float %tmp_286, %dense_15_kernel_arra_33" [Group_5/sample.c:1869]   --->   Operation 893 'fmul' 'tmp_36_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 23> <Delay = 3.29>
ST_81 : Operation 894 [8/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 894 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 24> <Delay = 3.29>
ST_82 : Operation 895 [7/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 895 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 25> <Delay = 3.29>
ST_83 : Operation 896 [6/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 896 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 26> <Delay = 3.29>
ST_84 : Operation 897 [5/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 897 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 27> <Delay = 3.29>
ST_85 : Operation 898 [4/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 898 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 28> <Delay = 3.29>
ST_86 : Operation 899 [3/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 899 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 29> <Delay = 3.29>
ST_87 : Operation 900 [2/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 900 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 30> <Delay = 3.29>
ST_88 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_203 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 901 'specregionbegin' 'tmp_203' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_88 : Operation 902 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 902 'specpipeline' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_88 : Operation 903 [1/8] (3.29ns)   --->   "%sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4" [Group_5/sample.c:1869]   --->   Operation 903 'fadd' 'sum_1_0_4' <Predicate = (!exitcond_0_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 904 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_203)" [Group_5/sample.c:1870]   --->   Operation 904 'specregionend' 'empty_121' <Predicate = (!exitcond_0_4)> <Delay = 0.00>
ST_88 : Operation 905 [1/1] (0.00ns)   --->   "br label %11" [Group_5/sample.c:1865]   --->   Operation 905 'br' <Predicate = (!exitcond_0_4)> <Delay = 0.00>

State 89 <SV = 17> <Delay = 1.75>
ST_89 : Operation 906 [1/1] (0.00ns)   --->   "%j_14_0_2 = or i4 %tmp_370, 5" [Group_5/sample.c:1860]   --->   Operation 906 'or' 'j_14_0_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 907 [1/1] (0.00ns)   --->   "%j_14_0_2_cast = zext i4 %j_14_0_2 to i64" [Group_5/sample.c:1860]   --->   Operation 907 'zext' 'j_14_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 908 [1/1] (0.00ns)   --->   "%d_addr_13 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_0_2_cast" [Group_5/sample.c:1862]   --->   Operation 908 'getelementptr' 'd_addr_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 909 [2/2] (1.75ns)   --->   "%d_load_13 = load float* %d_addr_13, align 4" [Group_5/sample.c:1862]   --->   Operation 909 'load' 'd_load_13' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 90 <SV = 18> <Delay = 1.75>
ST_90 : Operation 910 [1/1] (0.00ns)   --->   "%C4_addr = getelementptr [2 x float]* %C4, i64 0, i64 %newIndex71_cast" [Group_5/sample.c:1871]   --->   Operation 910 'getelementptr' 'C4_addr' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 911 [1/1] (1.75ns)   --->   "store float %sum1_0_4, float* %C4_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 911 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_90 : Operation 912 [1/2] (1.75ns)   --->   "%d_load_13 = load float* %d_addr_13, align 4" [Group_5/sample.c:1862]   --->   Operation 912 'load' 'd_load_13' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_90 : Operation 913 [1/1] (1.35ns)   --->   "br label %13" [Group_5/sample.c:1865]   --->   Operation 913 'br' <Predicate = true> <Delay = 1.35>

State 91 <SV = 19> <Delay = 2.77>
ST_91 : Operation 914 [1/1] (0.00ns)   --->   "%sum1_0_5 = phi float [ %d_load_13, %branch220 ], [ %sum_1_0_5, %14 ]" [Group_5/sample.c:1862]   --->   Operation 914 'phi' 'sum1_0_5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 915 [1/1] (0.00ns)   --->   "%k_0_5 = phi i6 [ 0, %branch220 ], [ %k_2_0_5, %14 ]" [Group_5/sample.c:1865]   --->   Operation 915 'phi' 'k_0_5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 916 [1/1] (1.22ns)   --->   "%exitcond_0_5 = icmp eq i6 %k_0_5, -32" [Group_5/sample.c:1865]   --->   Operation 916 'icmp' 'exitcond_0_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 917 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 917 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 918 [1/1] (1.60ns)   --->   "%k_2_0_5 = add i6 %k_0_5, 1" [Group_5/sample.c:1865]   --->   Operation 918 'add' 'k_2_0_5' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 919 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_5, label %branch213, label %14" [Group_5/sample.c:1865]   --->   Operation 919 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_412 = trunc i6 %k_0_5 to i3" [Group_5/sample.c:1865]   --->   Operation 920 'trunc' 'tmp_412' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_56 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_0_5, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 921 'partselect' 'tmp_56' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 922 [1/1] (0.00ns)   --->   "%newIndex111_cast = zext i3 %tmp_56 to i64" [Group_5/sample.c:1865]   --->   Operation 922 'zext' 'newIndex111_cast' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 923 [1/1] (0.00ns)   --->   "%A_addr_44 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex111_cast" [Group_5/sample.c:1865]   --->   Operation 923 'getelementptr' 'A_addr_44' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 924 [2/2] (1.75ns)   --->   "%A_load_44 = load float* %A_addr_44, align 4" [Group_5/sample.c:1865]   --->   Operation 924 'load' 'A_load_44' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_91 : Operation 925 [1/1] (0.00ns)   --->   "%A8_addr_13 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex111_cast" [Group_5/sample.c:1865]   --->   Operation 925 'getelementptr' 'A8_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 926 [2/2] (1.75ns)   --->   "%A8_load_13 = load float* %A8_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 926 'load' 'A8_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_91 : Operation 927 [1/1] (0.00ns)   --->   "%A9_addr_13 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex111_cast" [Group_5/sample.c:1865]   --->   Operation 927 'getelementptr' 'A9_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 928 [2/2] (1.75ns)   --->   "%A9_load_13 = load float* %A9_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 928 'load' 'A9_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_91 : Operation 929 [1/1] (0.00ns)   --->   "%A10_addr_13 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex111_cast" [Group_5/sample.c:1865]   --->   Operation 929 'getelementptr' 'A10_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 930 [2/2] (1.75ns)   --->   "%A10_load_13 = load float* %A10_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 930 'load' 'A10_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_91 : Operation 931 [1/1] (0.00ns)   --->   "%A11_addr_13 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex111_cast" [Group_5/sample.c:1865]   --->   Operation 931 'getelementptr' 'A11_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 932 [2/2] (1.75ns)   --->   "%A11_load_13 = load float* %A11_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 932 'load' 'A11_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_91 : Operation 933 [1/1] (0.00ns)   --->   "%A12_addr_13 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex111_cast" [Group_5/sample.c:1865]   --->   Operation 933 'getelementptr' 'A12_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 934 [2/2] (1.75ns)   --->   "%A12_load_13 = load float* %A12_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 934 'load' 'A12_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_91 : Operation 935 [1/1] (0.00ns)   --->   "%A13_addr_13 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex111_cast" [Group_5/sample.c:1865]   --->   Operation 935 'getelementptr' 'A13_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 936 [2/2] (1.75ns)   --->   "%A13_load_13 = load float* %A13_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 936 'load' 'A13_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_91 : Operation 937 [1/1] (0.00ns)   --->   "%A14_addr_13 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex111_cast" [Group_5/sample.c:1865]   --->   Operation 937 'getelementptr' 'A14_addr_13' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 938 [2/2] (1.75ns)   --->   "%A14_load_13 = load float* %A14_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 938 'load' 'A14_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_91 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_413 = trunc i6 %k_0_5 to i5" [Group_5/sample.c:1865]   --->   Operation 939 'trunc' 'tmp_413' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 940 [1/1] (0.00ns)   --->   "%newIndex37 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_413, i1 %tmp_374)" [Group_5/sample.c:1865]   --->   Operation 940 'bitconcatenate' 'newIndex37' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 941 [1/1] (0.00ns)   --->   "%newIndex112_cast = zext i6 %newIndex37 to i64" [Group_5/sample.c:1865]   --->   Operation 941 'zext' 'newIndex112_cast' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 942 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_34 = getelementptr [64 x float]* @dense_15_kernel_arra_2, i64 0, i64 %newIndex112_cast" [Group_5/sample.c:1865]   --->   Operation 942 'getelementptr' 'dense_15_kernel_arra_34' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_91 : Operation 943 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_35 = load float* %dense_15_kernel_arra_34, align 4" [Group_5/sample.c:1865]   --->   Operation 943 'load' 'dense_15_kernel_arra_35' <Predicate = (!exitcond_0_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 92 <SV = 20> <Delay = 3.58>
ST_92 : Operation 944 [1/1] (0.00ns)   --->   "%arrayNo44 = zext i3 %tmp_412 to i64" [Group_5/sample.c:1865]   --->   Operation 944 'zext' 'arrayNo44' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_92 : Operation 945 [1/2] (1.75ns)   --->   "%A_load_44 = load float* %A_addr_44, align 4" [Group_5/sample.c:1865]   --->   Operation 945 'load' 'A_load_44' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_92 : Operation 946 [1/2] (1.75ns)   --->   "%A8_load_13 = load float* %A8_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 946 'load' 'A8_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_92 : Operation 947 [1/2] (1.75ns)   --->   "%A9_load_13 = load float* %A9_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 947 'load' 'A9_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_92 : Operation 948 [1/2] (1.75ns)   --->   "%A10_load_13 = load float* %A10_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 948 'load' 'A10_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_92 : Operation 949 [1/2] (1.75ns)   --->   "%A11_load_13 = load float* %A11_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 949 'load' 'A11_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_92 : Operation 950 [1/2] (1.75ns)   --->   "%A12_load_13 = load float* %A12_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 950 'load' 'A12_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_92 : Operation 951 [1/2] (1.75ns)   --->   "%A13_load_13 = load float* %A13_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 951 'load' 'A13_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_92 : Operation 952 [1/2] (1.75ns)   --->   "%A14_load_13 = load float* %A14_addr_13, align 4" [Group_5/sample.c:1865]   --->   Operation 952 'load' 'A14_load_13' <Predicate = (!exitcond_0_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_92 : Operation 953 [1/1] (1.83ns)   --->   "%tmp_290 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_44, float %A8_load_13, float %A9_load_13, float %A10_load_13, float %A11_load_13, float %A12_load_13, float %A13_load_13, float %A14_load_13, i64 %arrayNo44)" [Group_5/sample.c:1865]   --->   Operation 953 'mux' 'tmp_290' <Predicate = (!exitcond_0_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 954 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_35 = load float* %dense_15_kernel_arra_34, align 4" [Group_5/sample.c:1865]   --->   Operation 954 'load' 'dense_15_kernel_arra_35' <Predicate = (!exitcond_0_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 93 <SV = 21> <Delay = 3.65>
ST_93 : Operation 955 [5/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_290, %dense_15_kernel_arra_35" [Group_5/sample.c:1869]   --->   Operation 955 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 22> <Delay = 3.65>
ST_94 : Operation 956 [4/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_290, %dense_15_kernel_arra_35" [Group_5/sample.c:1869]   --->   Operation 956 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 23> <Delay = 3.65>
ST_95 : Operation 957 [3/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_290, %dense_15_kernel_arra_35" [Group_5/sample.c:1869]   --->   Operation 957 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 24> <Delay = 3.65>
ST_96 : Operation 958 [2/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_290, %dense_15_kernel_arra_35" [Group_5/sample.c:1869]   --->   Operation 958 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 25> <Delay = 3.65>
ST_97 : Operation 959 [1/5] (3.65ns)   --->   "%tmp_36_0_5 = fmul float %tmp_290, %dense_15_kernel_arra_35" [Group_5/sample.c:1869]   --->   Operation 959 'fmul' 'tmp_36_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 26> <Delay = 3.29>
ST_98 : Operation 960 [8/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 960 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 27> <Delay = 3.29>
ST_99 : Operation 961 [7/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 961 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 28> <Delay = 3.29>
ST_100 : Operation 962 [6/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 962 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 29> <Delay = 3.29>
ST_101 : Operation 963 [5/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 963 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 30> <Delay = 3.29>
ST_102 : Operation 964 [4/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 964 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 31> <Delay = 3.29>
ST_103 : Operation 965 [3/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 965 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 32> <Delay = 3.29>
ST_104 : Operation 966 [2/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 966 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 33> <Delay = 3.29>
ST_105 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_211 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 967 'specregionbegin' 'tmp_211' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_105 : Operation 968 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 968 'specpipeline' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_105 : Operation 969 [1/8] (3.29ns)   --->   "%sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5" [Group_5/sample.c:1869]   --->   Operation 969 'fadd' 'sum_1_0_5' <Predicate = (!exitcond_0_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 970 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_211)" [Group_5/sample.c:1870]   --->   Operation 970 'specregionend' 'empty_123' <Predicate = (!exitcond_0_5)> <Delay = 0.00>
ST_105 : Operation 971 [1/1] (0.00ns)   --->   "br label %13" [Group_5/sample.c:1865]   --->   Operation 971 'br' <Predicate = (!exitcond_0_5)> <Delay = 0.00>

State 106 <SV = 20> <Delay = 1.75>
ST_106 : Operation 972 [1/1] (0.00ns)   --->   "%j_14_0_3 = or i4 %tmp_370, 6" [Group_5/sample.c:1860]   --->   Operation 972 'or' 'j_14_0_3' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 973 [1/1] (0.00ns)   --->   "%j_14_0_3_cast = zext i4 %j_14_0_3 to i64" [Group_5/sample.c:1860]   --->   Operation 973 'zext' 'j_14_0_3_cast' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 974 [1/1] (0.00ns)   --->   "%d_addr_17 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_0_3_cast" [Group_5/sample.c:1862]   --->   Operation 974 'getelementptr' 'd_addr_17' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 975 [2/2] (1.75ns)   --->   "%d_load_17 = load float* %d_addr_17, align 4" [Group_5/sample.c:1862]   --->   Operation 975 'load' 'd_load_17' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 107 <SV = 21> <Delay = 1.75>
ST_107 : Operation 976 [1/1] (0.00ns)   --->   "%C5_addr = getelementptr [2 x float]* %C5, i64 0, i64 %newIndex71_cast" [Group_5/sample.c:1871]   --->   Operation 976 'getelementptr' 'C5_addr' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 977 [1/1] (1.75ns)   --->   "store float %sum1_0_5, float* %C5_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 977 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_107 : Operation 978 [1/2] (1.75ns)   --->   "%d_load_17 = load float* %d_addr_17, align 4" [Group_5/sample.c:1862]   --->   Operation 978 'load' 'd_load_17' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_107 : Operation 979 [1/1] (1.35ns)   --->   "br label %15" [Group_5/sample.c:1865]   --->   Operation 979 'br' <Predicate = true> <Delay = 1.35>

State 108 <SV = 22> <Delay = 2.77>
ST_108 : Operation 980 [1/1] (0.00ns)   --->   "%sum1_0_6 = phi float [ %d_load_17, %branch213 ], [ %sum_1_0_6, %16 ]" [Group_5/sample.c:1862]   --->   Operation 980 'phi' 'sum1_0_6' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 981 [1/1] (0.00ns)   --->   "%k_0_6 = phi i6 [ 0, %branch213 ], [ %k_2_0_6, %16 ]" [Group_5/sample.c:1865]   --->   Operation 981 'phi' 'k_0_6' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 982 [1/1] (1.22ns)   --->   "%exitcond_0_6 = icmp eq i6 %k_0_6, -32" [Group_5/sample.c:1865]   --->   Operation 982 'icmp' 'exitcond_0_6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 983 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 983 'speclooptripcount' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 984 [1/1] (1.60ns)   --->   "%k_2_0_6 = add i6 %k_0_6, 1" [Group_5/sample.c:1865]   --->   Operation 984 'add' 'k_2_0_6' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 985 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_6, label %branch206, label %16" [Group_5/sample.c:1865]   --->   Operation 985 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_424 = trunc i6 %k_0_6 to i3" [Group_5/sample.c:1865]   --->   Operation 986 'trunc' 'tmp_424' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_63 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_0_6, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 987 'partselect' 'tmp_63' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 988 [1/1] (0.00ns)   --->   "%newIndex123_cast = zext i3 %tmp_63 to i64" [Group_5/sample.c:1865]   --->   Operation 988 'zext' 'newIndex123_cast' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 989 [1/1] (0.00ns)   --->   "%A_addr_48 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex123_cast" [Group_5/sample.c:1865]   --->   Operation 989 'getelementptr' 'A_addr_48' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 990 [2/2] (1.75ns)   --->   "%A_load_48 = load float* %A_addr_48, align 4" [Group_5/sample.c:1865]   --->   Operation 990 'load' 'A_load_48' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_108 : Operation 991 [1/1] (0.00ns)   --->   "%A8_addr_17 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex123_cast" [Group_5/sample.c:1865]   --->   Operation 991 'getelementptr' 'A8_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 992 [2/2] (1.75ns)   --->   "%A8_load_17 = load float* %A8_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 992 'load' 'A8_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_108 : Operation 993 [1/1] (0.00ns)   --->   "%A9_addr_17 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex123_cast" [Group_5/sample.c:1865]   --->   Operation 993 'getelementptr' 'A9_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 994 [2/2] (1.75ns)   --->   "%A9_load_17 = load float* %A9_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 994 'load' 'A9_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_108 : Operation 995 [1/1] (0.00ns)   --->   "%A10_addr_17 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex123_cast" [Group_5/sample.c:1865]   --->   Operation 995 'getelementptr' 'A10_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 996 [2/2] (1.75ns)   --->   "%A10_load_17 = load float* %A10_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 996 'load' 'A10_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_108 : Operation 997 [1/1] (0.00ns)   --->   "%A11_addr_17 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex123_cast" [Group_5/sample.c:1865]   --->   Operation 997 'getelementptr' 'A11_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 998 [2/2] (1.75ns)   --->   "%A11_load_17 = load float* %A11_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 998 'load' 'A11_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_108 : Operation 999 [1/1] (0.00ns)   --->   "%A12_addr_17 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex123_cast" [Group_5/sample.c:1865]   --->   Operation 999 'getelementptr' 'A12_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1000 [2/2] (1.75ns)   --->   "%A12_load_17 = load float* %A12_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 1000 'load' 'A12_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_108 : Operation 1001 [1/1] (0.00ns)   --->   "%A13_addr_17 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex123_cast" [Group_5/sample.c:1865]   --->   Operation 1001 'getelementptr' 'A13_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1002 [2/2] (1.75ns)   --->   "%A13_load_17 = load float* %A13_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 1002 'load' 'A13_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_108 : Operation 1003 [1/1] (0.00ns)   --->   "%A14_addr_17 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex123_cast" [Group_5/sample.c:1865]   --->   Operation 1003 'getelementptr' 'A14_addr_17' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1004 [2/2] (1.75ns)   --->   "%A14_load_17 = load float* %A14_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 1004 'load' 'A14_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_108 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_425 = trunc i6 %k_0_6 to i5" [Group_5/sample.c:1865]   --->   Operation 1005 'trunc' 'tmp_425' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1006 [1/1] (0.00ns)   --->   "%newIndex44 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_425, i1 %tmp_374)" [Group_5/sample.c:1865]   --->   Operation 1006 'bitconcatenate' 'newIndex44' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1007 [1/1] (0.00ns)   --->   "%newIndex124_cast = zext i6 %newIndex44 to i64" [Group_5/sample.c:1865]   --->   Operation 1007 'zext' 'newIndex124_cast' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1008 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_36 = getelementptr [64 x float]* @dense_15_kernel_arra_1, i64 0, i64 %newIndex124_cast" [Group_5/sample.c:1865]   --->   Operation 1008 'getelementptr' 'dense_15_kernel_arra_36' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_108 : Operation 1009 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_37 = load float* %dense_15_kernel_arra_36, align 4" [Group_5/sample.c:1865]   --->   Operation 1009 'load' 'dense_15_kernel_arra_37' <Predicate = (!exitcond_0_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 109 <SV = 23> <Delay = 3.58>
ST_109 : Operation 1010 [1/1] (0.00ns)   --->   "%arrayNo48 = zext i3 %tmp_424 to i64" [Group_5/sample.c:1865]   --->   Operation 1010 'zext' 'arrayNo48' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_109 : Operation 1011 [1/2] (1.75ns)   --->   "%A_load_48 = load float* %A_addr_48, align 4" [Group_5/sample.c:1865]   --->   Operation 1011 'load' 'A_load_48' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_109 : Operation 1012 [1/2] (1.75ns)   --->   "%A8_load_17 = load float* %A8_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 1012 'load' 'A8_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_109 : Operation 1013 [1/2] (1.75ns)   --->   "%A9_load_17 = load float* %A9_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 1013 'load' 'A9_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_109 : Operation 1014 [1/2] (1.75ns)   --->   "%A10_load_17 = load float* %A10_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 1014 'load' 'A10_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_109 : Operation 1015 [1/2] (1.75ns)   --->   "%A11_load_17 = load float* %A11_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 1015 'load' 'A11_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_109 : Operation 1016 [1/2] (1.75ns)   --->   "%A12_load_17 = load float* %A12_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 1016 'load' 'A12_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_109 : Operation 1017 [1/2] (1.75ns)   --->   "%A13_load_17 = load float* %A13_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 1017 'load' 'A13_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_109 : Operation 1018 [1/2] (1.75ns)   --->   "%A14_load_17 = load float* %A14_addr_17, align 4" [Group_5/sample.c:1865]   --->   Operation 1018 'load' 'A14_load_17' <Predicate = (!exitcond_0_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_109 : Operation 1019 [1/1] (1.83ns)   --->   "%tmp_294 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_48, float %A8_load_17, float %A9_load_17, float %A10_load_17, float %A11_load_17, float %A12_load_17, float %A13_load_17, float %A14_load_17, i64 %arrayNo48)" [Group_5/sample.c:1865]   --->   Operation 1019 'mux' 'tmp_294' <Predicate = (!exitcond_0_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1020 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_37 = load float* %dense_15_kernel_arra_36, align 4" [Group_5/sample.c:1865]   --->   Operation 1020 'load' 'dense_15_kernel_arra_37' <Predicate = (!exitcond_0_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 110 <SV = 24> <Delay = 3.65>
ST_110 : Operation 1021 [5/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_294, %dense_15_kernel_arra_37" [Group_5/sample.c:1869]   --->   Operation 1021 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 25> <Delay = 3.65>
ST_111 : Operation 1022 [4/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_294, %dense_15_kernel_arra_37" [Group_5/sample.c:1869]   --->   Operation 1022 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 26> <Delay = 3.65>
ST_112 : Operation 1023 [3/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_294, %dense_15_kernel_arra_37" [Group_5/sample.c:1869]   --->   Operation 1023 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 27> <Delay = 3.65>
ST_113 : Operation 1024 [2/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_294, %dense_15_kernel_arra_37" [Group_5/sample.c:1869]   --->   Operation 1024 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 28> <Delay = 3.65>
ST_114 : Operation 1025 [1/5] (3.65ns)   --->   "%tmp_36_0_6 = fmul float %tmp_294, %dense_15_kernel_arra_37" [Group_5/sample.c:1869]   --->   Operation 1025 'fmul' 'tmp_36_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 29> <Delay = 3.29>
ST_115 : Operation 1026 [8/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1026 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 30> <Delay = 3.29>
ST_116 : Operation 1027 [7/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1027 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 31> <Delay = 3.29>
ST_117 : Operation 1028 [6/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1028 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 32> <Delay = 3.29>
ST_118 : Operation 1029 [5/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1029 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 33> <Delay = 3.29>
ST_119 : Operation 1030 [4/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1030 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 34> <Delay = 3.29>
ST_120 : Operation 1031 [3/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1031 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 35> <Delay = 3.29>
ST_121 : Operation 1032 [2/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1032 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 36> <Delay = 3.29>
ST_122 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_219 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1033 'specregionbegin' 'tmp_219' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_122 : Operation 1034 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1034 'specpipeline' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_122 : Operation 1035 [1/8] (3.29ns)   --->   "%sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6" [Group_5/sample.c:1869]   --->   Operation 1035 'fadd' 'sum_1_0_6' <Predicate = (!exitcond_0_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1036 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_219)" [Group_5/sample.c:1870]   --->   Operation 1036 'specregionend' 'empty_125' <Predicate = (!exitcond_0_6)> <Delay = 0.00>
ST_122 : Operation 1037 [1/1] (0.00ns)   --->   "br label %15" [Group_5/sample.c:1865]   --->   Operation 1037 'br' <Predicate = (!exitcond_0_6)> <Delay = 0.00>

State 123 <SV = 23> <Delay = 1.75>
ST_123 : Operation 1038 [1/1] (0.00ns)   --->   "%j_14_0_4 = or i4 %tmp_370, 7" [Group_5/sample.c:1860]   --->   Operation 1038 'or' 'j_14_0_4' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1039 [1/1] (0.00ns)   --->   "%j_14_0_4_cast = zext i4 %j_14_0_4 to i64" [Group_5/sample.c:1860]   --->   Operation 1039 'zext' 'j_14_0_4_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1040 [1/1] (0.00ns)   --->   "%d_addr_21 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_0_4_cast" [Group_5/sample.c:1862]   --->   Operation 1040 'getelementptr' 'd_addr_21' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1041 [2/2] (1.75ns)   --->   "%d_load_21 = load float* %d_addr_21, align 4" [Group_5/sample.c:1862]   --->   Operation 1041 'load' 'd_load_21' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 124 <SV = 24> <Delay = 1.75>
ST_124 : Operation 1042 [1/1] (0.00ns)   --->   "%C6_addr = getelementptr [2 x float]* %C6, i64 0, i64 %newIndex71_cast" [Group_5/sample.c:1871]   --->   Operation 1042 'getelementptr' 'C6_addr' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1043 [1/1] (1.75ns)   --->   "store float %sum1_0_6, float* %C6_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 1043 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_124 : Operation 1044 [1/2] (1.75ns)   --->   "%d_load_21 = load float* %d_addr_21, align 4" [Group_5/sample.c:1862]   --->   Operation 1044 'load' 'd_load_21' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_124 : Operation 1045 [1/1] (1.35ns)   --->   "br label %17" [Group_5/sample.c:1865]   --->   Operation 1045 'br' <Predicate = true> <Delay = 1.35>

State 125 <SV = 25> <Delay = 2.77>
ST_125 : Operation 1046 [1/1] (0.00ns)   --->   "%sum1_0_7 = phi float [ %d_load_21, %branch206 ], [ %sum_1_0_7, %18 ]" [Group_5/sample.c:1862]   --->   Operation 1046 'phi' 'sum1_0_7' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1047 [1/1] (0.00ns)   --->   "%k_0_7 = phi i6 [ 0, %branch206 ], [ %k_2_0_7, %18 ]" [Group_5/sample.c:1865]   --->   Operation 1047 'phi' 'k_0_7' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1048 [1/1] (1.22ns)   --->   "%exitcond_0_7 = icmp eq i6 %k_0_7, -32" [Group_5/sample.c:1865]   --->   Operation 1048 'icmp' 'exitcond_0_7' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1049 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1049 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1050 [1/1] (1.60ns)   --->   "%k_2_0_7 = add i6 %k_0_7, 1" [Group_5/sample.c:1865]   --->   Operation 1050 'add' 'k_2_0_7' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1051 [1/1] (0.00ns)   --->   "br i1 %exitcond_0_7, label %branch199, label %18" [Group_5/sample.c:1865]   --->   Operation 1051 'br' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_434 = trunc i6 %k_0_7 to i3" [Group_5/sample.c:1865]   --->   Operation 1052 'trunc' 'tmp_434' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_69 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_0_7, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1053 'partselect' 'tmp_69' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1054 [1/1] (0.00ns)   --->   "%newIndex135_cast = zext i3 %tmp_69 to i64" [Group_5/sample.c:1865]   --->   Operation 1054 'zext' 'newIndex135_cast' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1055 [1/1] (0.00ns)   --->   "%A_addr_52 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex135_cast" [Group_5/sample.c:1865]   --->   Operation 1055 'getelementptr' 'A_addr_52' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1056 [2/2] (1.75ns)   --->   "%A_load_52 = load float* %A_addr_52, align 4" [Group_5/sample.c:1865]   --->   Operation 1056 'load' 'A_load_52' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_125 : Operation 1057 [1/1] (0.00ns)   --->   "%A8_addr_21 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex135_cast" [Group_5/sample.c:1865]   --->   Operation 1057 'getelementptr' 'A8_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1058 [2/2] (1.75ns)   --->   "%A8_load_21 = load float* %A8_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1058 'load' 'A8_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_125 : Operation 1059 [1/1] (0.00ns)   --->   "%A9_addr_21 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex135_cast" [Group_5/sample.c:1865]   --->   Operation 1059 'getelementptr' 'A9_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1060 [2/2] (1.75ns)   --->   "%A9_load_21 = load float* %A9_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1060 'load' 'A9_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_125 : Operation 1061 [1/1] (0.00ns)   --->   "%A10_addr_21 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex135_cast" [Group_5/sample.c:1865]   --->   Operation 1061 'getelementptr' 'A10_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1062 [2/2] (1.75ns)   --->   "%A10_load_21 = load float* %A10_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1062 'load' 'A10_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_125 : Operation 1063 [1/1] (0.00ns)   --->   "%A11_addr_21 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex135_cast" [Group_5/sample.c:1865]   --->   Operation 1063 'getelementptr' 'A11_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1064 [2/2] (1.75ns)   --->   "%A11_load_21 = load float* %A11_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1064 'load' 'A11_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_125 : Operation 1065 [1/1] (0.00ns)   --->   "%A12_addr_21 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex135_cast" [Group_5/sample.c:1865]   --->   Operation 1065 'getelementptr' 'A12_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1066 [2/2] (1.75ns)   --->   "%A12_load_21 = load float* %A12_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1066 'load' 'A12_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_125 : Operation 1067 [1/1] (0.00ns)   --->   "%A13_addr_21 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex135_cast" [Group_5/sample.c:1865]   --->   Operation 1067 'getelementptr' 'A13_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1068 [2/2] (1.75ns)   --->   "%A13_load_21 = load float* %A13_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1068 'load' 'A13_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_125 : Operation 1069 [1/1] (0.00ns)   --->   "%A14_addr_21 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex135_cast" [Group_5/sample.c:1865]   --->   Operation 1069 'getelementptr' 'A14_addr_21' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1070 [2/2] (1.75ns)   --->   "%A14_load_21 = load float* %A14_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1070 'load' 'A14_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_125 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_435 = trunc i6 %k_0_7 to i5" [Group_5/sample.c:1865]   --->   Operation 1071 'trunc' 'tmp_435' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1072 [1/1] (0.00ns)   --->   "%newIndex50 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_435, i1 %tmp_374)" [Group_5/sample.c:1865]   --->   Operation 1072 'bitconcatenate' 'newIndex50' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1073 [1/1] (0.00ns)   --->   "%newIndex136_cast = zext i6 %newIndex50 to i64" [Group_5/sample.c:1865]   --->   Operation 1073 'zext' 'newIndex136_cast' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1074 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_38 = getelementptr [64 x float]* @dense_15_kernel_arra, i64 0, i64 %newIndex136_cast" [Group_5/sample.c:1865]   --->   Operation 1074 'getelementptr' 'dense_15_kernel_arra_38' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_125 : Operation 1075 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_39 = load float* %dense_15_kernel_arra_38, align 4" [Group_5/sample.c:1865]   --->   Operation 1075 'load' 'dense_15_kernel_arra_39' <Predicate = (!exitcond_0_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 126 <SV = 26> <Delay = 3.58>
ST_126 : Operation 1076 [1/1] (0.00ns)   --->   "%arrayNo52 = zext i3 %tmp_434 to i64" [Group_5/sample.c:1865]   --->   Operation 1076 'zext' 'arrayNo52' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_126 : Operation 1077 [1/2] (1.75ns)   --->   "%A_load_52 = load float* %A_addr_52, align 4" [Group_5/sample.c:1865]   --->   Operation 1077 'load' 'A_load_52' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_126 : Operation 1078 [1/2] (1.75ns)   --->   "%A8_load_21 = load float* %A8_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1078 'load' 'A8_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_126 : Operation 1079 [1/2] (1.75ns)   --->   "%A9_load_21 = load float* %A9_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1079 'load' 'A9_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_126 : Operation 1080 [1/2] (1.75ns)   --->   "%A10_load_21 = load float* %A10_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1080 'load' 'A10_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_126 : Operation 1081 [1/2] (1.75ns)   --->   "%A11_load_21 = load float* %A11_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1081 'load' 'A11_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_126 : Operation 1082 [1/2] (1.75ns)   --->   "%A12_load_21 = load float* %A12_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1082 'load' 'A12_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_126 : Operation 1083 [1/2] (1.75ns)   --->   "%A13_load_21 = load float* %A13_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1083 'load' 'A13_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_126 : Operation 1084 [1/2] (1.75ns)   --->   "%A14_load_21 = load float* %A14_addr_21, align 4" [Group_5/sample.c:1865]   --->   Operation 1084 'load' 'A14_load_21' <Predicate = (!exitcond_0_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_126 : Operation 1085 [1/1] (1.83ns)   --->   "%tmp_298 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_52, float %A8_load_21, float %A9_load_21, float %A10_load_21, float %A11_load_21, float %A12_load_21, float %A13_load_21, float %A14_load_21, i64 %arrayNo52)" [Group_5/sample.c:1865]   --->   Operation 1085 'mux' 'tmp_298' <Predicate = (!exitcond_0_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1086 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_39 = load float* %dense_15_kernel_arra_38, align 4" [Group_5/sample.c:1865]   --->   Operation 1086 'load' 'dense_15_kernel_arra_39' <Predicate = (!exitcond_0_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 127 <SV = 27> <Delay = 3.65>
ST_127 : Operation 1087 [5/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_298, %dense_15_kernel_arra_39" [Group_5/sample.c:1869]   --->   Operation 1087 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 28> <Delay = 3.65>
ST_128 : Operation 1088 [4/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_298, %dense_15_kernel_arra_39" [Group_5/sample.c:1869]   --->   Operation 1088 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 29> <Delay = 3.65>
ST_129 : Operation 1089 [3/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_298, %dense_15_kernel_arra_39" [Group_5/sample.c:1869]   --->   Operation 1089 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 30> <Delay = 3.65>
ST_130 : Operation 1090 [2/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_298, %dense_15_kernel_arra_39" [Group_5/sample.c:1869]   --->   Operation 1090 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 31> <Delay = 3.65>
ST_131 : Operation 1091 [1/5] (3.65ns)   --->   "%tmp_36_0_7 = fmul float %tmp_298, %dense_15_kernel_arra_39" [Group_5/sample.c:1869]   --->   Operation 1091 'fmul' 'tmp_36_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 32> <Delay = 3.29>
ST_132 : Operation 1092 [8/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1092 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 33> <Delay = 3.29>
ST_133 : Operation 1093 [7/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1093 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 34> <Delay = 3.29>
ST_134 : Operation 1094 [6/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1094 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 35> <Delay = 3.29>
ST_135 : Operation 1095 [5/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1095 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 36> <Delay = 3.29>
ST_136 : Operation 1096 [4/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1096 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 37> <Delay = 3.29>
ST_137 : Operation 1097 [3/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1097 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 38> <Delay = 3.29>
ST_138 : Operation 1098 [2/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1098 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 39> <Delay = 3.29>
ST_139 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_227 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1099 'specregionbegin' 'tmp_227' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_139 : Operation 1100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1100 'specpipeline' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_139 : Operation 1101 [1/8] (3.29ns)   --->   "%sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7" [Group_5/sample.c:1869]   --->   Operation 1101 'fadd' 'sum_1_0_7' <Predicate = (!exitcond_0_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1102 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_227)" [Group_5/sample.c:1870]   --->   Operation 1102 'specregionend' 'empty_127' <Predicate = (!exitcond_0_7)> <Delay = 0.00>
ST_139 : Operation 1103 [1/1] (0.00ns)   --->   "br label %17" [Group_5/sample.c:1865]   --->   Operation 1103 'br' <Predicate = (!exitcond_0_7)> <Delay = 0.00>

State 140 <SV = 26> <Delay = 1.75>
ST_140 : Operation 1104 [1/1] (0.00ns)   --->   "%C7_addr = getelementptr [2 x float]* %C7, i64 0, i64 %newIndex71_cast" [Group_5/sample.c:1871]   --->   Operation 1104 'getelementptr' 'C7_addr' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1105 [1/1] (1.75ns)   --->   "store float %sum1_0_7, float* %C7_addr, align 4" [Group_5/sample.c:1871]   --->   Operation 1105 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_140 : Operation 1106 [1/1] (1.54ns)   --->   "%j_14_0_7 = add i5 %j, 8" [Group_5/sample.c:1860]   --->   Operation 1106 'add' 'j_14_0_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1107 [1/1] (0.00ns)   --->   "br label %.preheader33" [Group_5/sample.c:1860]   --->   Operation 1107 'br' <Predicate = true> <Delay = 0.00>

State 141 <SV = 3> <Delay = 2.34>
ST_141 : Operation 1108 [1/1] (0.00ns)   --->   "%j_1 = phi i5 [ %j_14_1_7, %branch135 ], [ 0, %.preheader32.preheader ]" [Group_5/sample.c:1860]   --->   Operation 1108 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1109 [1/1] (1.21ns)   --->   "%exitcond1_1 = icmp eq i5 %j_1, -16" [Group_5/sample.c:1860]   --->   Operation 1109 'icmp' 'exitcond1_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1110 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1110 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1111 [1/1] (0.00ns)   --->   "br i1 %exitcond1_1, label %37, label %20" [Group_5/sample.c:1860]   --->   Operation 1111 'br' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1112 [1/1] (0.00ns)   --->   "%j_1_cast3 = zext i5 %j_1 to i64" [Group_5/sample.c:1860]   --->   Operation 1112 'zext' 'j_1_cast3' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_141 : Operation 1113 [1/1] (0.00ns)   --->   "%d_addr_2 = getelementptr [16 x float]* %d, i64 0, i64 %j_1_cast3" [Group_5/sample.c:1862]   --->   Operation 1113 'getelementptr' 'd_addr_2' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_141 : Operation 1114 [2/2] (1.75ns)   --->   "%d_load_2 = load float* %d_addr_2, align 4" [Group_5/sample.c:1862]   --->   Operation 1114 'load' 'd_load_2' <Predicate = (!exitcond1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_141 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_2)   --->   "%i_33_4 = or i64 %i, 2" [Group_5/sample.c:1855]   --->   Operation 1115 'or' 'i_33_4' <Predicate = (exitcond1_1)> <Delay = 0.00>
ST_141 : Operation 1116 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond2_2 = icmp eq i64 %i_33_4, %outrows_cast" [Group_5/sample.c:1855]   --->   Operation 1116 'icmp' 'exitcond2_2' <Predicate = (exitcond1_1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1117 [1/1] (0.00ns)   --->   "br i1 %exitcond2_2, label %74, label %.preheader31.preheader" [Group_5/sample.c:1855]   --->   Operation 1117 'br' <Predicate = (exitcond1_1)> <Delay = 0.00>
ST_141 : Operation 1118 [1/1] (1.35ns)   --->   "br label %.preheader31" [Group_5/sample.c:1860]   --->   Operation 1118 'br' <Predicate = (exitcond1_1 & !exitcond2_2)> <Delay = 1.35>

State 142 <SV = 4> <Delay = 1.75>
ST_142 : Operation 1119 [1/1] (0.00ns)   --->   "%j_1_cast1 = zext i5 %j_1 to i9" [Group_5/sample.c:1860]   --->   Operation 1119 'zext' 'j_1_cast1' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_373 = trunc i5 %j_1 to i4" [Group_5/sample.c:1860]   --->   Operation 1120 'trunc' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1121 [1/1] (0.00ns)   --->   "%j_1_cast = zext i5 %j_1 to i6" [Group_5/sample.c:1860]   --->   Operation 1121 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1122 [1/2] (1.75ns)   --->   "%d_load_2 = load float* %d_addr_2, align 4" [Group_5/sample.c:1862]   --->   Operation 1122 'load' 'd_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_142 : Operation 1123 [1/1] (1.35ns)   --->   "br label %21" [Group_5/sample.c:1865]   --->   Operation 1123 'br' <Predicate = true> <Delay = 1.35>

State 143 <SV = 5> <Delay = 1.73>
ST_143 : Operation 1124 [1/1] (0.00ns)   --->   "%sum1_1 = phi float [ %d_load_2, %20 ], [ %sum_1_1, %22 ]" [Group_5/sample.c:1862]   --->   Operation 1124 'phi' 'sum1_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1125 [1/1] (0.00ns)   --->   "%k_1 = phi i6 [ 0, %20 ], [ %k_2_1, %22 ]" [Group_5/sample.c:1865]   --->   Operation 1125 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1126 [1/1] (1.22ns)   --->   "%exitcond_1 = icmp eq i6 %k_1, -32" [Group_5/sample.c:1865]   --->   Operation 1126 'icmp' 'exitcond_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1127 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1127 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1128 [1/1] (1.60ns)   --->   "%k_2_1 = add i6 %k_1, 1" [Group_5/sample.c:1865]   --->   Operation 1128 'add' 'k_2_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1129 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %branch184, label %22" [Group_5/sample.c:1865]   --->   Operation 1129 'br' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_378 = trunc i6 %k_1 to i3" [Group_5/sample.c:1865]   --->   Operation 1130 'trunc' 'tmp_378' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_143 : Operation 1131 [1/1] (0.78ns)   --->   "%sum5_1 = xor i6 %k_1, -32" [Group_5/sample.c:1865]   --->   Operation 1131 'xor' 'sum5_1' <Predicate = (!exitcond_1)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_379 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_1, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1132 'partselect' 'tmp_379' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_143 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_380 = trunc i6 %k_1 to i5" [Group_5/sample.c:1865]   --->   Operation 1133 'trunc' 'tmp_380' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_143 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_380, i4 0)" [Group_5/sample.c:1868]   --->   Operation 1134 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_143 : Operation 1135 [1/1] (1.73ns)   --->   "%sum8_1 = add i9 %j_1_cast1, %tmp_1" [Group_5/sample.c:1860]   --->   Operation 1135 'add' 'sum8_1' <Predicate = (!exitcond_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1136 [1/1] (0.00ns)   --->   "%newIndex18 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum8_1, i32 3, i32 8)" [Group_5/sample.c:1860]   --->   Operation 1136 'partselect' 'newIndex18' <Predicate = (!exitcond_1)> <Delay = 0.00>

State 144 <SV = 6> <Delay = 2.77>
ST_144 : Operation 1137 [1/1] (0.00ns)   --->   "%newIndex76_cast = zext i3 %tmp_379 to i64" [Group_5/sample.c:1865]   --->   Operation 1137 'zext' 'newIndex76_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1138 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex76_cast" [Group_5/sample.c:1865]   --->   Operation 1138 'getelementptr' 'A_addr_33' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1139 [2/2] (1.75ns)   --->   "%A_load_33 = load float* %A_addr_33, align 4" [Group_5/sample.c:1865]   --->   Operation 1139 'load' 'A_load_33' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_144 : Operation 1140 [1/1] (0.00ns)   --->   "%A8_addr_2 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex76_cast" [Group_5/sample.c:1865]   --->   Operation 1140 'getelementptr' 'A8_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1141 [2/2] (1.75ns)   --->   "%A8_load_2 = load float* %A8_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1141 'load' 'A8_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_144 : Operation 1142 [1/1] (0.00ns)   --->   "%A9_addr_2 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex76_cast" [Group_5/sample.c:1865]   --->   Operation 1142 'getelementptr' 'A9_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1143 [2/2] (1.75ns)   --->   "%A9_load_2 = load float* %A9_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1143 'load' 'A9_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_144 : Operation 1144 [1/1] (0.00ns)   --->   "%A10_addr_2 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex76_cast" [Group_5/sample.c:1865]   --->   Operation 1144 'getelementptr' 'A10_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1145 [2/2] (1.75ns)   --->   "%A10_load_2 = load float* %A10_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1145 'load' 'A10_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_144 : Operation 1146 [1/1] (0.00ns)   --->   "%A11_addr_2 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex76_cast" [Group_5/sample.c:1865]   --->   Operation 1146 'getelementptr' 'A11_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1147 [2/2] (1.75ns)   --->   "%A11_load_2 = load float* %A11_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1147 'load' 'A11_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_144 : Operation 1148 [1/1] (0.00ns)   --->   "%A12_addr_2 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex76_cast" [Group_5/sample.c:1865]   --->   Operation 1148 'getelementptr' 'A12_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1149 [2/2] (1.75ns)   --->   "%A12_load_2 = load float* %A12_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1149 'load' 'A12_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_144 : Operation 1150 [1/1] (0.00ns)   --->   "%A13_addr_2 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex76_cast" [Group_5/sample.c:1865]   --->   Operation 1150 'getelementptr' 'A13_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1151 [2/2] (1.75ns)   --->   "%A13_load_2 = load float* %A13_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1151 'load' 'A13_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_144 : Operation 1152 [1/1] (0.00ns)   --->   "%A14_addr_2 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex76_cast" [Group_5/sample.c:1865]   --->   Operation 1152 'getelementptr' 'A14_addr_2' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1153 [2/2] (1.75ns)   --->   "%A14_load_2 = load float* %A14_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1153 'load' 'A14_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_144 : Operation 1154 [1/1] (0.00ns)   --->   "%newIndex77_cast = zext i6 %newIndex18 to i64" [Group_5/sample.c:1860]   --->   Operation 1154 'zext' 'newIndex77_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1155 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_40 = getelementptr [64 x float]* @dense_15_kernel_arra_7, i64 0, i64 %newIndex77_cast" [Group_5/sample.c:1860]   --->   Operation 1155 'getelementptr' 'dense_15_kernel_arra_40' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_144 : Operation 1156 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_41 = load float* %dense_15_kernel_arra_40, align 4" [Group_5/sample.c:1860]   --->   Operation 1156 'load' 'dense_15_kernel_arra_41' <Predicate = (!exitcond_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 145 <SV = 7> <Delay = 3.58>
ST_145 : Operation 1157 [1/1] (0.00ns)   --->   "%arrayNo33 = zext i3 %tmp_378 to i64" [Group_5/sample.c:1865]   --->   Operation 1157 'zext' 'arrayNo33' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_145 : Operation 1158 [1/2] (1.75ns)   --->   "%A_load_33 = load float* %A_addr_33, align 4" [Group_5/sample.c:1865]   --->   Operation 1158 'load' 'A_load_33' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_145 : Operation 1159 [1/2] (1.75ns)   --->   "%A8_load_2 = load float* %A8_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1159 'load' 'A8_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_145 : Operation 1160 [1/2] (1.75ns)   --->   "%A9_load_2 = load float* %A9_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1160 'load' 'A9_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_145 : Operation 1161 [1/2] (1.75ns)   --->   "%A10_load_2 = load float* %A10_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1161 'load' 'A10_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_145 : Operation 1162 [1/2] (1.75ns)   --->   "%A11_load_2 = load float* %A11_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1162 'load' 'A11_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_145 : Operation 1163 [1/2] (1.75ns)   --->   "%A12_load_2 = load float* %A12_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1163 'load' 'A12_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_145 : Operation 1164 [1/2] (1.75ns)   --->   "%A13_load_2 = load float* %A13_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1164 'load' 'A13_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_145 : Operation 1165 [1/2] (1.75ns)   --->   "%A14_load_2 = load float* %A14_addr_2, align 4" [Group_5/sample.c:1865]   --->   Operation 1165 'load' 'A14_load_2' <Predicate = (!exitcond_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_145 : Operation 1166 [1/1] (1.83ns)   --->   "%tmp_279 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_33, float %A8_load_2, float %A9_load_2, float %A10_load_2, float %A11_load_2, float %A12_load_2, float %A13_load_2, float %A14_load_2, i64 %arrayNo33)" [Group_5/sample.c:1865]   --->   Operation 1166 'mux' 'tmp_279' <Predicate = (!exitcond_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1167 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_41 = load float* %dense_15_kernel_arra_40, align 4" [Group_5/sample.c:1860]   --->   Operation 1167 'load' 'dense_15_kernel_arra_41' <Predicate = (!exitcond_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 146 <SV = 8> <Delay = 3.65>
ST_146 : Operation 1168 [5/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_279, %dense_15_kernel_arra_41" [Group_5/sample.c:1869]   --->   Operation 1168 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 9> <Delay = 3.65>
ST_147 : Operation 1169 [4/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_279, %dense_15_kernel_arra_41" [Group_5/sample.c:1869]   --->   Operation 1169 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 10> <Delay = 3.65>
ST_148 : Operation 1170 [3/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_279, %dense_15_kernel_arra_41" [Group_5/sample.c:1869]   --->   Operation 1170 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 11> <Delay = 3.65>
ST_149 : Operation 1171 [2/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_279, %dense_15_kernel_arra_41" [Group_5/sample.c:1869]   --->   Operation 1171 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 12> <Delay = 3.65>
ST_150 : Operation 1172 [1/5] (3.65ns)   --->   "%tmp_36_1 = fmul float %tmp_279, %dense_15_kernel_arra_41" [Group_5/sample.c:1869]   --->   Operation 1172 'fmul' 'tmp_36_1' <Predicate = (!exitcond_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 13> <Delay = 3.29>
ST_151 : Operation 1173 [8/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1173 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 14> <Delay = 3.29>
ST_152 : Operation 1174 [7/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1174 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 15> <Delay = 3.29>
ST_153 : Operation 1175 [6/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1175 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 16> <Delay = 3.29>
ST_154 : Operation 1176 [5/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1176 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 17> <Delay = 3.29>
ST_155 : Operation 1177 [4/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1177 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 18> <Delay = 3.29>
ST_156 : Operation 1178 [3/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1178 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 19> <Delay = 3.29>
ST_157 : Operation 1179 [2/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1179 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 20> <Delay = 3.29>
ST_158 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_189 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1180 'specregionbegin' 'tmp_189' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_158 : Operation 1181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1181 'specpipeline' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_158 : Operation 1182 [1/8] (3.29ns)   --->   "%sum_1_1 = fadd float %sum1_1, %tmp_36_1" [Group_5/sample.c:1869]   --->   Operation 1182 'fadd' 'sum_1_1' <Predicate = (!exitcond_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1183 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_189)" [Group_5/sample.c:1870]   --->   Operation 1183 'specregionend' 'empty_130' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_158 : Operation 1184 [1/1] (0.00ns)   --->   "br label %21" [Group_5/sample.c:1865]   --->   Operation 1184 'br' <Predicate = (!exitcond_1)> <Delay = 0.00>

State 159 <SV = 6> <Delay = 3.36>
ST_159 : Operation 1185 [1/1] (1.60ns)   --->   "%sum2_1 = add i6 %j_1_cast, 16" [Group_5/sample.c:1860]   --->   Operation 1185 'add' 'sum2_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1186 [1/1] (0.00ns)   --->   "%newIndex17 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum2_1, i32 3, i32 5)" [Group_5/sample.c:1860]   --->   Operation 1186 'partselect' 'newIndex17' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1187 [1/1] (0.00ns)   --->   "%newIndex74_cast = zext i3 %newIndex17 to i64" [Group_5/sample.c:1860]   --->   Operation 1187 'zext' 'newIndex74_cast' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1188 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr [2 x float]* %C, i64 0, i64 %newIndex74_cast" [Group_5/sample.c:1871]   --->   Operation 1188 'getelementptr' 'C_addr_4' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1189 [1/1] (1.75ns)   --->   "store float %sum1_1, float* %C_addr_4, align 4" [Group_5/sample.c:1871]   --->   Operation 1189 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_159 : Operation 1190 [1/1] (0.00ns)   --->   "%j_14_1_s = or i4 %tmp_373, 1" [Group_5/sample.c:1860]   --->   Operation 1190 'or' 'j_14_1_s' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1191 [1/1] (0.00ns)   --->   "%j_14_1_cast = zext i4 %j_14_1_s to i64" [Group_5/sample.c:1860]   --->   Operation 1191 'zext' 'j_14_1_cast' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1192 [1/1] (0.00ns)   --->   "%d_addr_4 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_1_cast" [Group_5/sample.c:1862]   --->   Operation 1192 'getelementptr' 'd_addr_4' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1193 [2/2] (1.75ns)   --->   "%d_load_4 = load float* %d_addr_4, align 4" [Group_5/sample.c:1862]   --->   Operation 1193 'load' 'd_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 160 <SV = 7> <Delay = 1.75>
ST_160 : Operation 1194 [1/2] (1.75ns)   --->   "%d_load_4 = load float* %d_addr_4, align 4" [Group_5/sample.c:1862]   --->   Operation 1194 'load' 'd_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_160 : Operation 1195 [1/1] (1.35ns)   --->   "br label %23" [Group_5/sample.c:1865]   --->   Operation 1195 'br' <Predicate = true> <Delay = 1.35>

State 161 <SV = 8> <Delay = 2.77>
ST_161 : Operation 1196 [1/1] (0.00ns)   --->   "%sum1_1_1 = phi float [ %d_load_4, %branch184 ], [ %sum_1_1_1, %24 ]" [Group_5/sample.c:1862]   --->   Operation 1196 'phi' 'sum1_1_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1197 [1/1] (0.00ns)   --->   "%k_1_1 = phi i6 [ 0, %branch184 ], [ %k_2_1_1, %24 ]" [Group_5/sample.c:1865]   --->   Operation 1197 'phi' 'k_1_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1198 [1/1] (1.22ns)   --->   "%exitcond_1_1 = icmp eq i6 %k_1_1, -32" [Group_5/sample.c:1865]   --->   Operation 1198 'icmp' 'exitcond_1_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1199 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1199 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1200 [1/1] (1.60ns)   --->   "%k_2_1_1 = add i6 %k_1_1, 1" [Group_5/sample.c:1865]   --->   Operation 1200 'add' 'k_2_1_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1201 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_1, label %branch177, label %24" [Group_5/sample.c:1865]   --->   Operation 1201 'br' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_385 = trunc i6 %k_1_1 to i3" [Group_5/sample.c:1865]   --->   Operation 1202 'trunc' 'tmp_385' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1203 [1/1] (0.78ns)   --->   "%sum5_1_1 = xor i6 %k_1_1, -32" [Group_5/sample.c:1865]   --->   Operation 1203 'xor' 'sum5_1_1' <Predicate = (!exitcond_1_1)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_386 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_1_1, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1204 'partselect' 'tmp_386' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1205 [1/1] (0.00ns)   --->   "%newIndex82_cast = zext i3 %tmp_386 to i64" [Group_5/sample.c:1865]   --->   Operation 1205 'zext' 'newIndex82_cast' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1206 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex82_cast" [Group_5/sample.c:1865]   --->   Operation 1206 'getelementptr' 'A_addr_35' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1207 [2/2] (1.75ns)   --->   "%A_load_35 = load float* %A_addr_35, align 4" [Group_5/sample.c:1865]   --->   Operation 1207 'load' 'A_load_35' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_161 : Operation 1208 [1/1] (0.00ns)   --->   "%A8_addr_4 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex82_cast" [Group_5/sample.c:1865]   --->   Operation 1208 'getelementptr' 'A8_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1209 [2/2] (1.75ns)   --->   "%A8_load_4 = load float* %A8_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1209 'load' 'A8_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_161 : Operation 1210 [1/1] (0.00ns)   --->   "%A9_addr_4 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex82_cast" [Group_5/sample.c:1865]   --->   Operation 1210 'getelementptr' 'A9_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1211 [2/2] (1.75ns)   --->   "%A9_load_4 = load float* %A9_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1211 'load' 'A9_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_161 : Operation 1212 [1/1] (0.00ns)   --->   "%A10_addr_4 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex82_cast" [Group_5/sample.c:1865]   --->   Operation 1212 'getelementptr' 'A10_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1213 [2/2] (1.75ns)   --->   "%A10_load_4 = load float* %A10_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1213 'load' 'A10_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_161 : Operation 1214 [1/1] (0.00ns)   --->   "%A11_addr_4 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex82_cast" [Group_5/sample.c:1865]   --->   Operation 1214 'getelementptr' 'A11_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1215 [2/2] (1.75ns)   --->   "%A11_load_4 = load float* %A11_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1215 'load' 'A11_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_161 : Operation 1216 [1/1] (0.00ns)   --->   "%A12_addr_4 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex82_cast" [Group_5/sample.c:1865]   --->   Operation 1216 'getelementptr' 'A12_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1217 [2/2] (1.75ns)   --->   "%A12_load_4 = load float* %A12_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1217 'load' 'A12_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_161 : Operation 1218 [1/1] (0.00ns)   --->   "%A13_addr_4 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex82_cast" [Group_5/sample.c:1865]   --->   Operation 1218 'getelementptr' 'A13_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1219 [2/2] (1.75ns)   --->   "%A13_load_4 = load float* %A13_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1219 'load' 'A13_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_161 : Operation 1220 [1/1] (0.00ns)   --->   "%A14_addr_4 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex82_cast" [Group_5/sample.c:1865]   --->   Operation 1220 'getelementptr' 'A14_addr_4' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1221 [2/2] (1.75ns)   --->   "%A14_load_4 = load float* %A14_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1221 'load' 'A14_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_161 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_387 = trunc i6 %k_1_1 to i5" [Group_5/sample.c:1865]   --->   Operation 1222 'trunc' 'tmp_387' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_1, i32 3)" [Group_5/sample.c:1860]   --->   Operation 1223 'bitselect' 'tmp_388' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1224 [1/1] (0.00ns)   --->   "%newIndex21 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_387, i1 %tmp_388)" [Group_5/sample.c:1865]   --->   Operation 1224 'bitconcatenate' 'newIndex21' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1225 [1/1] (0.00ns)   --->   "%newIndex83_cast = zext i6 %newIndex21 to i64" [Group_5/sample.c:1865]   --->   Operation 1225 'zext' 'newIndex83_cast' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1226 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_42 = getelementptr [64 x float]* @dense_15_kernel_arra_6, i64 0, i64 %newIndex83_cast" [Group_5/sample.c:1865]   --->   Operation 1226 'getelementptr' 'dense_15_kernel_arra_42' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_161 : Operation 1227 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_43 = load float* %dense_15_kernel_arra_42, align 4" [Group_5/sample.c:1865]   --->   Operation 1227 'load' 'dense_15_kernel_arra_43' <Predicate = (!exitcond_1_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 162 <SV = 9> <Delay = 3.58>
ST_162 : Operation 1228 [1/1] (0.00ns)   --->   "%arrayNo35 = zext i3 %tmp_385 to i64" [Group_5/sample.c:1865]   --->   Operation 1228 'zext' 'arrayNo35' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_162 : Operation 1229 [1/2] (1.75ns)   --->   "%A_load_35 = load float* %A_addr_35, align 4" [Group_5/sample.c:1865]   --->   Operation 1229 'load' 'A_load_35' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_162 : Operation 1230 [1/2] (1.75ns)   --->   "%A8_load_4 = load float* %A8_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1230 'load' 'A8_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_162 : Operation 1231 [1/2] (1.75ns)   --->   "%A9_load_4 = load float* %A9_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1231 'load' 'A9_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_162 : Operation 1232 [1/2] (1.75ns)   --->   "%A10_load_4 = load float* %A10_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1232 'load' 'A10_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_162 : Operation 1233 [1/2] (1.75ns)   --->   "%A11_load_4 = load float* %A11_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1233 'load' 'A11_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_162 : Operation 1234 [1/2] (1.75ns)   --->   "%A12_load_4 = load float* %A12_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1234 'load' 'A12_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_162 : Operation 1235 [1/2] (1.75ns)   --->   "%A13_load_4 = load float* %A13_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1235 'load' 'A13_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_162 : Operation 1236 [1/2] (1.75ns)   --->   "%A14_load_4 = load float* %A14_addr_4, align 4" [Group_5/sample.c:1865]   --->   Operation 1236 'load' 'A14_load_4' <Predicate = (!exitcond_1_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_162 : Operation 1237 [1/1] (1.83ns)   --->   "%tmp_281 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_35, float %A8_load_4, float %A9_load_4, float %A10_load_4, float %A11_load_4, float %A12_load_4, float %A13_load_4, float %A14_load_4, i64 %arrayNo35)" [Group_5/sample.c:1865]   --->   Operation 1237 'mux' 'tmp_281' <Predicate = (!exitcond_1_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1238 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_43 = load float* %dense_15_kernel_arra_42, align 4" [Group_5/sample.c:1865]   --->   Operation 1238 'load' 'dense_15_kernel_arra_43' <Predicate = (!exitcond_1_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 163 <SV = 10> <Delay = 3.65>
ST_163 : Operation 1239 [5/5] (3.65ns)   --->   "%tmp_36_1_1 = fmul float %tmp_281, %dense_15_kernel_arra_43" [Group_5/sample.c:1869]   --->   Operation 1239 'fmul' 'tmp_36_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 11> <Delay = 3.65>
ST_164 : Operation 1240 [4/5] (3.65ns)   --->   "%tmp_36_1_1 = fmul float %tmp_281, %dense_15_kernel_arra_43" [Group_5/sample.c:1869]   --->   Operation 1240 'fmul' 'tmp_36_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 12> <Delay = 3.65>
ST_165 : Operation 1241 [3/5] (3.65ns)   --->   "%tmp_36_1_1 = fmul float %tmp_281, %dense_15_kernel_arra_43" [Group_5/sample.c:1869]   --->   Operation 1241 'fmul' 'tmp_36_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 13> <Delay = 3.65>
ST_166 : Operation 1242 [2/5] (3.65ns)   --->   "%tmp_36_1_1 = fmul float %tmp_281, %dense_15_kernel_arra_43" [Group_5/sample.c:1869]   --->   Operation 1242 'fmul' 'tmp_36_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 14> <Delay = 3.65>
ST_167 : Operation 1243 [1/5] (3.65ns)   --->   "%tmp_36_1_1 = fmul float %tmp_281, %dense_15_kernel_arra_43" [Group_5/sample.c:1869]   --->   Operation 1243 'fmul' 'tmp_36_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 15> <Delay = 3.29>
ST_168 : Operation 1244 [8/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1244 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 16> <Delay = 3.29>
ST_169 : Operation 1245 [7/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1245 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 17> <Delay = 3.29>
ST_170 : Operation 1246 [6/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1246 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 18> <Delay = 3.29>
ST_171 : Operation 1247 [5/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1247 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 19> <Delay = 3.29>
ST_172 : Operation 1248 [4/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1248 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 20> <Delay = 3.29>
ST_173 : Operation 1249 [3/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1249 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 21> <Delay = 3.29>
ST_174 : Operation 1250 [2/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1250 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 22> <Delay = 3.29>
ST_175 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_193 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1251 'specregionbegin' 'tmp_193' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_175 : Operation 1252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1252 'specpipeline' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_175 : Operation 1253 [1/8] (3.29ns)   --->   "%sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1" [Group_5/sample.c:1869]   --->   Operation 1253 'fadd' 'sum_1_1_1' <Predicate = (!exitcond_1_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1254 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_193)" [Group_5/sample.c:1870]   --->   Operation 1254 'specregionend' 'empty_132' <Predicate = (!exitcond_1_1)> <Delay = 0.00>
ST_175 : Operation 1255 [1/1] (0.00ns)   --->   "br label %23" [Group_5/sample.c:1865]   --->   Operation 1255 'br' <Predicate = (!exitcond_1_1)> <Delay = 0.00>

State 176 <SV = 9> <Delay = 1.75>
ST_176 : Operation 1256 [1/1] (0.00ns)   --->   "%j_14_1_8 = or i4 %tmp_373, 2" [Group_5/sample.c:1860]   --->   Operation 1256 'or' 'j_14_1_8' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1257 [1/1] (0.00ns)   --->   "%j_14_1_8_cast = zext i4 %j_14_1_8 to i64" [Group_5/sample.c:1860]   --->   Operation 1257 'zext' 'j_14_1_8_cast' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1258 [1/1] (0.00ns)   --->   "%d_addr_7 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_1_8_cast" [Group_5/sample.c:1862]   --->   Operation 1258 'getelementptr' 'd_addr_7' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1259 [2/2] (1.75ns)   --->   "%d_load_7 = load float* %d_addr_7, align 4" [Group_5/sample.c:1862]   --->   Operation 1259 'load' 'd_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 177 <SV = 10> <Delay = 1.75>
ST_177 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_1, i32 3)" [Group_5/sample.c:1860]   --->   Operation 1260 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1261 [1/1] (0.00ns)   --->   "%newIndex20 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 1, i1 %tmp_384)" [Group_5/sample.c:1860]   --->   Operation 1261 'bitconcatenate' 'newIndex20' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1262 [1/1] (0.00ns)   --->   "%newIndex81_cast = zext i6 %newIndex20 to i64" [Group_5/sample.c:1860]   --->   Operation 1262 'zext' 'newIndex81_cast' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1263 [1/1] (0.00ns)   --->   "%C1_addr_1 = getelementptr [2 x float]* %C1, i64 0, i64 %newIndex81_cast" [Group_5/sample.c:1871]   --->   Operation 1263 'getelementptr' 'C1_addr_1' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1264 [1/1] (1.75ns)   --->   "store float %sum1_1_1, float* %C1_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1264 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_177 : Operation 1265 [1/2] (1.75ns)   --->   "%d_load_7 = load float* %d_addr_7, align 4" [Group_5/sample.c:1862]   --->   Operation 1265 'load' 'd_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_177 : Operation 1266 [1/1] (1.35ns)   --->   "br label %25" [Group_5/sample.c:1865]   --->   Operation 1266 'br' <Predicate = true> <Delay = 1.35>

State 178 <SV = 11> <Delay = 2.77>
ST_178 : Operation 1267 [1/1] (0.00ns)   --->   "%sum1_1_2 = phi float [ %d_load_7, %branch177 ], [ %sum_1_1_2, %26 ]" [Group_5/sample.c:1862]   --->   Operation 1267 'phi' 'sum1_1_2' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1268 [1/1] (0.00ns)   --->   "%k_1_2 = phi i6 [ 0, %branch177 ], [ %k_2_1_2, %26 ]" [Group_5/sample.c:1865]   --->   Operation 1268 'phi' 'k_1_2' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1269 [1/1] (1.22ns)   --->   "%exitcond_1_2 = icmp eq i6 %k_1_2, -32" [Group_5/sample.c:1865]   --->   Operation 1269 'icmp' 'exitcond_1_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1270 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1270 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1271 [1/1] (1.60ns)   --->   "%k_2_1_2 = add i6 %k_1_2, 1" [Group_5/sample.c:1865]   --->   Operation 1271 'add' 'k_2_1_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1272 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_2, label %branch170, label %26" [Group_5/sample.c:1865]   --->   Operation 1272 'br' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_394 = trunc i6 %k_1_2 to i3" [Group_5/sample.c:1865]   --->   Operation 1273 'trunc' 'tmp_394' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1274 [1/1] (0.78ns)   --->   "%sum5_1_2 = xor i6 %k_1_2, -32" [Group_5/sample.c:1865]   --->   Operation 1274 'xor' 'sum5_1_2' <Predicate = (!exitcond_1_2)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_395 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_1_2, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1275 'partselect' 'tmp_395' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1276 [1/1] (0.00ns)   --->   "%newIndex92_cast = zext i3 %tmp_395 to i64" [Group_5/sample.c:1865]   --->   Operation 1276 'zext' 'newIndex92_cast' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1277 [1/1] (0.00ns)   --->   "%A_addr_38 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex92_cast" [Group_5/sample.c:1865]   --->   Operation 1277 'getelementptr' 'A_addr_38' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1278 [2/2] (1.75ns)   --->   "%A_load_38 = load float* %A_addr_38, align 4" [Group_5/sample.c:1865]   --->   Operation 1278 'load' 'A_load_38' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_178 : Operation 1279 [1/1] (0.00ns)   --->   "%A8_addr_7 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex92_cast" [Group_5/sample.c:1865]   --->   Operation 1279 'getelementptr' 'A8_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1280 [2/2] (1.75ns)   --->   "%A8_load_7 = load float* %A8_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1280 'load' 'A8_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_178 : Operation 1281 [1/1] (0.00ns)   --->   "%A9_addr_7 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex92_cast" [Group_5/sample.c:1865]   --->   Operation 1281 'getelementptr' 'A9_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1282 [2/2] (1.75ns)   --->   "%A9_load_7 = load float* %A9_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1282 'load' 'A9_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_178 : Operation 1283 [1/1] (0.00ns)   --->   "%A10_addr_7 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex92_cast" [Group_5/sample.c:1865]   --->   Operation 1283 'getelementptr' 'A10_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1284 [2/2] (1.75ns)   --->   "%A10_load_7 = load float* %A10_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1284 'load' 'A10_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_178 : Operation 1285 [1/1] (0.00ns)   --->   "%A11_addr_7 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex92_cast" [Group_5/sample.c:1865]   --->   Operation 1285 'getelementptr' 'A11_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1286 [2/2] (1.75ns)   --->   "%A11_load_7 = load float* %A11_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1286 'load' 'A11_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_178 : Operation 1287 [1/1] (0.00ns)   --->   "%A12_addr_7 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex92_cast" [Group_5/sample.c:1865]   --->   Operation 1287 'getelementptr' 'A12_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1288 [2/2] (1.75ns)   --->   "%A12_load_7 = load float* %A12_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1288 'load' 'A12_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_178 : Operation 1289 [1/1] (0.00ns)   --->   "%A13_addr_7 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex92_cast" [Group_5/sample.c:1865]   --->   Operation 1289 'getelementptr' 'A13_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1290 [2/2] (1.75ns)   --->   "%A13_load_7 = load float* %A13_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1290 'load' 'A13_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_178 : Operation 1291 [1/1] (0.00ns)   --->   "%A14_addr_7 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex92_cast" [Group_5/sample.c:1865]   --->   Operation 1291 'getelementptr' 'A14_addr_7' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1292 [2/2] (1.75ns)   --->   "%A14_load_7 = load float* %A14_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1292 'load' 'A14_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_178 : Operation 1293 [1/1] (0.00ns)   --->   "%tmp_396 = trunc i6 %k_1_2 to i5" [Group_5/sample.c:1865]   --->   Operation 1293 'trunc' 'tmp_396' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1294 [1/1] (0.00ns)   --->   "%newIndex26 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_396, i1 %tmp_384)" [Group_5/sample.c:1865]   --->   Operation 1294 'bitconcatenate' 'newIndex26' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1295 [1/1] (0.00ns)   --->   "%newIndex93_cast = zext i6 %newIndex26 to i64" [Group_5/sample.c:1865]   --->   Operation 1295 'zext' 'newIndex93_cast' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1296 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_44 = getelementptr [64 x float]* @dense_15_kernel_arra_5, i64 0, i64 %newIndex93_cast" [Group_5/sample.c:1865]   --->   Operation 1296 'getelementptr' 'dense_15_kernel_arra_44' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_178 : Operation 1297 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_45 = load float* %dense_15_kernel_arra_44, align 4" [Group_5/sample.c:1865]   --->   Operation 1297 'load' 'dense_15_kernel_arra_45' <Predicate = (!exitcond_1_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 179 <SV = 12> <Delay = 3.58>
ST_179 : Operation 1298 [1/1] (0.00ns)   --->   "%arrayNo38 = zext i3 %tmp_394 to i64" [Group_5/sample.c:1865]   --->   Operation 1298 'zext' 'arrayNo38' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_179 : Operation 1299 [1/2] (1.75ns)   --->   "%A_load_38 = load float* %A_addr_38, align 4" [Group_5/sample.c:1865]   --->   Operation 1299 'load' 'A_load_38' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_179 : Operation 1300 [1/2] (1.75ns)   --->   "%A8_load_7 = load float* %A8_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1300 'load' 'A8_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_179 : Operation 1301 [1/2] (1.75ns)   --->   "%A9_load_7 = load float* %A9_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1301 'load' 'A9_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_179 : Operation 1302 [1/2] (1.75ns)   --->   "%A10_load_7 = load float* %A10_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1302 'load' 'A10_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_179 : Operation 1303 [1/2] (1.75ns)   --->   "%A11_load_7 = load float* %A11_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1303 'load' 'A11_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_179 : Operation 1304 [1/2] (1.75ns)   --->   "%A12_load_7 = load float* %A12_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1304 'load' 'A12_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_179 : Operation 1305 [1/2] (1.75ns)   --->   "%A13_load_7 = load float* %A13_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1305 'load' 'A13_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_179 : Operation 1306 [1/2] (1.75ns)   --->   "%A14_load_7 = load float* %A14_addr_7, align 4" [Group_5/sample.c:1865]   --->   Operation 1306 'load' 'A14_load_7' <Predicate = (!exitcond_1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_179 : Operation 1307 [1/1] (1.83ns)   --->   "%tmp_284 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_38, float %A8_load_7, float %A9_load_7, float %A10_load_7, float %A11_load_7, float %A12_load_7, float %A13_load_7, float %A14_load_7, i64 %arrayNo38)" [Group_5/sample.c:1865]   --->   Operation 1307 'mux' 'tmp_284' <Predicate = (!exitcond_1_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1308 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_45 = load float* %dense_15_kernel_arra_44, align 4" [Group_5/sample.c:1865]   --->   Operation 1308 'load' 'dense_15_kernel_arra_45' <Predicate = (!exitcond_1_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 180 <SV = 13> <Delay = 3.65>
ST_180 : Operation 1309 [5/5] (3.65ns)   --->   "%tmp_36_1_2 = fmul float %tmp_284, %dense_15_kernel_arra_45" [Group_5/sample.c:1869]   --->   Operation 1309 'fmul' 'tmp_36_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 14> <Delay = 3.65>
ST_181 : Operation 1310 [4/5] (3.65ns)   --->   "%tmp_36_1_2 = fmul float %tmp_284, %dense_15_kernel_arra_45" [Group_5/sample.c:1869]   --->   Operation 1310 'fmul' 'tmp_36_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 15> <Delay = 3.65>
ST_182 : Operation 1311 [3/5] (3.65ns)   --->   "%tmp_36_1_2 = fmul float %tmp_284, %dense_15_kernel_arra_45" [Group_5/sample.c:1869]   --->   Operation 1311 'fmul' 'tmp_36_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 16> <Delay = 3.65>
ST_183 : Operation 1312 [2/5] (3.65ns)   --->   "%tmp_36_1_2 = fmul float %tmp_284, %dense_15_kernel_arra_45" [Group_5/sample.c:1869]   --->   Operation 1312 'fmul' 'tmp_36_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 17> <Delay = 3.65>
ST_184 : Operation 1313 [1/5] (3.65ns)   --->   "%tmp_36_1_2 = fmul float %tmp_284, %dense_15_kernel_arra_45" [Group_5/sample.c:1869]   --->   Operation 1313 'fmul' 'tmp_36_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 18> <Delay = 3.29>
ST_185 : Operation 1314 [8/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1314 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 19> <Delay = 3.29>
ST_186 : Operation 1315 [7/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1315 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 20> <Delay = 3.29>
ST_187 : Operation 1316 [6/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1316 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 21> <Delay = 3.29>
ST_188 : Operation 1317 [5/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1317 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 22> <Delay = 3.29>
ST_189 : Operation 1318 [4/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1318 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 23> <Delay = 3.29>
ST_190 : Operation 1319 [3/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1319 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 24> <Delay = 3.29>
ST_191 : Operation 1320 [2/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1320 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 25> <Delay = 3.29>
ST_192 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_199 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1321 'specregionbegin' 'tmp_199' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_192 : Operation 1322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1322 'specpipeline' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_192 : Operation 1323 [1/8] (3.29ns)   --->   "%sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2" [Group_5/sample.c:1869]   --->   Operation 1323 'fadd' 'sum_1_1_2' <Predicate = (!exitcond_1_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1324 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_199)" [Group_5/sample.c:1870]   --->   Operation 1324 'specregionend' 'empty_134' <Predicate = (!exitcond_1_2)> <Delay = 0.00>
ST_192 : Operation 1325 [1/1] (0.00ns)   --->   "br label %25" [Group_5/sample.c:1865]   --->   Operation 1325 'br' <Predicate = (!exitcond_1_2)> <Delay = 0.00>

State 193 <SV = 12> <Delay = 1.75>
ST_193 : Operation 1326 [1/1] (0.00ns)   --->   "%j_14_1_9 = or i4 %tmp_373, 3" [Group_5/sample.c:1860]   --->   Operation 1326 'or' 'j_14_1_9' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1327 [1/1] (0.00ns)   --->   "%j_14_1_9_cast = zext i4 %j_14_1_9 to i64" [Group_5/sample.c:1860]   --->   Operation 1327 'zext' 'j_14_1_9_cast' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1328 [1/1] (0.00ns)   --->   "%d_addr_11 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_1_9_cast" [Group_5/sample.c:1862]   --->   Operation 1328 'getelementptr' 'd_addr_11' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1329 [2/2] (1.75ns)   --->   "%d_load_11 = load float* %d_addr_11, align 4" [Group_5/sample.c:1862]   --->   Operation 1329 'load' 'd_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 194 <SV = 13> <Delay = 1.75>
ST_194 : Operation 1330 [1/1] (0.00ns)   --->   "%C2_addr_1 = getelementptr [2 x float]* %C2, i64 0, i64 %newIndex81_cast" [Group_5/sample.c:1871]   --->   Operation 1330 'getelementptr' 'C2_addr_1' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1331 [1/1] (1.75ns)   --->   "store float %sum1_1_2, float* %C2_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1331 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_194 : Operation 1332 [1/2] (1.75ns)   --->   "%d_load_11 = load float* %d_addr_11, align 4" [Group_5/sample.c:1862]   --->   Operation 1332 'load' 'd_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_194 : Operation 1333 [1/1] (1.35ns)   --->   "br label %27" [Group_5/sample.c:1865]   --->   Operation 1333 'br' <Predicate = true> <Delay = 1.35>

State 195 <SV = 14> <Delay = 2.77>
ST_195 : Operation 1334 [1/1] (0.00ns)   --->   "%sum1_1_3 = phi float [ %d_load_11, %branch170 ], [ %sum_1_1_3, %28 ]" [Group_5/sample.c:1862]   --->   Operation 1334 'phi' 'sum1_1_3' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1335 [1/1] (0.00ns)   --->   "%k_1_3 = phi i6 [ 0, %branch170 ], [ %k_2_1_3, %28 ]" [Group_5/sample.c:1865]   --->   Operation 1335 'phi' 'k_1_3' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1336 [1/1] (1.22ns)   --->   "%exitcond_1_3 = icmp eq i6 %k_1_3, -32" [Group_5/sample.c:1865]   --->   Operation 1336 'icmp' 'exitcond_1_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1337 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1337 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1338 [1/1] (1.60ns)   --->   "%k_2_1_3 = add i6 %k_1_3, 1" [Group_5/sample.c:1865]   --->   Operation 1338 'add' 'k_2_1_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1339 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_3, label %branch163, label %28" [Group_5/sample.c:1865]   --->   Operation 1339 'br' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_407 = trunc i6 %k_1_3 to i3" [Group_5/sample.c:1865]   --->   Operation 1340 'trunc' 'tmp_407' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1341 [1/1] (0.78ns)   --->   "%sum5_1_3 = xor i6 %k_1_3, -32" [Group_5/sample.c:1865]   --->   Operation 1341 'xor' 'sum5_1_3' <Predicate = (!exitcond_1_3)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_408 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_1_3, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1342 'partselect' 'tmp_408' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1343 [1/1] (0.00ns)   --->   "%newIndex104_cast = zext i3 %tmp_408 to i64" [Group_5/sample.c:1865]   --->   Operation 1343 'zext' 'newIndex104_cast' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1344 [1/1] (0.00ns)   --->   "%A_addr_42 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex104_cast" [Group_5/sample.c:1865]   --->   Operation 1344 'getelementptr' 'A_addr_42' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1345 [2/2] (1.75ns)   --->   "%A_load_42 = load float* %A_addr_42, align 4" [Group_5/sample.c:1865]   --->   Operation 1345 'load' 'A_load_42' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_195 : Operation 1346 [1/1] (0.00ns)   --->   "%A8_addr_11 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex104_cast" [Group_5/sample.c:1865]   --->   Operation 1346 'getelementptr' 'A8_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1347 [2/2] (1.75ns)   --->   "%A8_load_11 = load float* %A8_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1347 'load' 'A8_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_195 : Operation 1348 [1/1] (0.00ns)   --->   "%A9_addr_11 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex104_cast" [Group_5/sample.c:1865]   --->   Operation 1348 'getelementptr' 'A9_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1349 [2/2] (1.75ns)   --->   "%A9_load_11 = load float* %A9_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1349 'load' 'A9_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_195 : Operation 1350 [1/1] (0.00ns)   --->   "%A10_addr_11 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex104_cast" [Group_5/sample.c:1865]   --->   Operation 1350 'getelementptr' 'A10_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1351 [2/2] (1.75ns)   --->   "%A10_load_11 = load float* %A10_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1351 'load' 'A10_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_195 : Operation 1352 [1/1] (0.00ns)   --->   "%A11_addr_11 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex104_cast" [Group_5/sample.c:1865]   --->   Operation 1352 'getelementptr' 'A11_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1353 [2/2] (1.75ns)   --->   "%A11_load_11 = load float* %A11_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1353 'load' 'A11_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_195 : Operation 1354 [1/1] (0.00ns)   --->   "%A12_addr_11 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex104_cast" [Group_5/sample.c:1865]   --->   Operation 1354 'getelementptr' 'A12_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1355 [2/2] (1.75ns)   --->   "%A12_load_11 = load float* %A12_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1355 'load' 'A12_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_195 : Operation 1356 [1/1] (0.00ns)   --->   "%A13_addr_11 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex104_cast" [Group_5/sample.c:1865]   --->   Operation 1356 'getelementptr' 'A13_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1357 [2/2] (1.75ns)   --->   "%A13_load_11 = load float* %A13_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1357 'load' 'A13_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_195 : Operation 1358 [1/1] (0.00ns)   --->   "%A14_addr_11 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex104_cast" [Group_5/sample.c:1865]   --->   Operation 1358 'getelementptr' 'A14_addr_11' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1359 [2/2] (1.75ns)   --->   "%A14_load_11 = load float* %A14_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1359 'load' 'A14_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_195 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_409 = trunc i6 %k_1_3 to i5" [Group_5/sample.c:1865]   --->   Operation 1360 'trunc' 'tmp_409' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1361 [1/1] (0.00ns)   --->   "%newIndex34 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_409, i1 %tmp_384)" [Group_5/sample.c:1865]   --->   Operation 1361 'bitconcatenate' 'newIndex34' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1362 [1/1] (0.00ns)   --->   "%newIndex105_cast = zext i6 %newIndex34 to i64" [Group_5/sample.c:1865]   --->   Operation 1362 'zext' 'newIndex105_cast' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1363 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_46 = getelementptr [64 x float]* @dense_15_kernel_arra_4, i64 0, i64 %newIndex105_cast" [Group_5/sample.c:1865]   --->   Operation 1363 'getelementptr' 'dense_15_kernel_arra_46' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_195 : Operation 1364 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_47 = load float* %dense_15_kernel_arra_46, align 4" [Group_5/sample.c:1865]   --->   Operation 1364 'load' 'dense_15_kernel_arra_47' <Predicate = (!exitcond_1_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 196 <SV = 15> <Delay = 3.58>
ST_196 : Operation 1365 [1/1] (0.00ns)   --->   "%arrayNo42 = zext i3 %tmp_407 to i64" [Group_5/sample.c:1865]   --->   Operation 1365 'zext' 'arrayNo42' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_196 : Operation 1366 [1/2] (1.75ns)   --->   "%A_load_42 = load float* %A_addr_42, align 4" [Group_5/sample.c:1865]   --->   Operation 1366 'load' 'A_load_42' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_196 : Operation 1367 [1/2] (1.75ns)   --->   "%A8_load_11 = load float* %A8_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1367 'load' 'A8_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_196 : Operation 1368 [1/2] (1.75ns)   --->   "%A9_load_11 = load float* %A9_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1368 'load' 'A9_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_196 : Operation 1369 [1/2] (1.75ns)   --->   "%A10_load_11 = load float* %A10_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1369 'load' 'A10_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_196 : Operation 1370 [1/2] (1.75ns)   --->   "%A11_load_11 = load float* %A11_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1370 'load' 'A11_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_196 : Operation 1371 [1/2] (1.75ns)   --->   "%A12_load_11 = load float* %A12_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1371 'load' 'A12_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_196 : Operation 1372 [1/2] (1.75ns)   --->   "%A13_load_11 = load float* %A13_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1372 'load' 'A13_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_196 : Operation 1373 [1/2] (1.75ns)   --->   "%A14_load_11 = load float* %A14_addr_11, align 4" [Group_5/sample.c:1865]   --->   Operation 1373 'load' 'A14_load_11' <Predicate = (!exitcond_1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_196 : Operation 1374 [1/1] (1.83ns)   --->   "%tmp_288 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_42, float %A8_load_11, float %A9_load_11, float %A10_load_11, float %A11_load_11, float %A12_load_11, float %A13_load_11, float %A14_load_11, i64 %arrayNo42)" [Group_5/sample.c:1865]   --->   Operation 1374 'mux' 'tmp_288' <Predicate = (!exitcond_1_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1375 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_47 = load float* %dense_15_kernel_arra_46, align 4" [Group_5/sample.c:1865]   --->   Operation 1375 'load' 'dense_15_kernel_arra_47' <Predicate = (!exitcond_1_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 197 <SV = 16> <Delay = 3.65>
ST_197 : Operation 1376 [5/5] (3.65ns)   --->   "%tmp_36_1_3 = fmul float %tmp_288, %dense_15_kernel_arra_47" [Group_5/sample.c:1869]   --->   Operation 1376 'fmul' 'tmp_36_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 17> <Delay = 3.65>
ST_198 : Operation 1377 [4/5] (3.65ns)   --->   "%tmp_36_1_3 = fmul float %tmp_288, %dense_15_kernel_arra_47" [Group_5/sample.c:1869]   --->   Operation 1377 'fmul' 'tmp_36_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 18> <Delay = 3.65>
ST_199 : Operation 1378 [3/5] (3.65ns)   --->   "%tmp_36_1_3 = fmul float %tmp_288, %dense_15_kernel_arra_47" [Group_5/sample.c:1869]   --->   Operation 1378 'fmul' 'tmp_36_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 19> <Delay = 3.65>
ST_200 : Operation 1379 [2/5] (3.65ns)   --->   "%tmp_36_1_3 = fmul float %tmp_288, %dense_15_kernel_arra_47" [Group_5/sample.c:1869]   --->   Operation 1379 'fmul' 'tmp_36_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 20> <Delay = 3.65>
ST_201 : Operation 1380 [1/5] (3.65ns)   --->   "%tmp_36_1_3 = fmul float %tmp_288, %dense_15_kernel_arra_47" [Group_5/sample.c:1869]   --->   Operation 1380 'fmul' 'tmp_36_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 21> <Delay = 3.29>
ST_202 : Operation 1381 [8/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1381 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 22> <Delay = 3.29>
ST_203 : Operation 1382 [7/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1382 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 23> <Delay = 3.29>
ST_204 : Operation 1383 [6/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1383 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 24> <Delay = 3.29>
ST_205 : Operation 1384 [5/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1384 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 25> <Delay = 3.29>
ST_206 : Operation 1385 [4/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1385 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 26> <Delay = 3.29>
ST_207 : Operation 1386 [3/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1386 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 27> <Delay = 3.29>
ST_208 : Operation 1387 [2/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1387 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 28> <Delay = 3.29>
ST_209 : Operation 1388 [1/1] (0.00ns)   --->   "%tmp_207 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1388 'specregionbegin' 'tmp_207' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_209 : Operation 1389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1389 'specpipeline' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_209 : Operation 1390 [1/8] (3.29ns)   --->   "%sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3" [Group_5/sample.c:1869]   --->   Operation 1390 'fadd' 'sum_1_1_3' <Predicate = (!exitcond_1_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1391 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_207)" [Group_5/sample.c:1870]   --->   Operation 1391 'specregionend' 'empty_136' <Predicate = (!exitcond_1_3)> <Delay = 0.00>
ST_209 : Operation 1392 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1865]   --->   Operation 1392 'br' <Predicate = (!exitcond_1_3)> <Delay = 0.00>

State 210 <SV = 15> <Delay = 1.75>
ST_210 : Operation 1393 [1/1] (0.00ns)   --->   "%j_14_1_1 = or i4 %tmp_373, 4" [Group_5/sample.c:1860]   --->   Operation 1393 'or' 'j_14_1_1' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1394 [1/1] (0.00ns)   --->   "%j_14_1_1_cast = zext i4 %j_14_1_1 to i64" [Group_5/sample.c:1860]   --->   Operation 1394 'zext' 'j_14_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1395 [1/1] (0.00ns)   --->   "%d_addr_15 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_1_1_cast" [Group_5/sample.c:1862]   --->   Operation 1395 'getelementptr' 'd_addr_15' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1396 [2/2] (1.75ns)   --->   "%d_load_15 = load float* %d_addr_15, align 4" [Group_5/sample.c:1862]   --->   Operation 1396 'load' 'd_load_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 211 <SV = 16> <Delay = 1.75>
ST_211 : Operation 1397 [1/1] (0.00ns)   --->   "%C3_addr_1 = getelementptr [2 x float]* %C3, i64 0, i64 %newIndex81_cast" [Group_5/sample.c:1871]   --->   Operation 1397 'getelementptr' 'C3_addr_1' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1398 [1/1] (1.75ns)   --->   "store float %sum1_1_3, float* %C3_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1398 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_211 : Operation 1399 [1/2] (1.75ns)   --->   "%d_load_15 = load float* %d_addr_15, align 4" [Group_5/sample.c:1862]   --->   Operation 1399 'load' 'd_load_15' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_211 : Operation 1400 [1/1] (1.35ns)   --->   "br label %29" [Group_5/sample.c:1865]   --->   Operation 1400 'br' <Predicate = true> <Delay = 1.35>

State 212 <SV = 17> <Delay = 2.77>
ST_212 : Operation 1401 [1/1] (0.00ns)   --->   "%sum1_1_4 = phi float [ %d_load_15, %branch163 ], [ %sum_1_1_4, %30 ]" [Group_5/sample.c:1862]   --->   Operation 1401 'phi' 'sum1_1_4' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1402 [1/1] (0.00ns)   --->   "%k_1_4 = phi i6 [ 0, %branch163 ], [ %k_2_1_4, %30 ]" [Group_5/sample.c:1865]   --->   Operation 1402 'phi' 'k_1_4' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1403 [1/1] (1.22ns)   --->   "%exitcond_1_4 = icmp eq i6 %k_1_4, -32" [Group_5/sample.c:1865]   --->   Operation 1403 'icmp' 'exitcond_1_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1404 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1404 'speclooptripcount' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1405 [1/1] (1.60ns)   --->   "%k_2_1_4 = add i6 %k_1_4, 1" [Group_5/sample.c:1865]   --->   Operation 1405 'add' 'k_2_1_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1406 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_4, label %branch156, label %30" [Group_5/sample.c:1865]   --->   Operation 1406 'br' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_419 = trunc i6 %k_1_4 to i3" [Group_5/sample.c:1865]   --->   Operation 1407 'trunc' 'tmp_419' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1408 [1/1] (0.78ns)   --->   "%sum5_1_4 = xor i6 %k_1_4, -32" [Group_5/sample.c:1865]   --->   Operation 1408 'xor' 'sum5_1_4' <Predicate = (!exitcond_1_4)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_420 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_1_4, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1409 'partselect' 'tmp_420' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1410 [1/1] (0.00ns)   --->   "%newIndex116_cast = zext i3 %tmp_420 to i64" [Group_5/sample.c:1865]   --->   Operation 1410 'zext' 'newIndex116_cast' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1411 [1/1] (0.00ns)   --->   "%A_addr_46 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex116_cast" [Group_5/sample.c:1865]   --->   Operation 1411 'getelementptr' 'A_addr_46' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1412 [2/2] (1.75ns)   --->   "%A_load_46 = load float* %A_addr_46, align 4" [Group_5/sample.c:1865]   --->   Operation 1412 'load' 'A_load_46' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_212 : Operation 1413 [1/1] (0.00ns)   --->   "%A8_addr_15 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex116_cast" [Group_5/sample.c:1865]   --->   Operation 1413 'getelementptr' 'A8_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1414 [2/2] (1.75ns)   --->   "%A8_load_15 = load float* %A8_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1414 'load' 'A8_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_212 : Operation 1415 [1/1] (0.00ns)   --->   "%A9_addr_15 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex116_cast" [Group_5/sample.c:1865]   --->   Operation 1415 'getelementptr' 'A9_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1416 [2/2] (1.75ns)   --->   "%A9_load_15 = load float* %A9_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1416 'load' 'A9_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_212 : Operation 1417 [1/1] (0.00ns)   --->   "%A10_addr_15 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex116_cast" [Group_5/sample.c:1865]   --->   Operation 1417 'getelementptr' 'A10_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1418 [2/2] (1.75ns)   --->   "%A10_load_15 = load float* %A10_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1418 'load' 'A10_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_212 : Operation 1419 [1/1] (0.00ns)   --->   "%A11_addr_15 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex116_cast" [Group_5/sample.c:1865]   --->   Operation 1419 'getelementptr' 'A11_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1420 [2/2] (1.75ns)   --->   "%A11_load_15 = load float* %A11_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1420 'load' 'A11_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_212 : Operation 1421 [1/1] (0.00ns)   --->   "%A12_addr_15 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex116_cast" [Group_5/sample.c:1865]   --->   Operation 1421 'getelementptr' 'A12_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1422 [2/2] (1.75ns)   --->   "%A12_load_15 = load float* %A12_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1422 'load' 'A12_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_212 : Operation 1423 [1/1] (0.00ns)   --->   "%A13_addr_15 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex116_cast" [Group_5/sample.c:1865]   --->   Operation 1423 'getelementptr' 'A13_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1424 [2/2] (1.75ns)   --->   "%A13_load_15 = load float* %A13_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1424 'load' 'A13_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_212 : Operation 1425 [1/1] (0.00ns)   --->   "%A14_addr_15 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex116_cast" [Group_5/sample.c:1865]   --->   Operation 1425 'getelementptr' 'A14_addr_15' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1426 [2/2] (1.75ns)   --->   "%A14_load_15 = load float* %A14_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1426 'load' 'A14_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_212 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_421 = trunc i6 %k_1_4 to i5" [Group_5/sample.c:1865]   --->   Operation 1427 'trunc' 'tmp_421' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1428 [1/1] (0.00ns)   --->   "%newIndex41 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_421, i1 %tmp_384)" [Group_5/sample.c:1865]   --->   Operation 1428 'bitconcatenate' 'newIndex41' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1429 [1/1] (0.00ns)   --->   "%newIndex117_cast = zext i6 %newIndex41 to i64" [Group_5/sample.c:1865]   --->   Operation 1429 'zext' 'newIndex117_cast' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1430 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_48 = getelementptr [64 x float]* @dense_15_kernel_arra_3, i64 0, i64 %newIndex117_cast" [Group_5/sample.c:1865]   --->   Operation 1430 'getelementptr' 'dense_15_kernel_arra_48' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_212 : Operation 1431 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_49 = load float* %dense_15_kernel_arra_48, align 4" [Group_5/sample.c:1865]   --->   Operation 1431 'load' 'dense_15_kernel_arra_49' <Predicate = (!exitcond_1_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 213 <SV = 18> <Delay = 3.58>
ST_213 : Operation 1432 [1/1] (0.00ns)   --->   "%arrayNo46 = zext i3 %tmp_419 to i64" [Group_5/sample.c:1865]   --->   Operation 1432 'zext' 'arrayNo46' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_213 : Operation 1433 [1/2] (1.75ns)   --->   "%A_load_46 = load float* %A_addr_46, align 4" [Group_5/sample.c:1865]   --->   Operation 1433 'load' 'A_load_46' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1434 [1/2] (1.75ns)   --->   "%A8_load_15 = load float* %A8_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1434 'load' 'A8_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1435 [1/2] (1.75ns)   --->   "%A9_load_15 = load float* %A9_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1435 'load' 'A9_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1436 [1/2] (1.75ns)   --->   "%A10_load_15 = load float* %A10_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1436 'load' 'A10_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1437 [1/2] (1.75ns)   --->   "%A11_load_15 = load float* %A11_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1437 'load' 'A11_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1438 [1/2] (1.75ns)   --->   "%A12_load_15 = load float* %A12_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1438 'load' 'A12_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1439 [1/2] (1.75ns)   --->   "%A13_load_15 = load float* %A13_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1439 'load' 'A13_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1440 [1/2] (1.75ns)   --->   "%A14_load_15 = load float* %A14_addr_15, align 4" [Group_5/sample.c:1865]   --->   Operation 1440 'load' 'A14_load_15' <Predicate = (!exitcond_1_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_213 : Operation 1441 [1/1] (1.83ns)   --->   "%tmp_292 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_46, float %A8_load_15, float %A9_load_15, float %A10_load_15, float %A11_load_15, float %A12_load_15, float %A13_load_15, float %A14_load_15, i64 %arrayNo46)" [Group_5/sample.c:1865]   --->   Operation 1441 'mux' 'tmp_292' <Predicate = (!exitcond_1_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1442 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_49 = load float* %dense_15_kernel_arra_48, align 4" [Group_5/sample.c:1865]   --->   Operation 1442 'load' 'dense_15_kernel_arra_49' <Predicate = (!exitcond_1_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 214 <SV = 19> <Delay = 3.65>
ST_214 : Operation 1443 [5/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_292, %dense_15_kernel_arra_49" [Group_5/sample.c:1869]   --->   Operation 1443 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 20> <Delay = 3.65>
ST_215 : Operation 1444 [4/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_292, %dense_15_kernel_arra_49" [Group_5/sample.c:1869]   --->   Operation 1444 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 21> <Delay = 3.65>
ST_216 : Operation 1445 [3/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_292, %dense_15_kernel_arra_49" [Group_5/sample.c:1869]   --->   Operation 1445 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 22> <Delay = 3.65>
ST_217 : Operation 1446 [2/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_292, %dense_15_kernel_arra_49" [Group_5/sample.c:1869]   --->   Operation 1446 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 23> <Delay = 3.65>
ST_218 : Operation 1447 [1/5] (3.65ns)   --->   "%tmp_36_1_4 = fmul float %tmp_292, %dense_15_kernel_arra_49" [Group_5/sample.c:1869]   --->   Operation 1447 'fmul' 'tmp_36_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 24> <Delay = 3.29>
ST_219 : Operation 1448 [8/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1448 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 25> <Delay = 3.29>
ST_220 : Operation 1449 [7/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1449 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 26> <Delay = 3.29>
ST_221 : Operation 1450 [6/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1450 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 27> <Delay = 3.29>
ST_222 : Operation 1451 [5/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1451 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 28> <Delay = 3.29>
ST_223 : Operation 1452 [4/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1452 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 29> <Delay = 3.29>
ST_224 : Operation 1453 [3/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1453 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 30> <Delay = 3.29>
ST_225 : Operation 1454 [2/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1454 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 31> <Delay = 3.29>
ST_226 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_215 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1455 'specregionbegin' 'tmp_215' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_226 : Operation 1456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1456 'specpipeline' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_226 : Operation 1457 [1/8] (3.29ns)   --->   "%sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4" [Group_5/sample.c:1869]   --->   Operation 1457 'fadd' 'sum_1_1_4' <Predicate = (!exitcond_1_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1458 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_215)" [Group_5/sample.c:1870]   --->   Operation 1458 'specregionend' 'empty_138' <Predicate = (!exitcond_1_4)> <Delay = 0.00>
ST_226 : Operation 1459 [1/1] (0.00ns)   --->   "br label %29" [Group_5/sample.c:1865]   --->   Operation 1459 'br' <Predicate = (!exitcond_1_4)> <Delay = 0.00>

State 227 <SV = 18> <Delay = 1.75>
ST_227 : Operation 1460 [1/1] (0.00ns)   --->   "%j_14_1_2 = or i4 %tmp_373, 5" [Group_5/sample.c:1860]   --->   Operation 1460 'or' 'j_14_1_2' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1461 [1/1] (0.00ns)   --->   "%j_14_1_2_cast = zext i4 %j_14_1_2 to i64" [Group_5/sample.c:1860]   --->   Operation 1461 'zext' 'j_14_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1462 [1/1] (0.00ns)   --->   "%d_addr_19 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_1_2_cast" [Group_5/sample.c:1862]   --->   Operation 1462 'getelementptr' 'd_addr_19' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1463 [2/2] (1.75ns)   --->   "%d_load_19 = load float* %d_addr_19, align 4" [Group_5/sample.c:1862]   --->   Operation 1463 'load' 'd_load_19' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 228 <SV = 19> <Delay = 1.75>
ST_228 : Operation 1464 [1/1] (0.00ns)   --->   "%C4_addr_1 = getelementptr [2 x float]* %C4, i64 0, i64 %newIndex81_cast" [Group_5/sample.c:1871]   --->   Operation 1464 'getelementptr' 'C4_addr_1' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1465 [1/1] (1.75ns)   --->   "store float %sum1_1_4, float* %C4_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1465 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_228 : Operation 1466 [1/2] (1.75ns)   --->   "%d_load_19 = load float* %d_addr_19, align 4" [Group_5/sample.c:1862]   --->   Operation 1466 'load' 'd_load_19' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_228 : Operation 1467 [1/1] (1.35ns)   --->   "br label %31" [Group_5/sample.c:1865]   --->   Operation 1467 'br' <Predicate = true> <Delay = 1.35>

State 229 <SV = 20> <Delay = 2.77>
ST_229 : Operation 1468 [1/1] (0.00ns)   --->   "%sum1_1_5 = phi float [ %d_load_19, %branch156 ], [ %sum_1_1_5, %32 ]" [Group_5/sample.c:1862]   --->   Operation 1468 'phi' 'sum1_1_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1469 [1/1] (0.00ns)   --->   "%k_1_5 = phi i6 [ 0, %branch156 ], [ %k_2_1_5, %32 ]" [Group_5/sample.c:1865]   --->   Operation 1469 'phi' 'k_1_5' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1470 [1/1] (1.22ns)   --->   "%exitcond_1_5 = icmp eq i6 %k_1_5, -32" [Group_5/sample.c:1865]   --->   Operation 1470 'icmp' 'exitcond_1_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1471 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1471 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1472 [1/1] (1.60ns)   --->   "%k_2_1_5 = add i6 %k_1_5, 1" [Group_5/sample.c:1865]   --->   Operation 1472 'add' 'k_2_1_5' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1473 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_5, label %branch149, label %32" [Group_5/sample.c:1865]   --->   Operation 1473 'br' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1474 [1/1] (0.00ns)   --->   "%tmp_429 = trunc i6 %k_1_5 to i3" [Group_5/sample.c:1865]   --->   Operation 1474 'trunc' 'tmp_429' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1475 [1/1] (0.78ns)   --->   "%sum5_1_5 = xor i6 %k_1_5, -32" [Group_5/sample.c:1865]   --->   Operation 1475 'xor' 'sum5_1_5' <Predicate = (!exitcond_1_5)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_430 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_1_5, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1476 'partselect' 'tmp_430' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1477 [1/1] (0.00ns)   --->   "%newIndex128_cast = zext i3 %tmp_430 to i64" [Group_5/sample.c:1865]   --->   Operation 1477 'zext' 'newIndex128_cast' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1478 [1/1] (0.00ns)   --->   "%A_addr_50 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex128_cast" [Group_5/sample.c:1865]   --->   Operation 1478 'getelementptr' 'A_addr_50' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1479 [2/2] (1.75ns)   --->   "%A_load_50 = load float* %A_addr_50, align 4" [Group_5/sample.c:1865]   --->   Operation 1479 'load' 'A_load_50' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_229 : Operation 1480 [1/1] (0.00ns)   --->   "%A8_addr_19 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex128_cast" [Group_5/sample.c:1865]   --->   Operation 1480 'getelementptr' 'A8_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1481 [2/2] (1.75ns)   --->   "%A8_load_19 = load float* %A8_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1481 'load' 'A8_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_229 : Operation 1482 [1/1] (0.00ns)   --->   "%A9_addr_19 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex128_cast" [Group_5/sample.c:1865]   --->   Operation 1482 'getelementptr' 'A9_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1483 [2/2] (1.75ns)   --->   "%A9_load_19 = load float* %A9_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1483 'load' 'A9_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_229 : Operation 1484 [1/1] (0.00ns)   --->   "%A10_addr_19 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex128_cast" [Group_5/sample.c:1865]   --->   Operation 1484 'getelementptr' 'A10_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1485 [2/2] (1.75ns)   --->   "%A10_load_19 = load float* %A10_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1485 'load' 'A10_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_229 : Operation 1486 [1/1] (0.00ns)   --->   "%A11_addr_19 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex128_cast" [Group_5/sample.c:1865]   --->   Operation 1486 'getelementptr' 'A11_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1487 [2/2] (1.75ns)   --->   "%A11_load_19 = load float* %A11_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1487 'load' 'A11_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_229 : Operation 1488 [1/1] (0.00ns)   --->   "%A12_addr_19 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex128_cast" [Group_5/sample.c:1865]   --->   Operation 1488 'getelementptr' 'A12_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1489 [2/2] (1.75ns)   --->   "%A12_load_19 = load float* %A12_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1489 'load' 'A12_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_229 : Operation 1490 [1/1] (0.00ns)   --->   "%A13_addr_19 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex128_cast" [Group_5/sample.c:1865]   --->   Operation 1490 'getelementptr' 'A13_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1491 [2/2] (1.75ns)   --->   "%A13_load_19 = load float* %A13_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1491 'load' 'A13_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_229 : Operation 1492 [1/1] (0.00ns)   --->   "%A14_addr_19 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex128_cast" [Group_5/sample.c:1865]   --->   Operation 1492 'getelementptr' 'A14_addr_19' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1493 [2/2] (1.75ns)   --->   "%A14_load_19 = load float* %A14_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1493 'load' 'A14_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_229 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_431 = trunc i6 %k_1_5 to i5" [Group_5/sample.c:1865]   --->   Operation 1494 'trunc' 'tmp_431' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1495 [1/1] (0.00ns)   --->   "%newIndex47 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_431, i1 %tmp_384)" [Group_5/sample.c:1865]   --->   Operation 1495 'bitconcatenate' 'newIndex47' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1496 [1/1] (0.00ns)   --->   "%newIndex129_cast = zext i6 %newIndex47 to i64" [Group_5/sample.c:1865]   --->   Operation 1496 'zext' 'newIndex129_cast' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1497 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_50 = getelementptr [64 x float]* @dense_15_kernel_arra_2, i64 0, i64 %newIndex129_cast" [Group_5/sample.c:1865]   --->   Operation 1497 'getelementptr' 'dense_15_kernel_arra_50' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_229 : Operation 1498 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_51 = load float* %dense_15_kernel_arra_50, align 4" [Group_5/sample.c:1865]   --->   Operation 1498 'load' 'dense_15_kernel_arra_51' <Predicate = (!exitcond_1_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 230 <SV = 21> <Delay = 3.58>
ST_230 : Operation 1499 [1/1] (0.00ns)   --->   "%arrayNo50 = zext i3 %tmp_429 to i64" [Group_5/sample.c:1865]   --->   Operation 1499 'zext' 'arrayNo50' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_230 : Operation 1500 [1/2] (1.75ns)   --->   "%A_load_50 = load float* %A_addr_50, align 4" [Group_5/sample.c:1865]   --->   Operation 1500 'load' 'A_load_50' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_230 : Operation 1501 [1/2] (1.75ns)   --->   "%A8_load_19 = load float* %A8_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1501 'load' 'A8_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_230 : Operation 1502 [1/2] (1.75ns)   --->   "%A9_load_19 = load float* %A9_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1502 'load' 'A9_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_230 : Operation 1503 [1/2] (1.75ns)   --->   "%A10_load_19 = load float* %A10_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1503 'load' 'A10_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_230 : Operation 1504 [1/2] (1.75ns)   --->   "%A11_load_19 = load float* %A11_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1504 'load' 'A11_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_230 : Operation 1505 [1/2] (1.75ns)   --->   "%A12_load_19 = load float* %A12_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1505 'load' 'A12_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_230 : Operation 1506 [1/2] (1.75ns)   --->   "%A13_load_19 = load float* %A13_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1506 'load' 'A13_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_230 : Operation 1507 [1/2] (1.75ns)   --->   "%A14_load_19 = load float* %A14_addr_19, align 4" [Group_5/sample.c:1865]   --->   Operation 1507 'load' 'A14_load_19' <Predicate = (!exitcond_1_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_230 : Operation 1508 [1/1] (1.83ns)   --->   "%tmp_296 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_50, float %A8_load_19, float %A9_load_19, float %A10_load_19, float %A11_load_19, float %A12_load_19, float %A13_load_19, float %A14_load_19, i64 %arrayNo50)" [Group_5/sample.c:1865]   --->   Operation 1508 'mux' 'tmp_296' <Predicate = (!exitcond_1_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1509 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_51 = load float* %dense_15_kernel_arra_50, align 4" [Group_5/sample.c:1865]   --->   Operation 1509 'load' 'dense_15_kernel_arra_51' <Predicate = (!exitcond_1_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 231 <SV = 22> <Delay = 3.65>
ST_231 : Operation 1510 [5/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_296, %dense_15_kernel_arra_51" [Group_5/sample.c:1869]   --->   Operation 1510 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 23> <Delay = 3.65>
ST_232 : Operation 1511 [4/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_296, %dense_15_kernel_arra_51" [Group_5/sample.c:1869]   --->   Operation 1511 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 24> <Delay = 3.65>
ST_233 : Operation 1512 [3/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_296, %dense_15_kernel_arra_51" [Group_5/sample.c:1869]   --->   Operation 1512 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 25> <Delay = 3.65>
ST_234 : Operation 1513 [2/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_296, %dense_15_kernel_arra_51" [Group_5/sample.c:1869]   --->   Operation 1513 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 26> <Delay = 3.65>
ST_235 : Operation 1514 [1/5] (3.65ns)   --->   "%tmp_36_1_5 = fmul float %tmp_296, %dense_15_kernel_arra_51" [Group_5/sample.c:1869]   --->   Operation 1514 'fmul' 'tmp_36_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 27> <Delay = 3.29>
ST_236 : Operation 1515 [8/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1515 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 28> <Delay = 3.29>
ST_237 : Operation 1516 [7/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1516 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 29> <Delay = 3.29>
ST_238 : Operation 1517 [6/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1517 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 30> <Delay = 3.29>
ST_239 : Operation 1518 [5/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1518 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 31> <Delay = 3.29>
ST_240 : Operation 1519 [4/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1519 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 32> <Delay = 3.29>
ST_241 : Operation 1520 [3/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1520 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 33> <Delay = 3.29>
ST_242 : Operation 1521 [2/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1521 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 34> <Delay = 3.29>
ST_243 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_223 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1522 'specregionbegin' 'tmp_223' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_243 : Operation 1523 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1523 'specpipeline' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_243 : Operation 1524 [1/8] (3.29ns)   --->   "%sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5" [Group_5/sample.c:1869]   --->   Operation 1524 'fadd' 'sum_1_1_5' <Predicate = (!exitcond_1_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1525 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_223)" [Group_5/sample.c:1870]   --->   Operation 1525 'specregionend' 'empty_140' <Predicate = (!exitcond_1_5)> <Delay = 0.00>
ST_243 : Operation 1526 [1/1] (0.00ns)   --->   "br label %31" [Group_5/sample.c:1865]   --->   Operation 1526 'br' <Predicate = (!exitcond_1_5)> <Delay = 0.00>

State 244 <SV = 21> <Delay = 1.75>
ST_244 : Operation 1527 [1/1] (0.00ns)   --->   "%j_14_1_3 = or i4 %tmp_373, 6" [Group_5/sample.c:1860]   --->   Operation 1527 'or' 'j_14_1_3' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1528 [1/1] (0.00ns)   --->   "%j_14_1_3_cast = zext i4 %j_14_1_3 to i64" [Group_5/sample.c:1860]   --->   Operation 1528 'zext' 'j_14_1_3_cast' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1529 [1/1] (0.00ns)   --->   "%d_addr_23 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_1_3_cast" [Group_5/sample.c:1862]   --->   Operation 1529 'getelementptr' 'd_addr_23' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1530 [2/2] (1.75ns)   --->   "%d_load_23 = load float* %d_addr_23, align 4" [Group_5/sample.c:1862]   --->   Operation 1530 'load' 'd_load_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 245 <SV = 22> <Delay = 1.75>
ST_245 : Operation 1531 [1/1] (0.00ns)   --->   "%C5_addr_1 = getelementptr [2 x float]* %C5, i64 0, i64 %newIndex81_cast" [Group_5/sample.c:1871]   --->   Operation 1531 'getelementptr' 'C5_addr_1' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1532 [1/1] (1.75ns)   --->   "store float %sum1_1_5, float* %C5_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1532 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_245 : Operation 1533 [1/2] (1.75ns)   --->   "%d_load_23 = load float* %d_addr_23, align 4" [Group_5/sample.c:1862]   --->   Operation 1533 'load' 'd_load_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_245 : Operation 1534 [1/1] (1.35ns)   --->   "br label %33" [Group_5/sample.c:1865]   --->   Operation 1534 'br' <Predicate = true> <Delay = 1.35>

State 246 <SV = 23> <Delay = 2.77>
ST_246 : Operation 1535 [1/1] (0.00ns)   --->   "%sum1_1_6 = phi float [ %d_load_23, %branch149 ], [ %sum_1_1_6, %34 ]" [Group_5/sample.c:1862]   --->   Operation 1535 'phi' 'sum1_1_6' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1536 [1/1] (0.00ns)   --->   "%k_1_6 = phi i6 [ 0, %branch149 ], [ %k_2_1_6, %34 ]" [Group_5/sample.c:1865]   --->   Operation 1536 'phi' 'k_1_6' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1537 [1/1] (1.22ns)   --->   "%exitcond_1_6 = icmp eq i6 %k_1_6, -32" [Group_5/sample.c:1865]   --->   Operation 1537 'icmp' 'exitcond_1_6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1538 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1538 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1539 [1/1] (1.60ns)   --->   "%k_2_1_6 = add i6 %k_1_6, 1" [Group_5/sample.c:1865]   --->   Operation 1539 'add' 'k_2_1_6' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1540 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_6, label %branch142, label %34" [Group_5/sample.c:1865]   --->   Operation 1540 'br' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_439 = trunc i6 %k_1_6 to i3" [Group_5/sample.c:1865]   --->   Operation 1541 'trunc' 'tmp_439' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1542 [1/1] (0.78ns)   --->   "%sum5_1_6 = xor i6 %k_1_6, -32" [Group_5/sample.c:1865]   --->   Operation 1542 'xor' 'sum5_1_6' <Predicate = (!exitcond_1_6)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_440 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_1_6, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1543 'partselect' 'tmp_440' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1544 [1/1] (0.00ns)   --->   "%newIndex140_cast = zext i3 %tmp_440 to i64" [Group_5/sample.c:1865]   --->   Operation 1544 'zext' 'newIndex140_cast' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1545 [1/1] (0.00ns)   --->   "%A_addr_54 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex140_cast" [Group_5/sample.c:1865]   --->   Operation 1545 'getelementptr' 'A_addr_54' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1546 [2/2] (1.75ns)   --->   "%A_load_54 = load float* %A_addr_54, align 4" [Group_5/sample.c:1865]   --->   Operation 1546 'load' 'A_load_54' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_246 : Operation 1547 [1/1] (0.00ns)   --->   "%A8_addr_23 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex140_cast" [Group_5/sample.c:1865]   --->   Operation 1547 'getelementptr' 'A8_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1548 [2/2] (1.75ns)   --->   "%A8_load_23 = load float* %A8_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1548 'load' 'A8_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_246 : Operation 1549 [1/1] (0.00ns)   --->   "%A9_addr_23 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex140_cast" [Group_5/sample.c:1865]   --->   Operation 1549 'getelementptr' 'A9_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1550 [2/2] (1.75ns)   --->   "%A9_load_23 = load float* %A9_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1550 'load' 'A9_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_246 : Operation 1551 [1/1] (0.00ns)   --->   "%A10_addr_23 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex140_cast" [Group_5/sample.c:1865]   --->   Operation 1551 'getelementptr' 'A10_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1552 [2/2] (1.75ns)   --->   "%A10_load_23 = load float* %A10_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1552 'load' 'A10_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_246 : Operation 1553 [1/1] (0.00ns)   --->   "%A11_addr_23 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex140_cast" [Group_5/sample.c:1865]   --->   Operation 1553 'getelementptr' 'A11_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1554 [2/2] (1.75ns)   --->   "%A11_load_23 = load float* %A11_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1554 'load' 'A11_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_246 : Operation 1555 [1/1] (0.00ns)   --->   "%A12_addr_23 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex140_cast" [Group_5/sample.c:1865]   --->   Operation 1555 'getelementptr' 'A12_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1556 [2/2] (1.75ns)   --->   "%A12_load_23 = load float* %A12_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1556 'load' 'A12_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_246 : Operation 1557 [1/1] (0.00ns)   --->   "%A13_addr_23 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex140_cast" [Group_5/sample.c:1865]   --->   Operation 1557 'getelementptr' 'A13_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1558 [2/2] (1.75ns)   --->   "%A13_load_23 = load float* %A13_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1558 'load' 'A13_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_246 : Operation 1559 [1/1] (0.00ns)   --->   "%A14_addr_23 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex140_cast" [Group_5/sample.c:1865]   --->   Operation 1559 'getelementptr' 'A14_addr_23' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1560 [2/2] (1.75ns)   --->   "%A14_load_23 = load float* %A14_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1560 'load' 'A14_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_246 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_441 = trunc i6 %k_1_6 to i5" [Group_5/sample.c:1865]   --->   Operation 1561 'trunc' 'tmp_441' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1562 [1/1] (0.00ns)   --->   "%newIndex53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_441, i1 %tmp_384)" [Group_5/sample.c:1865]   --->   Operation 1562 'bitconcatenate' 'newIndex53' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1563 [1/1] (0.00ns)   --->   "%newIndex141_cast = zext i6 %newIndex53 to i64" [Group_5/sample.c:1865]   --->   Operation 1563 'zext' 'newIndex141_cast' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1564 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_52 = getelementptr [64 x float]* @dense_15_kernel_arra_1, i64 0, i64 %newIndex141_cast" [Group_5/sample.c:1865]   --->   Operation 1564 'getelementptr' 'dense_15_kernel_arra_52' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_246 : Operation 1565 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_53 = load float* %dense_15_kernel_arra_52, align 4" [Group_5/sample.c:1865]   --->   Operation 1565 'load' 'dense_15_kernel_arra_53' <Predicate = (!exitcond_1_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 247 <SV = 24> <Delay = 3.58>
ST_247 : Operation 1566 [1/1] (0.00ns)   --->   "%arrayNo54 = zext i3 %tmp_439 to i64" [Group_5/sample.c:1865]   --->   Operation 1566 'zext' 'arrayNo54' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_247 : Operation 1567 [1/2] (1.75ns)   --->   "%A_load_54 = load float* %A_addr_54, align 4" [Group_5/sample.c:1865]   --->   Operation 1567 'load' 'A_load_54' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_247 : Operation 1568 [1/2] (1.75ns)   --->   "%A8_load_23 = load float* %A8_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1568 'load' 'A8_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_247 : Operation 1569 [1/2] (1.75ns)   --->   "%A9_load_23 = load float* %A9_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1569 'load' 'A9_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_247 : Operation 1570 [1/2] (1.75ns)   --->   "%A10_load_23 = load float* %A10_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1570 'load' 'A10_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_247 : Operation 1571 [1/2] (1.75ns)   --->   "%A11_load_23 = load float* %A11_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1571 'load' 'A11_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_247 : Operation 1572 [1/2] (1.75ns)   --->   "%A12_load_23 = load float* %A12_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1572 'load' 'A12_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_247 : Operation 1573 [1/2] (1.75ns)   --->   "%A13_load_23 = load float* %A13_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1573 'load' 'A13_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_247 : Operation 1574 [1/2] (1.75ns)   --->   "%A14_load_23 = load float* %A14_addr_23, align 4" [Group_5/sample.c:1865]   --->   Operation 1574 'load' 'A14_load_23' <Predicate = (!exitcond_1_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_247 : Operation 1575 [1/1] (1.83ns)   --->   "%tmp_300 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_54, float %A8_load_23, float %A9_load_23, float %A10_load_23, float %A11_load_23, float %A12_load_23, float %A13_load_23, float %A14_load_23, i64 %arrayNo54)" [Group_5/sample.c:1865]   --->   Operation 1575 'mux' 'tmp_300' <Predicate = (!exitcond_1_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1576 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_53 = load float* %dense_15_kernel_arra_52, align 4" [Group_5/sample.c:1865]   --->   Operation 1576 'load' 'dense_15_kernel_arra_53' <Predicate = (!exitcond_1_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 248 <SV = 25> <Delay = 3.65>
ST_248 : Operation 1577 [5/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_300, %dense_15_kernel_arra_53" [Group_5/sample.c:1869]   --->   Operation 1577 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 26> <Delay = 3.65>
ST_249 : Operation 1578 [4/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_300, %dense_15_kernel_arra_53" [Group_5/sample.c:1869]   --->   Operation 1578 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 27> <Delay = 3.65>
ST_250 : Operation 1579 [3/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_300, %dense_15_kernel_arra_53" [Group_5/sample.c:1869]   --->   Operation 1579 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 28> <Delay = 3.65>
ST_251 : Operation 1580 [2/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_300, %dense_15_kernel_arra_53" [Group_5/sample.c:1869]   --->   Operation 1580 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 29> <Delay = 3.65>
ST_252 : Operation 1581 [1/5] (3.65ns)   --->   "%tmp_36_1_6 = fmul float %tmp_300, %dense_15_kernel_arra_53" [Group_5/sample.c:1869]   --->   Operation 1581 'fmul' 'tmp_36_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 30> <Delay = 3.29>
ST_253 : Operation 1582 [8/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1582 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 31> <Delay = 3.29>
ST_254 : Operation 1583 [7/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1583 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 32> <Delay = 3.29>
ST_255 : Operation 1584 [6/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1584 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 33> <Delay = 3.29>
ST_256 : Operation 1585 [5/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1585 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 34> <Delay = 3.29>
ST_257 : Operation 1586 [4/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1586 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 35> <Delay = 3.29>
ST_258 : Operation 1587 [3/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1587 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 36> <Delay = 3.29>
ST_259 : Operation 1588 [2/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1588 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 37> <Delay = 3.29>
ST_260 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_231 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1589 'specregionbegin' 'tmp_231' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_260 : Operation 1590 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1590 'specpipeline' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_260 : Operation 1591 [1/8] (3.29ns)   --->   "%sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6" [Group_5/sample.c:1869]   --->   Operation 1591 'fadd' 'sum_1_1_6' <Predicate = (!exitcond_1_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1592 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_231)" [Group_5/sample.c:1870]   --->   Operation 1592 'specregionend' 'empty_142' <Predicate = (!exitcond_1_6)> <Delay = 0.00>
ST_260 : Operation 1593 [1/1] (0.00ns)   --->   "br label %33" [Group_5/sample.c:1865]   --->   Operation 1593 'br' <Predicate = (!exitcond_1_6)> <Delay = 0.00>

State 261 <SV = 24> <Delay = 1.75>
ST_261 : Operation 1594 [1/1] (0.00ns)   --->   "%j_14_1_4 = or i4 %tmp_373, 7" [Group_5/sample.c:1860]   --->   Operation 1594 'or' 'j_14_1_4' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1595 [1/1] (0.00ns)   --->   "%j_14_1_4_cast = zext i4 %j_14_1_4 to i64" [Group_5/sample.c:1860]   --->   Operation 1595 'zext' 'j_14_1_4_cast' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1596 [1/1] (0.00ns)   --->   "%d_addr_26 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_1_4_cast" [Group_5/sample.c:1862]   --->   Operation 1596 'getelementptr' 'd_addr_26' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1597 [2/2] (1.75ns)   --->   "%d_load_26 = load float* %d_addr_26, align 4" [Group_5/sample.c:1862]   --->   Operation 1597 'load' 'd_load_26' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 262 <SV = 25> <Delay = 1.75>
ST_262 : Operation 1598 [1/1] (0.00ns)   --->   "%C6_addr_1 = getelementptr [2 x float]* %C6, i64 0, i64 %newIndex81_cast" [Group_5/sample.c:1871]   --->   Operation 1598 'getelementptr' 'C6_addr_1' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 1599 [1/1] (1.75ns)   --->   "store float %sum1_1_6, float* %C6_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1599 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_262 : Operation 1600 [1/2] (1.75ns)   --->   "%d_load_26 = load float* %d_addr_26, align 4" [Group_5/sample.c:1862]   --->   Operation 1600 'load' 'd_load_26' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_262 : Operation 1601 [1/1] (1.35ns)   --->   "br label %35" [Group_5/sample.c:1865]   --->   Operation 1601 'br' <Predicate = true> <Delay = 1.35>

State 263 <SV = 26> <Delay = 2.77>
ST_263 : Operation 1602 [1/1] (0.00ns)   --->   "%sum1_1_7 = phi float [ %d_load_26, %branch142 ], [ %sum_1_1_7, %36 ]" [Group_5/sample.c:1862]   --->   Operation 1602 'phi' 'sum1_1_7' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1603 [1/1] (0.00ns)   --->   "%k_1_7 = phi i6 [ 0, %branch142 ], [ %k_2_1_7, %36 ]" [Group_5/sample.c:1865]   --->   Operation 1603 'phi' 'k_1_7' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1604 [1/1] (1.22ns)   --->   "%exitcond_1_7 = icmp eq i6 %k_1_7, -32" [Group_5/sample.c:1865]   --->   Operation 1604 'icmp' 'exitcond_1_7' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1605 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1605 'speclooptripcount' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1606 [1/1] (1.60ns)   --->   "%k_2_1_7 = add i6 %k_1_7, 1" [Group_5/sample.c:1865]   --->   Operation 1606 'add' 'k_2_1_7' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1607 [1/1] (0.00ns)   --->   "br i1 %exitcond_1_7, label %branch135, label %36" [Group_5/sample.c:1865]   --->   Operation 1607 'br' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 1608 [1/1] (0.00ns)   --->   "%tmp_447 = trunc i6 %k_1_7 to i3" [Group_5/sample.c:1865]   --->   Operation 1608 'trunc' 'tmp_447' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1609 [1/1] (0.78ns)   --->   "%sum5_1_7 = xor i6 %k_1_7, -32" [Group_5/sample.c:1865]   --->   Operation 1609 'xor' 'sum5_1_7' <Predicate = (!exitcond_1_7)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_448 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_1_7, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1610 'partselect' 'tmp_448' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1611 [1/1] (0.00ns)   --->   "%newIndex147_cast = zext i3 %tmp_448 to i64" [Group_5/sample.c:1865]   --->   Operation 1611 'zext' 'newIndex147_cast' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1612 [1/1] (0.00ns)   --->   "%A_addr_57 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex147_cast" [Group_5/sample.c:1865]   --->   Operation 1612 'getelementptr' 'A_addr_57' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1613 [2/2] (1.75ns)   --->   "%A_load_57 = load float* %A_addr_57, align 4" [Group_5/sample.c:1865]   --->   Operation 1613 'load' 'A_load_57' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_263 : Operation 1614 [1/1] (0.00ns)   --->   "%A8_addr_26 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex147_cast" [Group_5/sample.c:1865]   --->   Operation 1614 'getelementptr' 'A8_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1615 [2/2] (1.75ns)   --->   "%A8_load_26 = load float* %A8_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1615 'load' 'A8_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_263 : Operation 1616 [1/1] (0.00ns)   --->   "%A9_addr_26 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex147_cast" [Group_5/sample.c:1865]   --->   Operation 1616 'getelementptr' 'A9_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1617 [2/2] (1.75ns)   --->   "%A9_load_26 = load float* %A9_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1617 'load' 'A9_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_263 : Operation 1618 [1/1] (0.00ns)   --->   "%A10_addr_26 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex147_cast" [Group_5/sample.c:1865]   --->   Operation 1618 'getelementptr' 'A10_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1619 [2/2] (1.75ns)   --->   "%A10_load_26 = load float* %A10_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1619 'load' 'A10_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_263 : Operation 1620 [1/1] (0.00ns)   --->   "%A11_addr_26 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex147_cast" [Group_5/sample.c:1865]   --->   Operation 1620 'getelementptr' 'A11_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1621 [2/2] (1.75ns)   --->   "%A11_load_26 = load float* %A11_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1621 'load' 'A11_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_263 : Operation 1622 [1/1] (0.00ns)   --->   "%A12_addr_26 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex147_cast" [Group_5/sample.c:1865]   --->   Operation 1622 'getelementptr' 'A12_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1623 [2/2] (1.75ns)   --->   "%A12_load_26 = load float* %A12_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1623 'load' 'A12_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_263 : Operation 1624 [1/1] (0.00ns)   --->   "%A13_addr_26 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex147_cast" [Group_5/sample.c:1865]   --->   Operation 1624 'getelementptr' 'A13_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1625 [2/2] (1.75ns)   --->   "%A13_load_26 = load float* %A13_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1625 'load' 'A13_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_263 : Operation 1626 [1/1] (0.00ns)   --->   "%A14_addr_26 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex147_cast" [Group_5/sample.c:1865]   --->   Operation 1626 'getelementptr' 'A14_addr_26' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1627 [2/2] (1.75ns)   --->   "%A14_load_26 = load float* %A14_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1627 'load' 'A14_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_263 : Operation 1628 [1/1] (0.00ns)   --->   "%tmp_449 = trunc i6 %k_1_7 to i5" [Group_5/sample.c:1865]   --->   Operation 1628 'trunc' 'tmp_449' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1629 [1/1] (0.00ns)   --->   "%newIndex58 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_449, i1 %tmp_384)" [Group_5/sample.c:1865]   --->   Operation 1629 'bitconcatenate' 'newIndex58' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1630 [1/1] (0.00ns)   --->   "%newIndex148_cast = zext i6 %newIndex58 to i64" [Group_5/sample.c:1865]   --->   Operation 1630 'zext' 'newIndex148_cast' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1631 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_54 = getelementptr [64 x float]* @dense_15_kernel_arra, i64 0, i64 %newIndex148_cast" [Group_5/sample.c:1865]   --->   Operation 1631 'getelementptr' 'dense_15_kernel_arra_54' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_263 : Operation 1632 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_55 = load float* %dense_15_kernel_arra_54, align 4" [Group_5/sample.c:1865]   --->   Operation 1632 'load' 'dense_15_kernel_arra_55' <Predicate = (!exitcond_1_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 264 <SV = 27> <Delay = 3.58>
ST_264 : Operation 1633 [1/1] (0.00ns)   --->   "%arrayNo57 = zext i3 %tmp_447 to i64" [Group_5/sample.c:1865]   --->   Operation 1633 'zext' 'arrayNo57' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_264 : Operation 1634 [1/2] (1.75ns)   --->   "%A_load_57 = load float* %A_addr_57, align 4" [Group_5/sample.c:1865]   --->   Operation 1634 'load' 'A_load_57' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_264 : Operation 1635 [1/2] (1.75ns)   --->   "%A8_load_26 = load float* %A8_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1635 'load' 'A8_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_264 : Operation 1636 [1/2] (1.75ns)   --->   "%A9_load_26 = load float* %A9_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1636 'load' 'A9_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_264 : Operation 1637 [1/2] (1.75ns)   --->   "%A10_load_26 = load float* %A10_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1637 'load' 'A10_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_264 : Operation 1638 [1/2] (1.75ns)   --->   "%A11_load_26 = load float* %A11_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1638 'load' 'A11_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_264 : Operation 1639 [1/2] (1.75ns)   --->   "%A12_load_26 = load float* %A12_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1639 'load' 'A12_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_264 : Operation 1640 [1/2] (1.75ns)   --->   "%A13_load_26 = load float* %A13_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1640 'load' 'A13_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_264 : Operation 1641 [1/2] (1.75ns)   --->   "%A14_load_26 = load float* %A14_addr_26, align 4" [Group_5/sample.c:1865]   --->   Operation 1641 'load' 'A14_load_26' <Predicate = (!exitcond_1_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_264 : Operation 1642 [1/1] (1.83ns)   --->   "%tmp_303 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_57, float %A8_load_26, float %A9_load_26, float %A10_load_26, float %A11_load_26, float %A12_load_26, float %A13_load_26, float %A14_load_26, i64 %arrayNo57)" [Group_5/sample.c:1865]   --->   Operation 1642 'mux' 'tmp_303' <Predicate = (!exitcond_1_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1643 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_55 = load float* %dense_15_kernel_arra_54, align 4" [Group_5/sample.c:1865]   --->   Operation 1643 'load' 'dense_15_kernel_arra_55' <Predicate = (!exitcond_1_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 265 <SV = 28> <Delay = 3.65>
ST_265 : Operation 1644 [5/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_303, %dense_15_kernel_arra_55" [Group_5/sample.c:1869]   --->   Operation 1644 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 29> <Delay = 3.65>
ST_266 : Operation 1645 [4/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_303, %dense_15_kernel_arra_55" [Group_5/sample.c:1869]   --->   Operation 1645 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 30> <Delay = 3.65>
ST_267 : Operation 1646 [3/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_303, %dense_15_kernel_arra_55" [Group_5/sample.c:1869]   --->   Operation 1646 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 31> <Delay = 3.65>
ST_268 : Operation 1647 [2/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_303, %dense_15_kernel_arra_55" [Group_5/sample.c:1869]   --->   Operation 1647 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 32> <Delay = 3.65>
ST_269 : Operation 1648 [1/5] (3.65ns)   --->   "%tmp_36_1_7 = fmul float %tmp_303, %dense_15_kernel_arra_55" [Group_5/sample.c:1869]   --->   Operation 1648 'fmul' 'tmp_36_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 33> <Delay = 3.29>
ST_270 : Operation 1649 [8/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1649 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 34> <Delay = 3.29>
ST_271 : Operation 1650 [7/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1650 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 35> <Delay = 3.29>
ST_272 : Operation 1651 [6/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1651 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 36> <Delay = 3.29>
ST_273 : Operation 1652 [5/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1652 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 37> <Delay = 3.29>
ST_274 : Operation 1653 [4/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1653 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 38> <Delay = 3.29>
ST_275 : Operation 1654 [3/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1654 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 39> <Delay = 3.29>
ST_276 : Operation 1655 [2/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1655 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 40> <Delay = 3.29>
ST_277 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_237 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1656 'specregionbegin' 'tmp_237' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_277 : Operation 1657 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1657 'specpipeline' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_277 : Operation 1658 [1/8] (3.29ns)   --->   "%sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7" [Group_5/sample.c:1869]   --->   Operation 1658 'fadd' 'sum_1_1_7' <Predicate = (!exitcond_1_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1659 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_237)" [Group_5/sample.c:1870]   --->   Operation 1659 'specregionend' 'empty_144' <Predicate = (!exitcond_1_7)> <Delay = 0.00>
ST_277 : Operation 1660 [1/1] (0.00ns)   --->   "br label %35" [Group_5/sample.c:1865]   --->   Operation 1660 'br' <Predicate = (!exitcond_1_7)> <Delay = 0.00>

State 278 <SV = 27> <Delay = 1.75>
ST_278 : Operation 1661 [1/1] (0.00ns)   --->   "%C7_addr_1 = getelementptr [2 x float]* %C7, i64 0, i64 %newIndex81_cast" [Group_5/sample.c:1871]   --->   Operation 1661 'getelementptr' 'C7_addr_1' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1662 [1/1] (1.75ns)   --->   "store float %sum1_1_7, float* %C7_addr_1, align 4" [Group_5/sample.c:1871]   --->   Operation 1662 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_278 : Operation 1663 [1/1] (1.54ns)   --->   "%j_14_1_7 = add i5 %j_1, 8" [Group_5/sample.c:1860]   --->   Operation 1663 'add' 'j_14_1_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1664 [1/1] (0.00ns)   --->   "br label %.preheader32" [Group_5/sample.c:1860]   --->   Operation 1664 'br' <Predicate = true> <Delay = 0.00>

State 279 <SV = 4> <Delay = 2.34>
ST_279 : Operation 1665 [1/1] (0.00ns)   --->   "%j_2 = phi i5 [ %j_14_2_7, %branch71 ], [ 0, %.preheader31.preheader ]" [Group_5/sample.c:1860]   --->   Operation 1665 'phi' 'j_2' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2)> <Delay = 0.00>
ST_279 : Operation 1666 [1/1] (1.21ns)   --->   "%exitcond1_2 = icmp eq i5 %j_2, -16" [Group_5/sample.c:1860]   --->   Operation 1666 'icmp' 'exitcond1_2' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1667 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1667 'speclooptripcount' 'empty_145' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2)> <Delay = 0.00>
ST_279 : Operation 1668 [1/1] (0.00ns)   --->   "br i1 %exitcond1_2, label %55, label %38" [Group_5/sample.c:1860]   --->   Operation 1668 'br' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2)> <Delay = 0.00>
ST_279 : Operation 1669 [1/1] (0.00ns)   --->   "%j_2_cast3 = zext i5 %j_2 to i64" [Group_5/sample.c:1860]   --->   Operation 1669 'zext' 'j_2_cast3' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)> <Delay = 0.00>
ST_279 : Operation 1670 [1/1] (0.00ns)   --->   "%d_addr_5 = getelementptr [16 x float]* %d, i64 0, i64 %j_2_cast3" [Group_5/sample.c:1862]   --->   Operation 1670 'getelementptr' 'd_addr_5' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)> <Delay = 0.00>
ST_279 : Operation 1671 [2/2] (1.75ns)   --->   "%d_load_5 = load float* %d_addr_5, align 4" [Group_5/sample.c:1862]   --->   Operation 1671 'load' 'd_load_5' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & !exitcond1_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_279 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node exitcond2_3)   --->   "%i_33_5 = or i64 %i, 3" [Group_5/sample.c:1855]   --->   Operation 1672 'or' 'i_33_5' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2)> <Delay = 0.00>
ST_279 : Operation 1673 [1/1] (2.34ns) (out node of the LUT)   --->   "%exitcond2_3 = icmp eq i64 %i_33_5, %outrows_cast" [Group_5/sample.c:1855]   --->   Operation 1673 'icmp' 'exitcond2_3' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1674 [1/1] (0.00ns)   --->   "br i1 %exitcond2_3, label %74, label %.preheader.preheader" [Group_5/sample.c:1855]   --->   Operation 1674 'br' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2)> <Delay = 0.00>
ST_279 : Operation 1675 [1/1] (1.35ns)   --->   "br label %.preheader" [Group_5/sample.c:1860]   --->   Operation 1675 'br' <Predicate = (!exitcond2 & !exitcond2_1 & !exitcond2_2 & exitcond1_2 & !exitcond2_3)> <Delay = 1.35>
ST_279 : Operation 1676 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1977]   --->   Operation 1676 'ret' <Predicate = (exitcond2) | (exitcond2_1) | (exitcond2_2) | (exitcond1_2 & exitcond2_3)> <Delay = 0.00>

State 280 <SV = 5> <Delay = 1.75>
ST_280 : Operation 1677 [1/1] (0.00ns)   --->   "%j_2_cast1 = zext i5 %j_2 to i9" [Group_5/sample.c:1860]   --->   Operation 1677 'zext' 'j_2_cast1' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 1678 [1/1] (0.00ns)   --->   "%tmp_381 = trunc i5 %j_2 to i4" [Group_5/sample.c:1860]   --->   Operation 1678 'trunc' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 1679 [1/2] (1.75ns)   --->   "%d_load_5 = load float* %d_addr_5, align 4" [Group_5/sample.c:1862]   --->   Operation 1679 'load' 'd_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_280 : Operation 1680 [1/1] (1.35ns)   --->   "br label %39" [Group_5/sample.c:1865]   --->   Operation 1680 'br' <Predicate = true> <Delay = 1.35>

State 281 <SV = 6> <Delay = 1.73>
ST_281 : Operation 1681 [1/1] (0.00ns)   --->   "%sum1_2 = phi float [ %d_load_5, %38 ], [ %sum_1_2, %40 ]" [Group_5/sample.c:1862]   --->   Operation 1681 'phi' 'sum1_2' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1682 [1/1] (0.00ns)   --->   "%k_s = phi i6 [ 0, %38 ], [ %k_2_2, %40 ]" [Group_5/sample.c:1865]   --->   Operation 1682 'phi' 'k_s' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1683 [1/1] (1.22ns)   --->   "%exitcond_2 = icmp eq i6 %k_s, -32" [Group_5/sample.c:1865]   --->   Operation 1683 'icmp' 'exitcond_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1684 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1684 'speclooptripcount' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1685 [1/1] (1.60ns)   --->   "%k_2_2 = add i6 %k_s, 1" [Group_5/sample.c:1865]   --->   Operation 1685 'add' 'k_2_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1686 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %branch120, label %40" [Group_5/sample.c:1865]   --->   Operation 1686 'br' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_389 = trunc i6 %k_s to i3" [Group_5/sample.c:1865]   --->   Operation 1687 'trunc' 'tmp_389' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_281 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_42 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_s, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1688 'partselect' 'tmp_42' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_281 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_390 = trunc i6 %k_s to i5" [Group_5/sample.c:1865]   --->   Operation 1689 'trunc' 'tmp_390' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_281 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_390, i4 0)" [Group_5/sample.c:1868]   --->   Operation 1690 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_281 : Operation 1691 [1/1] (1.73ns)   --->   "%sum8_2 = add i9 %tmp_2, %j_2_cast1" [Group_5/sample.c:1868]   --->   Operation 1691 'add' 'sum8_2' <Predicate = (!exitcond_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1692 [1/1] (0.00ns)   --->   "%newIndex24 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum8_2, i32 3, i32 8)" [Group_5/sample.c:1868]   --->   Operation 1692 'partselect' 'newIndex24' <Predicate = (!exitcond_2)> <Delay = 0.00>

State 282 <SV = 7> <Delay = 2.77>
ST_282 : Operation 1693 [1/1] (0.00ns)   --->   "%newIndex23 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 1, i3 %tmp_42)" [Group_5/sample.c:1865]   --->   Operation 1693 'bitconcatenate' 'newIndex23' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1694 [1/1] (0.00ns)   --->   "%newIndex85_cast = zext i7 %newIndex23 to i64" [Group_5/sample.c:1865]   --->   Operation 1694 'zext' 'newIndex85_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1695 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex85_cast" [Group_5/sample.c:1865]   --->   Operation 1695 'getelementptr' 'A_addr_36' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1696 [2/2] (1.75ns)   --->   "%A_load_36 = load float* %A_addr_36, align 4" [Group_5/sample.c:1865]   --->   Operation 1696 'load' 'A_load_36' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_282 : Operation 1697 [1/1] (0.00ns)   --->   "%A8_addr_5 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex85_cast" [Group_5/sample.c:1865]   --->   Operation 1697 'getelementptr' 'A8_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1698 [2/2] (1.75ns)   --->   "%A8_load_5 = load float* %A8_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1698 'load' 'A8_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_282 : Operation 1699 [1/1] (0.00ns)   --->   "%A9_addr_5 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex85_cast" [Group_5/sample.c:1865]   --->   Operation 1699 'getelementptr' 'A9_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1700 [2/2] (1.75ns)   --->   "%A9_load_5 = load float* %A9_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1700 'load' 'A9_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_282 : Operation 1701 [1/1] (0.00ns)   --->   "%A10_addr_5 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex85_cast" [Group_5/sample.c:1865]   --->   Operation 1701 'getelementptr' 'A10_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1702 [2/2] (1.75ns)   --->   "%A10_load_5 = load float* %A10_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1702 'load' 'A10_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_282 : Operation 1703 [1/1] (0.00ns)   --->   "%A11_addr_5 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex85_cast" [Group_5/sample.c:1865]   --->   Operation 1703 'getelementptr' 'A11_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1704 [2/2] (1.75ns)   --->   "%A11_load_5 = load float* %A11_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1704 'load' 'A11_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_282 : Operation 1705 [1/1] (0.00ns)   --->   "%A12_addr_5 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex85_cast" [Group_5/sample.c:1865]   --->   Operation 1705 'getelementptr' 'A12_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1706 [2/2] (1.75ns)   --->   "%A12_load_5 = load float* %A12_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1706 'load' 'A12_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_282 : Operation 1707 [1/1] (0.00ns)   --->   "%A13_addr_5 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex85_cast" [Group_5/sample.c:1865]   --->   Operation 1707 'getelementptr' 'A13_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1708 [2/2] (1.75ns)   --->   "%A13_load_5 = load float* %A13_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1708 'load' 'A13_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_282 : Operation 1709 [1/1] (0.00ns)   --->   "%A14_addr_5 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex85_cast" [Group_5/sample.c:1865]   --->   Operation 1709 'getelementptr' 'A14_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1710 [2/2] (1.75ns)   --->   "%A14_load_5 = load float* %A14_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1710 'load' 'A14_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_282 : Operation 1711 [1/1] (0.00ns)   --->   "%newIndex87_cast = zext i6 %newIndex24 to i64" [Group_5/sample.c:1868]   --->   Operation 1711 'zext' 'newIndex87_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1712 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_56 = getelementptr [64 x float]* @dense_15_kernel_arra_7, i64 0, i64 %newIndex87_cast" [Group_5/sample.c:1868]   --->   Operation 1712 'getelementptr' 'dense_15_kernel_arra_56' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_282 : Operation 1713 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_57 = load float* %dense_15_kernel_arra_56, align 4" [Group_5/sample.c:1868]   --->   Operation 1713 'load' 'dense_15_kernel_arra_57' <Predicate = (!exitcond_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 283 <SV = 8> <Delay = 3.58>
ST_283 : Operation 1714 [1/1] (0.00ns)   --->   "%arrayNo36 = zext i3 %tmp_389 to i64" [Group_5/sample.c:1865]   --->   Operation 1714 'zext' 'arrayNo36' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_283 : Operation 1715 [1/2] (1.75ns)   --->   "%A_load_36 = load float* %A_addr_36, align 4" [Group_5/sample.c:1865]   --->   Operation 1715 'load' 'A_load_36' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_283 : Operation 1716 [1/2] (1.75ns)   --->   "%A8_load_5 = load float* %A8_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1716 'load' 'A8_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_283 : Operation 1717 [1/2] (1.75ns)   --->   "%A9_load_5 = load float* %A9_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1717 'load' 'A9_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_283 : Operation 1718 [1/2] (1.75ns)   --->   "%A10_load_5 = load float* %A10_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1718 'load' 'A10_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_283 : Operation 1719 [1/2] (1.75ns)   --->   "%A11_load_5 = load float* %A11_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1719 'load' 'A11_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_283 : Operation 1720 [1/2] (1.75ns)   --->   "%A12_load_5 = load float* %A12_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1720 'load' 'A12_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_283 : Operation 1721 [1/2] (1.75ns)   --->   "%A13_load_5 = load float* %A13_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1721 'load' 'A13_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_283 : Operation 1722 [1/2] (1.75ns)   --->   "%A14_load_5 = load float* %A14_addr_5, align 4" [Group_5/sample.c:1865]   --->   Operation 1722 'load' 'A14_load_5' <Predicate = (!exitcond_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_283 : Operation 1723 [1/1] (1.83ns)   --->   "%tmp_282 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_36, float %A8_load_5, float %A9_load_5, float %A10_load_5, float %A11_load_5, float %A12_load_5, float %A13_load_5, float %A14_load_5, i64 %arrayNo36)" [Group_5/sample.c:1865]   --->   Operation 1723 'mux' 'tmp_282' <Predicate = (!exitcond_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1724 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_57 = load float* %dense_15_kernel_arra_56, align 4" [Group_5/sample.c:1868]   --->   Operation 1724 'load' 'dense_15_kernel_arra_57' <Predicate = (!exitcond_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 284 <SV = 9> <Delay = 3.65>
ST_284 : Operation 1725 [5/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_282, %dense_15_kernel_arra_57" [Group_5/sample.c:1869]   --->   Operation 1725 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 10> <Delay = 3.65>
ST_285 : Operation 1726 [4/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_282, %dense_15_kernel_arra_57" [Group_5/sample.c:1869]   --->   Operation 1726 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 11> <Delay = 3.65>
ST_286 : Operation 1727 [3/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_282, %dense_15_kernel_arra_57" [Group_5/sample.c:1869]   --->   Operation 1727 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 12> <Delay = 3.65>
ST_287 : Operation 1728 [2/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_282, %dense_15_kernel_arra_57" [Group_5/sample.c:1869]   --->   Operation 1728 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 13> <Delay = 3.65>
ST_288 : Operation 1729 [1/5] (3.65ns)   --->   "%tmp_36_2 = fmul float %tmp_282, %dense_15_kernel_arra_57" [Group_5/sample.c:1869]   --->   Operation 1729 'fmul' 'tmp_36_2' <Predicate = (!exitcond_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 14> <Delay = 3.29>
ST_289 : Operation 1730 [8/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1730 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 15> <Delay = 3.29>
ST_290 : Operation 1731 [7/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1731 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 16> <Delay = 3.29>
ST_291 : Operation 1732 [6/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1732 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 17> <Delay = 3.29>
ST_292 : Operation 1733 [5/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1733 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 18> <Delay = 3.29>
ST_293 : Operation 1734 [4/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1734 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 19> <Delay = 3.29>
ST_294 : Operation 1735 [3/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1735 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 20> <Delay = 3.29>
ST_295 : Operation 1736 [2/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1736 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 21> <Delay = 3.29>
ST_296 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp_195 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1737 'specregionbegin' 'tmp_195' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_296 : Operation 1738 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1738 'specpipeline' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_296 : Operation 1739 [1/8] (3.29ns)   --->   "%sum_1_2 = fadd float %sum1_2, %tmp_36_2" [Group_5/sample.c:1869]   --->   Operation 1739 'fadd' 'sum_1_2' <Predicate = (!exitcond_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1740 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_195)" [Group_5/sample.c:1870]   --->   Operation 1740 'specregionend' 'empty_147' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_296 : Operation 1741 [1/1] (0.00ns)   --->   "br label %39" [Group_5/sample.c:1865]   --->   Operation 1741 'br' <Predicate = (!exitcond_2)> <Delay = 0.00>

State 297 <SV = 7> <Delay = 1.75>
ST_297 : Operation 1742 [1/1] (0.00ns)   --->   "%j_14_2_s = or i4 %tmp_381, 1" [Group_5/sample.c:1860]   --->   Operation 1742 'or' 'j_14_2_s' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1743 [1/1] (0.00ns)   --->   "%j_14_2_cast = zext i4 %j_14_2_s to i64" [Group_5/sample.c:1860]   --->   Operation 1743 'zext' 'j_14_2_cast' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1744 [1/1] (0.00ns)   --->   "%d_addr_8 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_2_cast" [Group_5/sample.c:1862]   --->   Operation 1744 'getelementptr' 'd_addr_8' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1745 [2/2] (1.75ns)   --->   "%d_load_8 = load float* %d_addr_8, align 4" [Group_5/sample.c:1862]   --->   Operation 1745 'load' 'd_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 298 <SV = 8> <Delay = 1.75>
ST_298 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_41 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %j_2, i32 3, i32 4)" [Group_5/sample.c:1860]   --->   Operation 1746 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1747 [1/1] (0.00ns)   --->   "%newIndex22 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 1, i2 %tmp_41)" [Group_5/sample.c:1860]   --->   Operation 1747 'bitconcatenate' 'newIndex22' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1748 [1/1] (0.00ns)   --->   "%newIndex84_cast = zext i6 %newIndex22 to i64" [Group_5/sample.c:1860]   --->   Operation 1748 'zext' 'newIndex84_cast' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1749 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr [2 x float]* %C, i64 0, i64 %newIndex84_cast" [Group_5/sample.c:1871]   --->   Operation 1749 'getelementptr' 'C_addr_5' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 1750 [1/1] (1.75ns)   --->   "store float %sum1_2, float* %C_addr_5, align 4" [Group_5/sample.c:1871]   --->   Operation 1750 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_298 : Operation 1751 [1/2] (1.75ns)   --->   "%d_load_8 = load float* %d_addr_8, align 4" [Group_5/sample.c:1862]   --->   Operation 1751 'load' 'd_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_298 : Operation 1752 [1/1] (1.35ns)   --->   "br label %41" [Group_5/sample.c:1865]   --->   Operation 1752 'br' <Predicate = true> <Delay = 1.35>

State 299 <SV = 9> <Delay = 2.77>
ST_299 : Operation 1753 [1/1] (0.00ns)   --->   "%sum1_2_1 = phi float [ %d_load_8, %branch120 ], [ %sum_1_2_1, %42 ]" [Group_5/sample.c:1862]   --->   Operation 1753 'phi' 'sum1_2_1' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1754 [1/1] (0.00ns)   --->   "%k_214_1 = phi i6 [ 0, %branch120 ], [ %k_2_2_1, %42 ]" [Group_5/sample.c:1865]   --->   Operation 1754 'phi' 'k_214_1' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1755 [1/1] (1.22ns)   --->   "%exitcond_2_1 = icmp eq i6 %k_214_1, -32" [Group_5/sample.c:1865]   --->   Operation 1755 'icmp' 'exitcond_2_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1756 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1756 'speclooptripcount' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1757 [1/1] (1.60ns)   --->   "%k_2_2_1 = add i6 %k_214_1, 1" [Group_5/sample.c:1865]   --->   Operation 1757 'add' 'k_2_2_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1758 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_1, label %branch113, label %42" [Group_5/sample.c:1865]   --->   Operation 1758 'br' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_398 = trunc i6 %k_214_1 to i3" [Group_5/sample.c:1865]   --->   Operation 1759 'trunc' 'tmp_398' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_48 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_214_1, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1760 'partselect' 'tmp_48' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1761 [1/1] (0.00ns)   --->   "%newIndex28 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 1, i3 %tmp_48)" [Group_5/sample.c:1865]   --->   Operation 1761 'bitconcatenate' 'newIndex28' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1762 [1/1] (0.00ns)   --->   "%newIndex95_cast = zext i7 %newIndex28 to i64" [Group_5/sample.c:1865]   --->   Operation 1762 'zext' 'newIndex95_cast' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1763 [1/1] (0.00ns)   --->   "%A_addr_39 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex95_cast" [Group_5/sample.c:1865]   --->   Operation 1763 'getelementptr' 'A_addr_39' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1764 [2/2] (1.75ns)   --->   "%A_load_39 = load float* %A_addr_39, align 4" [Group_5/sample.c:1865]   --->   Operation 1764 'load' 'A_load_39' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_299 : Operation 1765 [1/1] (0.00ns)   --->   "%A8_addr_8 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex95_cast" [Group_5/sample.c:1865]   --->   Operation 1765 'getelementptr' 'A8_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1766 [2/2] (1.75ns)   --->   "%A8_load_8 = load float* %A8_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1766 'load' 'A8_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_299 : Operation 1767 [1/1] (0.00ns)   --->   "%A9_addr_8 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex95_cast" [Group_5/sample.c:1865]   --->   Operation 1767 'getelementptr' 'A9_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1768 [2/2] (1.75ns)   --->   "%A9_load_8 = load float* %A9_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1768 'load' 'A9_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_299 : Operation 1769 [1/1] (0.00ns)   --->   "%A10_addr_8 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex95_cast" [Group_5/sample.c:1865]   --->   Operation 1769 'getelementptr' 'A10_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1770 [2/2] (1.75ns)   --->   "%A10_load_8 = load float* %A10_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1770 'load' 'A10_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_299 : Operation 1771 [1/1] (0.00ns)   --->   "%A11_addr_8 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex95_cast" [Group_5/sample.c:1865]   --->   Operation 1771 'getelementptr' 'A11_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1772 [2/2] (1.75ns)   --->   "%A11_load_8 = load float* %A11_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1772 'load' 'A11_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_299 : Operation 1773 [1/1] (0.00ns)   --->   "%A12_addr_8 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex95_cast" [Group_5/sample.c:1865]   --->   Operation 1773 'getelementptr' 'A12_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1774 [2/2] (1.75ns)   --->   "%A12_load_8 = load float* %A12_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1774 'load' 'A12_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_299 : Operation 1775 [1/1] (0.00ns)   --->   "%A13_addr_8 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex95_cast" [Group_5/sample.c:1865]   --->   Operation 1775 'getelementptr' 'A13_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1776 [2/2] (1.75ns)   --->   "%A13_load_8 = load float* %A13_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1776 'load' 'A13_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_299 : Operation 1777 [1/1] (0.00ns)   --->   "%A14_addr_8 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex95_cast" [Group_5/sample.c:1865]   --->   Operation 1777 'getelementptr' 'A14_addr_8' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1778 [2/2] (1.75ns)   --->   "%A14_load_8 = load float* %A14_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1778 'load' 'A14_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_299 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_399 = trunc i6 %k_214_1 to i5" [Group_5/sample.c:1865]   --->   Operation 1779 'trunc' 'tmp_399' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_2, i32 3)" [Group_5/sample.c:1860]   --->   Operation 1780 'bitselect' 'tmp_400' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1781 [1/1] (0.00ns)   --->   "%newIndex29 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_399, i1 %tmp_400)" [Group_5/sample.c:1865]   --->   Operation 1781 'bitconcatenate' 'newIndex29' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1782 [1/1] (0.00ns)   --->   "%newIndex96_cast = zext i6 %newIndex29 to i64" [Group_5/sample.c:1865]   --->   Operation 1782 'zext' 'newIndex96_cast' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1783 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_58 = getelementptr [64 x float]* @dense_15_kernel_arra_6, i64 0, i64 %newIndex96_cast" [Group_5/sample.c:1865]   --->   Operation 1783 'getelementptr' 'dense_15_kernel_arra_58' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_299 : Operation 1784 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_59 = load float* %dense_15_kernel_arra_58, align 4" [Group_5/sample.c:1865]   --->   Operation 1784 'load' 'dense_15_kernel_arra_59' <Predicate = (!exitcond_2_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 300 <SV = 10> <Delay = 3.58>
ST_300 : Operation 1785 [1/1] (0.00ns)   --->   "%arrayNo39 = zext i3 %tmp_398 to i64" [Group_5/sample.c:1865]   --->   Operation 1785 'zext' 'arrayNo39' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_300 : Operation 1786 [1/2] (1.75ns)   --->   "%A_load_39 = load float* %A_addr_39, align 4" [Group_5/sample.c:1865]   --->   Operation 1786 'load' 'A_load_39' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_300 : Operation 1787 [1/2] (1.75ns)   --->   "%A8_load_8 = load float* %A8_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1787 'load' 'A8_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_300 : Operation 1788 [1/2] (1.75ns)   --->   "%A9_load_8 = load float* %A9_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1788 'load' 'A9_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_300 : Operation 1789 [1/2] (1.75ns)   --->   "%A10_load_8 = load float* %A10_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1789 'load' 'A10_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_300 : Operation 1790 [1/2] (1.75ns)   --->   "%A11_load_8 = load float* %A11_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1790 'load' 'A11_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_300 : Operation 1791 [1/2] (1.75ns)   --->   "%A12_load_8 = load float* %A12_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1791 'load' 'A12_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_300 : Operation 1792 [1/2] (1.75ns)   --->   "%A13_load_8 = load float* %A13_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1792 'load' 'A13_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_300 : Operation 1793 [1/2] (1.75ns)   --->   "%A14_load_8 = load float* %A14_addr_8, align 4" [Group_5/sample.c:1865]   --->   Operation 1793 'load' 'A14_load_8' <Predicate = (!exitcond_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_300 : Operation 1794 [1/1] (1.83ns)   --->   "%tmp_285 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_39, float %A8_load_8, float %A9_load_8, float %A10_load_8, float %A11_load_8, float %A12_load_8, float %A13_load_8, float %A14_load_8, i64 %arrayNo39)" [Group_5/sample.c:1865]   --->   Operation 1794 'mux' 'tmp_285' <Predicate = (!exitcond_2_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 1795 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_59 = load float* %dense_15_kernel_arra_58, align 4" [Group_5/sample.c:1865]   --->   Operation 1795 'load' 'dense_15_kernel_arra_59' <Predicate = (!exitcond_2_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 301 <SV = 11> <Delay = 3.65>
ST_301 : Operation 1796 [5/5] (3.65ns)   --->   "%tmp_36_2_1 = fmul float %tmp_285, %dense_15_kernel_arra_59" [Group_5/sample.c:1869]   --->   Operation 1796 'fmul' 'tmp_36_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 12> <Delay = 3.65>
ST_302 : Operation 1797 [4/5] (3.65ns)   --->   "%tmp_36_2_1 = fmul float %tmp_285, %dense_15_kernel_arra_59" [Group_5/sample.c:1869]   --->   Operation 1797 'fmul' 'tmp_36_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 13> <Delay = 3.65>
ST_303 : Operation 1798 [3/5] (3.65ns)   --->   "%tmp_36_2_1 = fmul float %tmp_285, %dense_15_kernel_arra_59" [Group_5/sample.c:1869]   --->   Operation 1798 'fmul' 'tmp_36_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 14> <Delay = 3.65>
ST_304 : Operation 1799 [2/5] (3.65ns)   --->   "%tmp_36_2_1 = fmul float %tmp_285, %dense_15_kernel_arra_59" [Group_5/sample.c:1869]   --->   Operation 1799 'fmul' 'tmp_36_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 15> <Delay = 3.65>
ST_305 : Operation 1800 [1/5] (3.65ns)   --->   "%tmp_36_2_1 = fmul float %tmp_285, %dense_15_kernel_arra_59" [Group_5/sample.c:1869]   --->   Operation 1800 'fmul' 'tmp_36_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 16> <Delay = 3.29>
ST_306 : Operation 1801 [8/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1801 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 17> <Delay = 3.29>
ST_307 : Operation 1802 [7/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1802 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 18> <Delay = 3.29>
ST_308 : Operation 1803 [6/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1803 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 19> <Delay = 3.29>
ST_309 : Operation 1804 [5/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1804 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 20> <Delay = 3.29>
ST_310 : Operation 1805 [4/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1805 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 21> <Delay = 3.29>
ST_311 : Operation 1806 [3/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1806 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 22> <Delay = 3.29>
ST_312 : Operation 1807 [2/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1807 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 23> <Delay = 3.29>
ST_313 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_201 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1808 'specregionbegin' 'tmp_201' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_313 : Operation 1809 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1809 'specpipeline' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_313 : Operation 1810 [1/8] (3.29ns)   --->   "%sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1" [Group_5/sample.c:1869]   --->   Operation 1810 'fadd' 'sum_1_2_1' <Predicate = (!exitcond_2_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 1811 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_201)" [Group_5/sample.c:1870]   --->   Operation 1811 'specregionend' 'empty_149' <Predicate = (!exitcond_2_1)> <Delay = 0.00>
ST_313 : Operation 1812 [1/1] (0.00ns)   --->   "br label %41" [Group_5/sample.c:1865]   --->   Operation 1812 'br' <Predicate = (!exitcond_2_1)> <Delay = 0.00>

State 314 <SV = 10> <Delay = 1.75>
ST_314 : Operation 1813 [1/1] (0.00ns)   --->   "%j_14_2_8 = or i4 %tmp_381, 2" [Group_5/sample.c:1860]   --->   Operation 1813 'or' 'j_14_2_8' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1814 [1/1] (0.00ns)   --->   "%j_14_2_8_cast = zext i4 %j_14_2_8 to i64" [Group_5/sample.c:1860]   --->   Operation 1814 'zext' 'j_14_2_8_cast' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1815 [1/1] (0.00ns)   --->   "%d_addr_12 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_2_8_cast" [Group_5/sample.c:1862]   --->   Operation 1815 'getelementptr' 'd_addr_12' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 1816 [2/2] (1.75ns)   --->   "%d_load_12 = load float* %d_addr_12, align 4" [Group_5/sample.c:1862]   --->   Operation 1816 'load' 'd_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 315 <SV = 11> <Delay = 1.75>
ST_315 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_2, i32 3)" [Group_5/sample.c:1860]   --->   Operation 1817 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 1818 [1/1] (0.00ns)   --->   "%newIndex27 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 2, i1 %tmp_397)" [Group_5/sample.c:1860]   --->   Operation 1818 'bitconcatenate' 'newIndex27' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 1819 [1/1] (0.00ns)   --->   "%newIndex94_cast = zext i6 %newIndex27 to i64" [Group_5/sample.c:1860]   --->   Operation 1819 'zext' 'newIndex94_cast' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 1820 [1/1] (0.00ns)   --->   "%C1_addr_2 = getelementptr [2 x float]* %C1, i64 0, i64 %newIndex94_cast" [Group_5/sample.c:1871]   --->   Operation 1820 'getelementptr' 'C1_addr_2' <Predicate = true> <Delay = 0.00>
ST_315 : Operation 1821 [1/1] (1.75ns)   --->   "store float %sum1_2_1, float* %C1_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 1821 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_315 : Operation 1822 [1/2] (1.75ns)   --->   "%d_load_12 = load float* %d_addr_12, align 4" [Group_5/sample.c:1862]   --->   Operation 1822 'load' 'd_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_315 : Operation 1823 [1/1] (1.35ns)   --->   "br label %43" [Group_5/sample.c:1865]   --->   Operation 1823 'br' <Predicate = true> <Delay = 1.35>

State 316 <SV = 12> <Delay = 2.77>
ST_316 : Operation 1824 [1/1] (0.00ns)   --->   "%sum1_2_2 = phi float [ %d_load_12, %branch113 ], [ %sum_1_2_2, %44 ]" [Group_5/sample.c:1862]   --->   Operation 1824 'phi' 'sum1_2_2' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1825 [1/1] (0.00ns)   --->   "%k_214_2 = phi i6 [ 0, %branch113 ], [ %k_2_2_2, %44 ]" [Group_5/sample.c:1865]   --->   Operation 1825 'phi' 'k_214_2' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1826 [1/1] (1.22ns)   --->   "%exitcond_2_2 = icmp eq i6 %k_214_2, -32" [Group_5/sample.c:1865]   --->   Operation 1826 'icmp' 'exitcond_2_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1827 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1827 'speclooptripcount' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1828 [1/1] (1.60ns)   --->   "%k_2_2_2 = add i6 %k_214_2, 1" [Group_5/sample.c:1865]   --->   Operation 1828 'add' 'k_2_2_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1829 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_2, label %branch106, label %44" [Group_5/sample.c:1865]   --->   Operation 1829 'br' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp_410 = trunc i6 %k_214_2 to i3" [Group_5/sample.c:1865]   --->   Operation 1830 'trunc' 'tmp_410' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1831 [1/1] (0.00ns)   --->   "%tmp_54 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_214_2, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1831 'partselect' 'tmp_54' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1832 [1/1] (0.00ns)   --->   "%newIndex35 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 1, i3 %tmp_54)" [Group_5/sample.c:1865]   --->   Operation 1832 'bitconcatenate' 'newIndex35' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1833 [1/1] (0.00ns)   --->   "%newIndex107_cast = zext i7 %newIndex35 to i64" [Group_5/sample.c:1865]   --->   Operation 1833 'zext' 'newIndex107_cast' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1834 [1/1] (0.00ns)   --->   "%A_addr_43 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex107_cast" [Group_5/sample.c:1865]   --->   Operation 1834 'getelementptr' 'A_addr_43' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1835 [2/2] (1.75ns)   --->   "%A_load_43 = load float* %A_addr_43, align 4" [Group_5/sample.c:1865]   --->   Operation 1835 'load' 'A_load_43' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_316 : Operation 1836 [1/1] (0.00ns)   --->   "%A8_addr_12 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex107_cast" [Group_5/sample.c:1865]   --->   Operation 1836 'getelementptr' 'A8_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1837 [2/2] (1.75ns)   --->   "%A8_load_12 = load float* %A8_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1837 'load' 'A8_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_316 : Operation 1838 [1/1] (0.00ns)   --->   "%A9_addr_12 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex107_cast" [Group_5/sample.c:1865]   --->   Operation 1838 'getelementptr' 'A9_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1839 [2/2] (1.75ns)   --->   "%A9_load_12 = load float* %A9_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1839 'load' 'A9_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_316 : Operation 1840 [1/1] (0.00ns)   --->   "%A10_addr_12 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex107_cast" [Group_5/sample.c:1865]   --->   Operation 1840 'getelementptr' 'A10_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1841 [2/2] (1.75ns)   --->   "%A10_load_12 = load float* %A10_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1841 'load' 'A10_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_316 : Operation 1842 [1/1] (0.00ns)   --->   "%A11_addr_12 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex107_cast" [Group_5/sample.c:1865]   --->   Operation 1842 'getelementptr' 'A11_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1843 [2/2] (1.75ns)   --->   "%A11_load_12 = load float* %A11_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1843 'load' 'A11_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_316 : Operation 1844 [1/1] (0.00ns)   --->   "%A12_addr_12 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex107_cast" [Group_5/sample.c:1865]   --->   Operation 1844 'getelementptr' 'A12_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1845 [2/2] (1.75ns)   --->   "%A12_load_12 = load float* %A12_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1845 'load' 'A12_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_316 : Operation 1846 [1/1] (0.00ns)   --->   "%A13_addr_12 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex107_cast" [Group_5/sample.c:1865]   --->   Operation 1846 'getelementptr' 'A13_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1847 [2/2] (1.75ns)   --->   "%A13_load_12 = load float* %A13_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1847 'load' 'A13_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_316 : Operation 1848 [1/1] (0.00ns)   --->   "%A14_addr_12 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex107_cast" [Group_5/sample.c:1865]   --->   Operation 1848 'getelementptr' 'A14_addr_12' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1849 [2/2] (1.75ns)   --->   "%A14_load_12 = load float* %A14_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1849 'load' 'A14_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_316 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_411 = trunc i6 %k_214_2 to i5" [Group_5/sample.c:1865]   --->   Operation 1850 'trunc' 'tmp_411' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1851 [1/1] (0.00ns)   --->   "%newIndex36 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_411, i1 %tmp_397)" [Group_5/sample.c:1865]   --->   Operation 1851 'bitconcatenate' 'newIndex36' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1852 [1/1] (0.00ns)   --->   "%newIndex109_cast = zext i6 %newIndex36 to i64" [Group_5/sample.c:1865]   --->   Operation 1852 'zext' 'newIndex109_cast' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1853 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_60 = getelementptr [64 x float]* @dense_15_kernel_arra_5, i64 0, i64 %newIndex109_cast" [Group_5/sample.c:1865]   --->   Operation 1853 'getelementptr' 'dense_15_kernel_arra_60' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_316 : Operation 1854 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_61 = load float* %dense_15_kernel_arra_60, align 4" [Group_5/sample.c:1865]   --->   Operation 1854 'load' 'dense_15_kernel_arra_61' <Predicate = (!exitcond_2_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 317 <SV = 13> <Delay = 3.58>
ST_317 : Operation 1855 [1/1] (0.00ns)   --->   "%arrayNo43 = zext i3 %tmp_410 to i64" [Group_5/sample.c:1865]   --->   Operation 1855 'zext' 'arrayNo43' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_317 : Operation 1856 [1/2] (1.75ns)   --->   "%A_load_43 = load float* %A_addr_43, align 4" [Group_5/sample.c:1865]   --->   Operation 1856 'load' 'A_load_43' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_317 : Operation 1857 [1/2] (1.75ns)   --->   "%A8_load_12 = load float* %A8_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1857 'load' 'A8_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_317 : Operation 1858 [1/2] (1.75ns)   --->   "%A9_load_12 = load float* %A9_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1858 'load' 'A9_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_317 : Operation 1859 [1/2] (1.75ns)   --->   "%A10_load_12 = load float* %A10_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1859 'load' 'A10_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_317 : Operation 1860 [1/2] (1.75ns)   --->   "%A11_load_12 = load float* %A11_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1860 'load' 'A11_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_317 : Operation 1861 [1/2] (1.75ns)   --->   "%A12_load_12 = load float* %A12_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1861 'load' 'A12_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_317 : Operation 1862 [1/2] (1.75ns)   --->   "%A13_load_12 = load float* %A13_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1862 'load' 'A13_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_317 : Operation 1863 [1/2] (1.75ns)   --->   "%A14_load_12 = load float* %A14_addr_12, align 4" [Group_5/sample.c:1865]   --->   Operation 1863 'load' 'A14_load_12' <Predicate = (!exitcond_2_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_317 : Operation 1864 [1/1] (1.83ns)   --->   "%tmp_289 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_43, float %A8_load_12, float %A9_load_12, float %A10_load_12, float %A11_load_12, float %A12_load_12, float %A13_load_12, float %A14_load_12, i64 %arrayNo43)" [Group_5/sample.c:1865]   --->   Operation 1864 'mux' 'tmp_289' <Predicate = (!exitcond_2_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 1865 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_61 = load float* %dense_15_kernel_arra_60, align 4" [Group_5/sample.c:1865]   --->   Operation 1865 'load' 'dense_15_kernel_arra_61' <Predicate = (!exitcond_2_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 318 <SV = 14> <Delay = 3.65>
ST_318 : Operation 1866 [5/5] (3.65ns)   --->   "%tmp_36_2_2 = fmul float %tmp_289, %dense_15_kernel_arra_61" [Group_5/sample.c:1869]   --->   Operation 1866 'fmul' 'tmp_36_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 15> <Delay = 3.65>
ST_319 : Operation 1867 [4/5] (3.65ns)   --->   "%tmp_36_2_2 = fmul float %tmp_289, %dense_15_kernel_arra_61" [Group_5/sample.c:1869]   --->   Operation 1867 'fmul' 'tmp_36_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 16> <Delay = 3.65>
ST_320 : Operation 1868 [3/5] (3.65ns)   --->   "%tmp_36_2_2 = fmul float %tmp_289, %dense_15_kernel_arra_61" [Group_5/sample.c:1869]   --->   Operation 1868 'fmul' 'tmp_36_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 17> <Delay = 3.65>
ST_321 : Operation 1869 [2/5] (3.65ns)   --->   "%tmp_36_2_2 = fmul float %tmp_289, %dense_15_kernel_arra_61" [Group_5/sample.c:1869]   --->   Operation 1869 'fmul' 'tmp_36_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 18> <Delay = 3.65>
ST_322 : Operation 1870 [1/5] (3.65ns)   --->   "%tmp_36_2_2 = fmul float %tmp_289, %dense_15_kernel_arra_61" [Group_5/sample.c:1869]   --->   Operation 1870 'fmul' 'tmp_36_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 19> <Delay = 3.29>
ST_323 : Operation 1871 [8/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1871 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 20> <Delay = 3.29>
ST_324 : Operation 1872 [7/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1872 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 21> <Delay = 3.29>
ST_325 : Operation 1873 [6/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1873 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 22> <Delay = 3.29>
ST_326 : Operation 1874 [5/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1874 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 23> <Delay = 3.29>
ST_327 : Operation 1875 [4/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1875 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 24> <Delay = 3.29>
ST_328 : Operation 1876 [3/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1876 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 25> <Delay = 3.29>
ST_329 : Operation 1877 [2/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1877 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 26> <Delay = 3.29>
ST_330 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_209 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1878 'specregionbegin' 'tmp_209' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_330 : Operation 1879 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1879 'specpipeline' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_330 : Operation 1880 [1/8] (3.29ns)   --->   "%sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2" [Group_5/sample.c:1869]   --->   Operation 1880 'fadd' 'sum_1_2_2' <Predicate = (!exitcond_2_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 1881 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_209)" [Group_5/sample.c:1870]   --->   Operation 1881 'specregionend' 'empty_151' <Predicate = (!exitcond_2_2)> <Delay = 0.00>
ST_330 : Operation 1882 [1/1] (0.00ns)   --->   "br label %43" [Group_5/sample.c:1865]   --->   Operation 1882 'br' <Predicate = (!exitcond_2_2)> <Delay = 0.00>

State 331 <SV = 13> <Delay = 1.75>
ST_331 : Operation 1883 [1/1] (0.00ns)   --->   "%j_14_2_9 = or i4 %tmp_381, 3" [Group_5/sample.c:1860]   --->   Operation 1883 'or' 'j_14_2_9' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1884 [1/1] (0.00ns)   --->   "%j_14_2_9_cast = zext i4 %j_14_2_9 to i64" [Group_5/sample.c:1860]   --->   Operation 1884 'zext' 'j_14_2_9_cast' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1885 [1/1] (0.00ns)   --->   "%d_addr_16 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_2_9_cast" [Group_5/sample.c:1862]   --->   Operation 1885 'getelementptr' 'd_addr_16' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1886 [2/2] (1.75ns)   --->   "%d_load_16 = load float* %d_addr_16, align 4" [Group_5/sample.c:1862]   --->   Operation 1886 'load' 'd_load_16' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 332 <SV = 14> <Delay = 1.75>
ST_332 : Operation 1887 [1/1] (0.00ns)   --->   "%C2_addr_2 = getelementptr [2 x float]* %C2, i64 0, i64 %newIndex94_cast" [Group_5/sample.c:1871]   --->   Operation 1887 'getelementptr' 'C2_addr_2' <Predicate = true> <Delay = 0.00>
ST_332 : Operation 1888 [1/1] (1.75ns)   --->   "store float %sum1_2_2, float* %C2_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 1888 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_332 : Operation 1889 [1/2] (1.75ns)   --->   "%d_load_16 = load float* %d_addr_16, align 4" [Group_5/sample.c:1862]   --->   Operation 1889 'load' 'd_load_16' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_332 : Operation 1890 [1/1] (1.35ns)   --->   "br label %45" [Group_5/sample.c:1865]   --->   Operation 1890 'br' <Predicate = true> <Delay = 1.35>

State 333 <SV = 15> <Delay = 2.77>
ST_333 : Operation 1891 [1/1] (0.00ns)   --->   "%sum1_2_3 = phi float [ %d_load_16, %branch106 ], [ %sum_1_2_3, %46 ]" [Group_5/sample.c:1862]   --->   Operation 1891 'phi' 'sum1_2_3' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1892 [1/1] (0.00ns)   --->   "%k_214_3 = phi i6 [ 0, %branch106 ], [ %k_2_2_3, %46 ]" [Group_5/sample.c:1865]   --->   Operation 1892 'phi' 'k_214_3' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1893 [1/1] (1.22ns)   --->   "%exitcond_2_3 = icmp eq i6 %k_214_3, -32" [Group_5/sample.c:1865]   --->   Operation 1893 'icmp' 'exitcond_2_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1894 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1894 'speclooptripcount' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1895 [1/1] (1.60ns)   --->   "%k_2_2_3 = add i6 %k_214_3, 1" [Group_5/sample.c:1865]   --->   Operation 1895 'add' 'k_2_2_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1896 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_3, label %branch99, label %46" [Group_5/sample.c:1865]   --->   Operation 1896 'br' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_422 = trunc i6 %k_214_3 to i3" [Group_5/sample.c:1865]   --->   Operation 1897 'trunc' 'tmp_422' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1898 [1/1] (0.00ns)   --->   "%tmp_61 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_214_3, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1898 'partselect' 'tmp_61' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1899 [1/1] (0.00ns)   --->   "%newIndex42 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 1, i3 %tmp_61)" [Group_5/sample.c:1865]   --->   Operation 1899 'bitconcatenate' 'newIndex42' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1900 [1/1] (0.00ns)   --->   "%newIndex120_cast = zext i7 %newIndex42 to i64" [Group_5/sample.c:1865]   --->   Operation 1900 'zext' 'newIndex120_cast' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1901 [1/1] (0.00ns)   --->   "%A_addr_47 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex120_cast" [Group_5/sample.c:1865]   --->   Operation 1901 'getelementptr' 'A_addr_47' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1902 [2/2] (1.75ns)   --->   "%A_load_47 = load float* %A_addr_47, align 4" [Group_5/sample.c:1865]   --->   Operation 1902 'load' 'A_load_47' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_333 : Operation 1903 [1/1] (0.00ns)   --->   "%A8_addr_16 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex120_cast" [Group_5/sample.c:1865]   --->   Operation 1903 'getelementptr' 'A8_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1904 [2/2] (1.75ns)   --->   "%A8_load_16 = load float* %A8_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1904 'load' 'A8_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_333 : Operation 1905 [1/1] (0.00ns)   --->   "%A9_addr_16 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex120_cast" [Group_5/sample.c:1865]   --->   Operation 1905 'getelementptr' 'A9_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1906 [2/2] (1.75ns)   --->   "%A9_load_16 = load float* %A9_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1906 'load' 'A9_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_333 : Operation 1907 [1/1] (0.00ns)   --->   "%A10_addr_16 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex120_cast" [Group_5/sample.c:1865]   --->   Operation 1907 'getelementptr' 'A10_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1908 [2/2] (1.75ns)   --->   "%A10_load_16 = load float* %A10_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1908 'load' 'A10_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_333 : Operation 1909 [1/1] (0.00ns)   --->   "%A11_addr_16 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex120_cast" [Group_5/sample.c:1865]   --->   Operation 1909 'getelementptr' 'A11_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1910 [2/2] (1.75ns)   --->   "%A11_load_16 = load float* %A11_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1910 'load' 'A11_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_333 : Operation 1911 [1/1] (0.00ns)   --->   "%A12_addr_16 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex120_cast" [Group_5/sample.c:1865]   --->   Operation 1911 'getelementptr' 'A12_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1912 [2/2] (1.75ns)   --->   "%A12_load_16 = load float* %A12_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1912 'load' 'A12_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_333 : Operation 1913 [1/1] (0.00ns)   --->   "%A13_addr_16 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex120_cast" [Group_5/sample.c:1865]   --->   Operation 1913 'getelementptr' 'A13_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1914 [2/2] (1.75ns)   --->   "%A13_load_16 = load float* %A13_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1914 'load' 'A13_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_333 : Operation 1915 [1/1] (0.00ns)   --->   "%A14_addr_16 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex120_cast" [Group_5/sample.c:1865]   --->   Operation 1915 'getelementptr' 'A14_addr_16' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1916 [2/2] (1.75ns)   --->   "%A14_load_16 = load float* %A14_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1916 'load' 'A14_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_333 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_423 = trunc i6 %k_214_3 to i5" [Group_5/sample.c:1865]   --->   Operation 1917 'trunc' 'tmp_423' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1918 [1/1] (0.00ns)   --->   "%newIndex43 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_423, i1 %tmp_397)" [Group_5/sample.c:1865]   --->   Operation 1918 'bitconcatenate' 'newIndex43' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1919 [1/1] (0.00ns)   --->   "%newIndex121_cast = zext i6 %newIndex43 to i64" [Group_5/sample.c:1865]   --->   Operation 1919 'zext' 'newIndex121_cast' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1920 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_62 = getelementptr [64 x float]* @dense_15_kernel_arra_4, i64 0, i64 %newIndex121_cast" [Group_5/sample.c:1865]   --->   Operation 1920 'getelementptr' 'dense_15_kernel_arra_62' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_333 : Operation 1921 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_63 = load float* %dense_15_kernel_arra_62, align 4" [Group_5/sample.c:1865]   --->   Operation 1921 'load' 'dense_15_kernel_arra_63' <Predicate = (!exitcond_2_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 334 <SV = 16> <Delay = 3.58>
ST_334 : Operation 1922 [1/1] (0.00ns)   --->   "%arrayNo47 = zext i3 %tmp_422 to i64" [Group_5/sample.c:1865]   --->   Operation 1922 'zext' 'arrayNo47' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_334 : Operation 1923 [1/2] (1.75ns)   --->   "%A_load_47 = load float* %A_addr_47, align 4" [Group_5/sample.c:1865]   --->   Operation 1923 'load' 'A_load_47' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_334 : Operation 1924 [1/2] (1.75ns)   --->   "%A8_load_16 = load float* %A8_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1924 'load' 'A8_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_334 : Operation 1925 [1/2] (1.75ns)   --->   "%A9_load_16 = load float* %A9_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1925 'load' 'A9_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_334 : Operation 1926 [1/2] (1.75ns)   --->   "%A10_load_16 = load float* %A10_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1926 'load' 'A10_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_334 : Operation 1927 [1/2] (1.75ns)   --->   "%A11_load_16 = load float* %A11_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1927 'load' 'A11_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_334 : Operation 1928 [1/2] (1.75ns)   --->   "%A12_load_16 = load float* %A12_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1928 'load' 'A12_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_334 : Operation 1929 [1/2] (1.75ns)   --->   "%A13_load_16 = load float* %A13_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1929 'load' 'A13_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_334 : Operation 1930 [1/2] (1.75ns)   --->   "%A14_load_16 = load float* %A14_addr_16, align 4" [Group_5/sample.c:1865]   --->   Operation 1930 'load' 'A14_load_16' <Predicate = (!exitcond_2_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_334 : Operation 1931 [1/1] (1.83ns)   --->   "%tmp_293 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_47, float %A8_load_16, float %A9_load_16, float %A10_load_16, float %A11_load_16, float %A12_load_16, float %A13_load_16, float %A14_load_16, i64 %arrayNo47)" [Group_5/sample.c:1865]   --->   Operation 1931 'mux' 'tmp_293' <Predicate = (!exitcond_2_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1932 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_63 = load float* %dense_15_kernel_arra_62, align 4" [Group_5/sample.c:1865]   --->   Operation 1932 'load' 'dense_15_kernel_arra_63' <Predicate = (!exitcond_2_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 335 <SV = 17> <Delay = 3.65>
ST_335 : Operation 1933 [5/5] (3.65ns)   --->   "%tmp_36_2_3 = fmul float %tmp_293, %dense_15_kernel_arra_63" [Group_5/sample.c:1869]   --->   Operation 1933 'fmul' 'tmp_36_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 18> <Delay = 3.65>
ST_336 : Operation 1934 [4/5] (3.65ns)   --->   "%tmp_36_2_3 = fmul float %tmp_293, %dense_15_kernel_arra_63" [Group_5/sample.c:1869]   --->   Operation 1934 'fmul' 'tmp_36_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 19> <Delay = 3.65>
ST_337 : Operation 1935 [3/5] (3.65ns)   --->   "%tmp_36_2_3 = fmul float %tmp_293, %dense_15_kernel_arra_63" [Group_5/sample.c:1869]   --->   Operation 1935 'fmul' 'tmp_36_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 20> <Delay = 3.65>
ST_338 : Operation 1936 [2/5] (3.65ns)   --->   "%tmp_36_2_3 = fmul float %tmp_293, %dense_15_kernel_arra_63" [Group_5/sample.c:1869]   --->   Operation 1936 'fmul' 'tmp_36_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 21> <Delay = 3.65>
ST_339 : Operation 1937 [1/5] (3.65ns)   --->   "%tmp_36_2_3 = fmul float %tmp_293, %dense_15_kernel_arra_63" [Group_5/sample.c:1869]   --->   Operation 1937 'fmul' 'tmp_36_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 22> <Delay = 3.29>
ST_340 : Operation 1938 [8/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1938 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 23> <Delay = 3.29>
ST_341 : Operation 1939 [7/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1939 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 24> <Delay = 3.29>
ST_342 : Operation 1940 [6/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1940 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 25> <Delay = 3.29>
ST_343 : Operation 1941 [5/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1941 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 26> <Delay = 3.29>
ST_344 : Operation 1942 [4/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1942 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 27> <Delay = 3.29>
ST_345 : Operation 1943 [3/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1943 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 28> <Delay = 3.29>
ST_346 : Operation 1944 [2/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1944 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 29> <Delay = 3.29>
ST_347 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_217 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 1945 'specregionbegin' 'tmp_217' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_347 : Operation 1946 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 1946 'specpipeline' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_347 : Operation 1947 [1/8] (3.29ns)   --->   "%sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3" [Group_5/sample.c:1869]   --->   Operation 1947 'fadd' 'sum_1_2_3' <Predicate = (!exitcond_2_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 1948 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_217)" [Group_5/sample.c:1870]   --->   Operation 1948 'specregionend' 'empty_153' <Predicate = (!exitcond_2_3)> <Delay = 0.00>
ST_347 : Operation 1949 [1/1] (0.00ns)   --->   "br label %45" [Group_5/sample.c:1865]   --->   Operation 1949 'br' <Predicate = (!exitcond_2_3)> <Delay = 0.00>

State 348 <SV = 16> <Delay = 1.75>
ST_348 : Operation 1950 [1/1] (0.00ns)   --->   "%j_14_2_1 = or i4 %tmp_381, 4" [Group_5/sample.c:1860]   --->   Operation 1950 'or' 'j_14_2_1' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 1951 [1/1] (0.00ns)   --->   "%j_14_2_1_cast = zext i4 %j_14_2_1 to i64" [Group_5/sample.c:1860]   --->   Operation 1951 'zext' 'j_14_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 1952 [1/1] (0.00ns)   --->   "%d_addr_20 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_2_1_cast" [Group_5/sample.c:1862]   --->   Operation 1952 'getelementptr' 'd_addr_20' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 1953 [2/2] (1.75ns)   --->   "%d_load_20 = load float* %d_addr_20, align 4" [Group_5/sample.c:1862]   --->   Operation 1953 'load' 'd_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 349 <SV = 17> <Delay = 1.75>
ST_349 : Operation 1954 [1/1] (0.00ns)   --->   "%C3_addr_2 = getelementptr [2 x float]* %C3, i64 0, i64 %newIndex94_cast" [Group_5/sample.c:1871]   --->   Operation 1954 'getelementptr' 'C3_addr_2' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 1955 [1/1] (1.75ns)   --->   "store float %sum1_2_3, float* %C3_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 1955 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_349 : Operation 1956 [1/2] (1.75ns)   --->   "%d_load_20 = load float* %d_addr_20, align 4" [Group_5/sample.c:1862]   --->   Operation 1956 'load' 'd_load_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_349 : Operation 1957 [1/1] (1.35ns)   --->   "br label %47" [Group_5/sample.c:1865]   --->   Operation 1957 'br' <Predicate = true> <Delay = 1.35>

State 350 <SV = 18> <Delay = 2.77>
ST_350 : Operation 1958 [1/1] (0.00ns)   --->   "%sum1_2_4 = phi float [ %d_load_20, %branch99 ], [ %sum_1_2_4, %48 ]" [Group_5/sample.c:1862]   --->   Operation 1958 'phi' 'sum1_2_4' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1959 [1/1] (0.00ns)   --->   "%k_214_4 = phi i6 [ 0, %branch99 ], [ %k_2_2_4, %48 ]" [Group_5/sample.c:1865]   --->   Operation 1959 'phi' 'k_214_4' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1960 [1/1] (1.22ns)   --->   "%exitcond_2_4 = icmp eq i6 %k_214_4, -32" [Group_5/sample.c:1865]   --->   Operation 1960 'icmp' 'exitcond_2_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 1961 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1961 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1962 [1/1] (1.60ns)   --->   "%k_2_2_4 = add i6 %k_214_4, 1" [Group_5/sample.c:1865]   --->   Operation 1962 'add' 'k_2_2_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 1963 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_4, label %branch92, label %48" [Group_5/sample.c:1865]   --->   Operation 1963 'br' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 1964 [1/1] (0.00ns)   --->   "%tmp_432 = trunc i6 %k_214_4 to i3" [Group_5/sample.c:1865]   --->   Operation 1964 'trunc' 'tmp_432' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp_67 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_214_4, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 1965 'partselect' 'tmp_67' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1966 [1/1] (0.00ns)   --->   "%newIndex48 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 1, i3 %tmp_67)" [Group_5/sample.c:1865]   --->   Operation 1966 'bitconcatenate' 'newIndex48' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1967 [1/1] (0.00ns)   --->   "%newIndex132_cast = zext i7 %newIndex48 to i64" [Group_5/sample.c:1865]   --->   Operation 1967 'zext' 'newIndex132_cast' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1968 [1/1] (0.00ns)   --->   "%A_addr_51 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex132_cast" [Group_5/sample.c:1865]   --->   Operation 1968 'getelementptr' 'A_addr_51' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1969 [2/2] (1.75ns)   --->   "%A_load_51 = load float* %A_addr_51, align 4" [Group_5/sample.c:1865]   --->   Operation 1969 'load' 'A_load_51' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_350 : Operation 1970 [1/1] (0.00ns)   --->   "%A8_addr_20 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex132_cast" [Group_5/sample.c:1865]   --->   Operation 1970 'getelementptr' 'A8_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1971 [2/2] (1.75ns)   --->   "%A8_load_20 = load float* %A8_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1971 'load' 'A8_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_350 : Operation 1972 [1/1] (0.00ns)   --->   "%A9_addr_20 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex132_cast" [Group_5/sample.c:1865]   --->   Operation 1972 'getelementptr' 'A9_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1973 [2/2] (1.75ns)   --->   "%A9_load_20 = load float* %A9_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1973 'load' 'A9_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_350 : Operation 1974 [1/1] (0.00ns)   --->   "%A10_addr_20 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex132_cast" [Group_5/sample.c:1865]   --->   Operation 1974 'getelementptr' 'A10_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1975 [2/2] (1.75ns)   --->   "%A10_load_20 = load float* %A10_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1975 'load' 'A10_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_350 : Operation 1976 [1/1] (0.00ns)   --->   "%A11_addr_20 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex132_cast" [Group_5/sample.c:1865]   --->   Operation 1976 'getelementptr' 'A11_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1977 [2/2] (1.75ns)   --->   "%A11_load_20 = load float* %A11_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1977 'load' 'A11_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_350 : Operation 1978 [1/1] (0.00ns)   --->   "%A12_addr_20 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex132_cast" [Group_5/sample.c:1865]   --->   Operation 1978 'getelementptr' 'A12_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1979 [2/2] (1.75ns)   --->   "%A12_load_20 = load float* %A12_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1979 'load' 'A12_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_350 : Operation 1980 [1/1] (0.00ns)   --->   "%A13_addr_20 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex132_cast" [Group_5/sample.c:1865]   --->   Operation 1980 'getelementptr' 'A13_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1981 [2/2] (1.75ns)   --->   "%A13_load_20 = load float* %A13_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1981 'load' 'A13_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_350 : Operation 1982 [1/1] (0.00ns)   --->   "%A14_addr_20 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex132_cast" [Group_5/sample.c:1865]   --->   Operation 1982 'getelementptr' 'A14_addr_20' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1983 [2/2] (1.75ns)   --->   "%A14_load_20 = load float* %A14_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1983 'load' 'A14_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_350 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp_433 = trunc i6 %k_214_4 to i5" [Group_5/sample.c:1865]   --->   Operation 1984 'trunc' 'tmp_433' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1985 [1/1] (0.00ns)   --->   "%newIndex49 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_433, i1 %tmp_397)" [Group_5/sample.c:1865]   --->   Operation 1985 'bitconcatenate' 'newIndex49' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1986 [1/1] (0.00ns)   --->   "%newIndex133_cast = zext i6 %newIndex49 to i64" [Group_5/sample.c:1865]   --->   Operation 1986 'zext' 'newIndex133_cast' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1987 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_64 = getelementptr [64 x float]* @dense_15_kernel_arra_3, i64 0, i64 %newIndex133_cast" [Group_5/sample.c:1865]   --->   Operation 1987 'getelementptr' 'dense_15_kernel_arra_64' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_350 : Operation 1988 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_65 = load float* %dense_15_kernel_arra_64, align 4" [Group_5/sample.c:1865]   --->   Operation 1988 'load' 'dense_15_kernel_arra_65' <Predicate = (!exitcond_2_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 351 <SV = 19> <Delay = 3.58>
ST_351 : Operation 1989 [1/1] (0.00ns)   --->   "%arrayNo51 = zext i3 %tmp_432 to i64" [Group_5/sample.c:1865]   --->   Operation 1989 'zext' 'arrayNo51' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_351 : Operation 1990 [1/2] (1.75ns)   --->   "%A_load_51 = load float* %A_addr_51, align 4" [Group_5/sample.c:1865]   --->   Operation 1990 'load' 'A_load_51' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_351 : Operation 1991 [1/2] (1.75ns)   --->   "%A8_load_20 = load float* %A8_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1991 'load' 'A8_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_351 : Operation 1992 [1/2] (1.75ns)   --->   "%A9_load_20 = load float* %A9_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1992 'load' 'A9_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_351 : Operation 1993 [1/2] (1.75ns)   --->   "%A10_load_20 = load float* %A10_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1993 'load' 'A10_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_351 : Operation 1994 [1/2] (1.75ns)   --->   "%A11_load_20 = load float* %A11_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1994 'load' 'A11_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_351 : Operation 1995 [1/2] (1.75ns)   --->   "%A12_load_20 = load float* %A12_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1995 'load' 'A12_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_351 : Operation 1996 [1/2] (1.75ns)   --->   "%A13_load_20 = load float* %A13_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1996 'load' 'A13_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_351 : Operation 1997 [1/2] (1.75ns)   --->   "%A14_load_20 = load float* %A14_addr_20, align 4" [Group_5/sample.c:1865]   --->   Operation 1997 'load' 'A14_load_20' <Predicate = (!exitcond_2_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_351 : Operation 1998 [1/1] (1.83ns)   --->   "%tmp_297 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_51, float %A8_load_20, float %A9_load_20, float %A10_load_20, float %A11_load_20, float %A12_load_20, float %A13_load_20, float %A14_load_20, i64 %arrayNo51)" [Group_5/sample.c:1865]   --->   Operation 1998 'mux' 'tmp_297' <Predicate = (!exitcond_2_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 1999 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_65 = load float* %dense_15_kernel_arra_64, align 4" [Group_5/sample.c:1865]   --->   Operation 1999 'load' 'dense_15_kernel_arra_65' <Predicate = (!exitcond_2_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 352 <SV = 20> <Delay = 3.65>
ST_352 : Operation 2000 [5/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_297, %dense_15_kernel_arra_65" [Group_5/sample.c:1869]   --->   Operation 2000 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 21> <Delay = 3.65>
ST_353 : Operation 2001 [4/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_297, %dense_15_kernel_arra_65" [Group_5/sample.c:1869]   --->   Operation 2001 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 22> <Delay = 3.65>
ST_354 : Operation 2002 [3/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_297, %dense_15_kernel_arra_65" [Group_5/sample.c:1869]   --->   Operation 2002 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 23> <Delay = 3.65>
ST_355 : Operation 2003 [2/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_297, %dense_15_kernel_arra_65" [Group_5/sample.c:1869]   --->   Operation 2003 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 24> <Delay = 3.65>
ST_356 : Operation 2004 [1/5] (3.65ns)   --->   "%tmp_36_2_4 = fmul float %tmp_297, %dense_15_kernel_arra_65" [Group_5/sample.c:1869]   --->   Operation 2004 'fmul' 'tmp_36_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 25> <Delay = 3.29>
ST_357 : Operation 2005 [8/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2005 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 26> <Delay = 3.29>
ST_358 : Operation 2006 [7/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2006 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 27> <Delay = 3.29>
ST_359 : Operation 2007 [6/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2007 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 28> <Delay = 3.29>
ST_360 : Operation 2008 [5/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2008 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 29> <Delay = 3.29>
ST_361 : Operation 2009 [4/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2009 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 30> <Delay = 3.29>
ST_362 : Operation 2010 [3/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2010 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 31> <Delay = 3.29>
ST_363 : Operation 2011 [2/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2011 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 32> <Delay = 3.29>
ST_364 : Operation 2012 [1/1] (0.00ns)   --->   "%tmp_225 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2012 'specregionbegin' 'tmp_225' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_364 : Operation 2013 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2013 'specpipeline' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_364 : Operation 2014 [1/8] (3.29ns)   --->   "%sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4" [Group_5/sample.c:1869]   --->   Operation 2014 'fadd' 'sum_1_2_4' <Predicate = (!exitcond_2_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 2015 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_225)" [Group_5/sample.c:1870]   --->   Operation 2015 'specregionend' 'empty_155' <Predicate = (!exitcond_2_4)> <Delay = 0.00>
ST_364 : Operation 2016 [1/1] (0.00ns)   --->   "br label %47" [Group_5/sample.c:1865]   --->   Operation 2016 'br' <Predicate = (!exitcond_2_4)> <Delay = 0.00>

State 365 <SV = 19> <Delay = 1.75>
ST_365 : Operation 2017 [1/1] (0.00ns)   --->   "%j_14_2_2 = or i4 %tmp_381, 5" [Group_5/sample.c:1860]   --->   Operation 2017 'or' 'j_14_2_2' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2018 [1/1] (0.00ns)   --->   "%j_14_2_2_cast = zext i4 %j_14_2_2 to i64" [Group_5/sample.c:1860]   --->   Operation 2018 'zext' 'j_14_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2019 [1/1] (0.00ns)   --->   "%d_addr_24 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_2_2_cast" [Group_5/sample.c:1862]   --->   Operation 2019 'getelementptr' 'd_addr_24' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 2020 [2/2] (1.75ns)   --->   "%d_load_24 = load float* %d_addr_24, align 4" [Group_5/sample.c:1862]   --->   Operation 2020 'load' 'd_load_24' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 366 <SV = 20> <Delay = 1.75>
ST_366 : Operation 2021 [1/1] (0.00ns)   --->   "%C4_addr_2 = getelementptr [2 x float]* %C4, i64 0, i64 %newIndex94_cast" [Group_5/sample.c:1871]   --->   Operation 2021 'getelementptr' 'C4_addr_2' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 2022 [1/1] (1.75ns)   --->   "store float %sum1_2_4, float* %C4_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 2022 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_366 : Operation 2023 [1/2] (1.75ns)   --->   "%d_load_24 = load float* %d_addr_24, align 4" [Group_5/sample.c:1862]   --->   Operation 2023 'load' 'd_load_24' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_366 : Operation 2024 [1/1] (1.35ns)   --->   "br label %49" [Group_5/sample.c:1865]   --->   Operation 2024 'br' <Predicate = true> <Delay = 1.35>

State 367 <SV = 21> <Delay = 2.77>
ST_367 : Operation 2025 [1/1] (0.00ns)   --->   "%sum1_2_5 = phi float [ %d_load_24, %branch92 ], [ %sum_1_2_5, %50 ]" [Group_5/sample.c:1862]   --->   Operation 2025 'phi' 'sum1_2_5' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2026 [1/1] (0.00ns)   --->   "%k_214_5 = phi i6 [ 0, %branch92 ], [ %k_2_2_5, %50 ]" [Group_5/sample.c:1865]   --->   Operation 2026 'phi' 'k_214_5' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2027 [1/1] (1.22ns)   --->   "%exitcond_2_5 = icmp eq i6 %k_214_5, -32" [Group_5/sample.c:1865]   --->   Operation 2027 'icmp' 'exitcond_2_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2028 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2028 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2029 [1/1] (1.60ns)   --->   "%k_2_2_5 = add i6 %k_214_5, 1" [Group_5/sample.c:1865]   --->   Operation 2029 'add' 'k_2_2_5' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 2030 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_5, label %branch85, label %50" [Group_5/sample.c:1865]   --->   Operation 2030 'br' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 2031 [1/1] (0.00ns)   --->   "%tmp_442 = trunc i6 %k_214_5 to i3" [Group_5/sample.c:1865]   --->   Operation 2031 'trunc' 'tmp_442' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2032 [1/1] (0.00ns)   --->   "%tmp_73 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_214_5, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2032 'partselect' 'tmp_73' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2033 [1/1] (0.00ns)   --->   "%newIndex54 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 1, i3 %tmp_73)" [Group_5/sample.c:1865]   --->   Operation 2033 'bitconcatenate' 'newIndex54' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2034 [1/1] (0.00ns)   --->   "%newIndex142_cast = zext i7 %newIndex54 to i64" [Group_5/sample.c:1865]   --->   Operation 2034 'zext' 'newIndex142_cast' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2035 [1/1] (0.00ns)   --->   "%A_addr_55 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex142_cast" [Group_5/sample.c:1865]   --->   Operation 2035 'getelementptr' 'A_addr_55' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2036 [2/2] (1.75ns)   --->   "%A_load_55 = load float* %A_addr_55, align 4" [Group_5/sample.c:1865]   --->   Operation 2036 'load' 'A_load_55' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2037 [1/1] (0.00ns)   --->   "%A8_addr_24 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex142_cast" [Group_5/sample.c:1865]   --->   Operation 2037 'getelementptr' 'A8_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2038 [2/2] (1.75ns)   --->   "%A8_load_24 = load float* %A8_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2038 'load' 'A8_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2039 [1/1] (0.00ns)   --->   "%A9_addr_24 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex142_cast" [Group_5/sample.c:1865]   --->   Operation 2039 'getelementptr' 'A9_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2040 [2/2] (1.75ns)   --->   "%A9_load_24 = load float* %A9_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2040 'load' 'A9_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2041 [1/1] (0.00ns)   --->   "%A10_addr_24 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex142_cast" [Group_5/sample.c:1865]   --->   Operation 2041 'getelementptr' 'A10_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2042 [2/2] (1.75ns)   --->   "%A10_load_24 = load float* %A10_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2042 'load' 'A10_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2043 [1/1] (0.00ns)   --->   "%A11_addr_24 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex142_cast" [Group_5/sample.c:1865]   --->   Operation 2043 'getelementptr' 'A11_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2044 [2/2] (1.75ns)   --->   "%A11_load_24 = load float* %A11_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2044 'load' 'A11_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2045 [1/1] (0.00ns)   --->   "%A12_addr_24 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex142_cast" [Group_5/sample.c:1865]   --->   Operation 2045 'getelementptr' 'A12_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2046 [2/2] (1.75ns)   --->   "%A12_load_24 = load float* %A12_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2046 'load' 'A12_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2047 [1/1] (0.00ns)   --->   "%A13_addr_24 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex142_cast" [Group_5/sample.c:1865]   --->   Operation 2047 'getelementptr' 'A13_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2048 [2/2] (1.75ns)   --->   "%A13_load_24 = load float* %A13_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2048 'load' 'A13_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2049 [1/1] (0.00ns)   --->   "%A14_addr_24 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex142_cast" [Group_5/sample.c:1865]   --->   Operation 2049 'getelementptr' 'A14_addr_24' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2050 [2/2] (1.75ns)   --->   "%A14_load_24 = load float* %A14_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2050 'load' 'A14_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_367 : Operation 2051 [1/1] (0.00ns)   --->   "%tmp_443 = trunc i6 %k_214_5 to i5" [Group_5/sample.c:1865]   --->   Operation 2051 'trunc' 'tmp_443' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2052 [1/1] (0.00ns)   --->   "%newIndex55 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_443, i1 %tmp_397)" [Group_5/sample.c:1865]   --->   Operation 2052 'bitconcatenate' 'newIndex55' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2053 [1/1] (0.00ns)   --->   "%newIndex143_cast = zext i6 %newIndex55 to i64" [Group_5/sample.c:1865]   --->   Operation 2053 'zext' 'newIndex143_cast' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2054 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_66 = getelementptr [64 x float]* @dense_15_kernel_arra_2, i64 0, i64 %newIndex143_cast" [Group_5/sample.c:1865]   --->   Operation 2054 'getelementptr' 'dense_15_kernel_arra_66' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_367 : Operation 2055 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_67 = load float* %dense_15_kernel_arra_66, align 4" [Group_5/sample.c:1865]   --->   Operation 2055 'load' 'dense_15_kernel_arra_67' <Predicate = (!exitcond_2_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 368 <SV = 22> <Delay = 3.58>
ST_368 : Operation 2056 [1/1] (0.00ns)   --->   "%arrayNo55 = zext i3 %tmp_442 to i64" [Group_5/sample.c:1865]   --->   Operation 2056 'zext' 'arrayNo55' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_368 : Operation 2057 [1/2] (1.75ns)   --->   "%A_load_55 = load float* %A_addr_55, align 4" [Group_5/sample.c:1865]   --->   Operation 2057 'load' 'A_load_55' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_368 : Operation 2058 [1/2] (1.75ns)   --->   "%A8_load_24 = load float* %A8_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2058 'load' 'A8_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_368 : Operation 2059 [1/2] (1.75ns)   --->   "%A9_load_24 = load float* %A9_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2059 'load' 'A9_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_368 : Operation 2060 [1/2] (1.75ns)   --->   "%A10_load_24 = load float* %A10_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2060 'load' 'A10_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_368 : Operation 2061 [1/2] (1.75ns)   --->   "%A11_load_24 = load float* %A11_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2061 'load' 'A11_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_368 : Operation 2062 [1/2] (1.75ns)   --->   "%A12_load_24 = load float* %A12_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2062 'load' 'A12_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_368 : Operation 2063 [1/2] (1.75ns)   --->   "%A13_load_24 = load float* %A13_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2063 'load' 'A13_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_368 : Operation 2064 [1/2] (1.75ns)   --->   "%A14_load_24 = load float* %A14_addr_24, align 4" [Group_5/sample.c:1865]   --->   Operation 2064 'load' 'A14_load_24' <Predicate = (!exitcond_2_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_368 : Operation 2065 [1/1] (1.83ns)   --->   "%tmp_301 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_55, float %A8_load_24, float %A9_load_24, float %A10_load_24, float %A11_load_24, float %A12_load_24, float %A13_load_24, float %A14_load_24, i64 %arrayNo55)" [Group_5/sample.c:1865]   --->   Operation 2065 'mux' 'tmp_301' <Predicate = (!exitcond_2_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 2066 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_67 = load float* %dense_15_kernel_arra_66, align 4" [Group_5/sample.c:1865]   --->   Operation 2066 'load' 'dense_15_kernel_arra_67' <Predicate = (!exitcond_2_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 369 <SV = 23> <Delay = 3.65>
ST_369 : Operation 2067 [5/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_301, %dense_15_kernel_arra_67" [Group_5/sample.c:1869]   --->   Operation 2067 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 24> <Delay = 3.65>
ST_370 : Operation 2068 [4/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_301, %dense_15_kernel_arra_67" [Group_5/sample.c:1869]   --->   Operation 2068 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 25> <Delay = 3.65>
ST_371 : Operation 2069 [3/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_301, %dense_15_kernel_arra_67" [Group_5/sample.c:1869]   --->   Operation 2069 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 26> <Delay = 3.65>
ST_372 : Operation 2070 [2/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_301, %dense_15_kernel_arra_67" [Group_5/sample.c:1869]   --->   Operation 2070 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 27> <Delay = 3.65>
ST_373 : Operation 2071 [1/5] (3.65ns)   --->   "%tmp_36_2_5 = fmul float %tmp_301, %dense_15_kernel_arra_67" [Group_5/sample.c:1869]   --->   Operation 2071 'fmul' 'tmp_36_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 28> <Delay = 3.29>
ST_374 : Operation 2072 [8/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2072 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 29> <Delay = 3.29>
ST_375 : Operation 2073 [7/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2073 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 30> <Delay = 3.29>
ST_376 : Operation 2074 [6/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2074 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 31> <Delay = 3.29>
ST_377 : Operation 2075 [5/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2075 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 32> <Delay = 3.29>
ST_378 : Operation 2076 [4/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2076 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 33> <Delay = 3.29>
ST_379 : Operation 2077 [3/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2077 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 34> <Delay = 3.29>
ST_380 : Operation 2078 [2/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2078 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 35> <Delay = 3.29>
ST_381 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_233 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2079 'specregionbegin' 'tmp_233' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_381 : Operation 2080 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2080 'specpipeline' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_381 : Operation 2081 [1/8] (3.29ns)   --->   "%sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5" [Group_5/sample.c:1869]   --->   Operation 2081 'fadd' 'sum_1_2_5' <Predicate = (!exitcond_2_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 2082 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_233)" [Group_5/sample.c:1870]   --->   Operation 2082 'specregionend' 'empty_157' <Predicate = (!exitcond_2_5)> <Delay = 0.00>
ST_381 : Operation 2083 [1/1] (0.00ns)   --->   "br label %49" [Group_5/sample.c:1865]   --->   Operation 2083 'br' <Predicate = (!exitcond_2_5)> <Delay = 0.00>

State 382 <SV = 22> <Delay = 1.75>
ST_382 : Operation 2084 [1/1] (0.00ns)   --->   "%j_14_2_3 = or i4 %tmp_381, 6" [Group_5/sample.c:1860]   --->   Operation 2084 'or' 'j_14_2_3' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2085 [1/1] (0.00ns)   --->   "%j_14_2_3_cast = zext i4 %j_14_2_3 to i64" [Group_5/sample.c:1860]   --->   Operation 2085 'zext' 'j_14_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2086 [1/1] (0.00ns)   --->   "%d_addr_27 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_2_3_cast" [Group_5/sample.c:1862]   --->   Operation 2086 'getelementptr' 'd_addr_27' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 2087 [2/2] (1.75ns)   --->   "%d_load_27 = load float* %d_addr_27, align 4" [Group_5/sample.c:1862]   --->   Operation 2087 'load' 'd_load_27' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 383 <SV = 23> <Delay = 1.75>
ST_383 : Operation 2088 [1/1] (0.00ns)   --->   "%C5_addr_2 = getelementptr [2 x float]* %C5, i64 0, i64 %newIndex94_cast" [Group_5/sample.c:1871]   --->   Operation 2088 'getelementptr' 'C5_addr_2' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 2089 [1/1] (1.75ns)   --->   "store float %sum1_2_5, float* %C5_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 2089 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_383 : Operation 2090 [1/2] (1.75ns)   --->   "%d_load_27 = load float* %d_addr_27, align 4" [Group_5/sample.c:1862]   --->   Operation 2090 'load' 'd_load_27' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_383 : Operation 2091 [1/1] (1.35ns)   --->   "br label %51" [Group_5/sample.c:1865]   --->   Operation 2091 'br' <Predicate = true> <Delay = 1.35>

State 384 <SV = 24> <Delay = 2.77>
ST_384 : Operation 2092 [1/1] (0.00ns)   --->   "%sum1_2_6 = phi float [ %d_load_27, %branch85 ], [ %sum_1_2_6, %52 ]" [Group_5/sample.c:1862]   --->   Operation 2092 'phi' 'sum1_2_6' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2093 [1/1] (0.00ns)   --->   "%k_214_6 = phi i6 [ 0, %branch85 ], [ %k_2_2_6, %52 ]" [Group_5/sample.c:1865]   --->   Operation 2093 'phi' 'k_214_6' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2094 [1/1] (1.22ns)   --->   "%exitcond_2_6 = icmp eq i6 %k_214_6, -32" [Group_5/sample.c:1865]   --->   Operation 2094 'icmp' 'exitcond_2_6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 2095 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2095 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2096 [1/1] (1.60ns)   --->   "%k_2_2_6 = add i6 %k_214_6, 1" [Group_5/sample.c:1865]   --->   Operation 2096 'add' 'k_2_2_6' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 2097 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_6, label %branch78, label %52" [Group_5/sample.c:1865]   --->   Operation 2097 'br' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 2098 [1/1] (0.00ns)   --->   "%tmp_450 = trunc i6 %k_214_6 to i3" [Group_5/sample.c:1865]   --->   Operation 2098 'trunc' 'tmp_450' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2099 [1/1] (0.00ns)   --->   "%tmp_77 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_214_6, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2099 'partselect' 'tmp_77' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2100 [1/1] (0.00ns)   --->   "%newIndex59 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 1, i3 %tmp_77)" [Group_5/sample.c:1865]   --->   Operation 2100 'bitconcatenate' 'newIndex59' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2101 [1/1] (0.00ns)   --->   "%newIndex149_cast = zext i7 %newIndex59 to i64" [Group_5/sample.c:1865]   --->   Operation 2101 'zext' 'newIndex149_cast' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2102 [1/1] (0.00ns)   --->   "%A_addr_58 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex149_cast" [Group_5/sample.c:1865]   --->   Operation 2102 'getelementptr' 'A_addr_58' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2103 [2/2] (1.75ns)   --->   "%A_load_58 = load float* %A_addr_58, align 4" [Group_5/sample.c:1865]   --->   Operation 2103 'load' 'A_load_58' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_384 : Operation 2104 [1/1] (0.00ns)   --->   "%A8_addr_27 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex149_cast" [Group_5/sample.c:1865]   --->   Operation 2104 'getelementptr' 'A8_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2105 [2/2] (1.75ns)   --->   "%A8_load_27 = load float* %A8_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2105 'load' 'A8_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_384 : Operation 2106 [1/1] (0.00ns)   --->   "%A9_addr_27 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex149_cast" [Group_5/sample.c:1865]   --->   Operation 2106 'getelementptr' 'A9_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2107 [2/2] (1.75ns)   --->   "%A9_load_27 = load float* %A9_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2107 'load' 'A9_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_384 : Operation 2108 [1/1] (0.00ns)   --->   "%A10_addr_27 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex149_cast" [Group_5/sample.c:1865]   --->   Operation 2108 'getelementptr' 'A10_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2109 [2/2] (1.75ns)   --->   "%A10_load_27 = load float* %A10_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2109 'load' 'A10_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_384 : Operation 2110 [1/1] (0.00ns)   --->   "%A11_addr_27 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex149_cast" [Group_5/sample.c:1865]   --->   Operation 2110 'getelementptr' 'A11_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2111 [2/2] (1.75ns)   --->   "%A11_load_27 = load float* %A11_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2111 'load' 'A11_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_384 : Operation 2112 [1/1] (0.00ns)   --->   "%A12_addr_27 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex149_cast" [Group_5/sample.c:1865]   --->   Operation 2112 'getelementptr' 'A12_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2113 [2/2] (1.75ns)   --->   "%A12_load_27 = load float* %A12_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2113 'load' 'A12_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_384 : Operation 2114 [1/1] (0.00ns)   --->   "%A13_addr_27 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex149_cast" [Group_5/sample.c:1865]   --->   Operation 2114 'getelementptr' 'A13_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2115 [2/2] (1.75ns)   --->   "%A13_load_27 = load float* %A13_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2115 'load' 'A13_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_384 : Operation 2116 [1/1] (0.00ns)   --->   "%A14_addr_27 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex149_cast" [Group_5/sample.c:1865]   --->   Operation 2116 'getelementptr' 'A14_addr_27' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2117 [2/2] (1.75ns)   --->   "%A14_load_27 = load float* %A14_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2117 'load' 'A14_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_384 : Operation 2118 [1/1] (0.00ns)   --->   "%tmp_451 = trunc i6 %k_214_6 to i5" [Group_5/sample.c:1865]   --->   Operation 2118 'trunc' 'tmp_451' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2119 [1/1] (0.00ns)   --->   "%newIndex60 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_451, i1 %tmp_397)" [Group_5/sample.c:1865]   --->   Operation 2119 'bitconcatenate' 'newIndex60' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2120 [1/1] (0.00ns)   --->   "%newIndex150_cast = zext i6 %newIndex60 to i64" [Group_5/sample.c:1865]   --->   Operation 2120 'zext' 'newIndex150_cast' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2121 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_68 = getelementptr [64 x float]* @dense_15_kernel_arra_1, i64 0, i64 %newIndex150_cast" [Group_5/sample.c:1865]   --->   Operation 2121 'getelementptr' 'dense_15_kernel_arra_68' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_384 : Operation 2122 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_69 = load float* %dense_15_kernel_arra_68, align 4" [Group_5/sample.c:1865]   --->   Operation 2122 'load' 'dense_15_kernel_arra_69' <Predicate = (!exitcond_2_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 385 <SV = 25> <Delay = 3.58>
ST_385 : Operation 2123 [1/1] (0.00ns)   --->   "%arrayNo58 = zext i3 %tmp_450 to i64" [Group_5/sample.c:1865]   --->   Operation 2123 'zext' 'arrayNo58' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_385 : Operation 2124 [1/2] (1.75ns)   --->   "%A_load_58 = load float* %A_addr_58, align 4" [Group_5/sample.c:1865]   --->   Operation 2124 'load' 'A_load_58' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_385 : Operation 2125 [1/2] (1.75ns)   --->   "%A8_load_27 = load float* %A8_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2125 'load' 'A8_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_385 : Operation 2126 [1/2] (1.75ns)   --->   "%A9_load_27 = load float* %A9_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2126 'load' 'A9_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_385 : Operation 2127 [1/2] (1.75ns)   --->   "%A10_load_27 = load float* %A10_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2127 'load' 'A10_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_385 : Operation 2128 [1/2] (1.75ns)   --->   "%A11_load_27 = load float* %A11_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2128 'load' 'A11_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_385 : Operation 2129 [1/2] (1.75ns)   --->   "%A12_load_27 = load float* %A12_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2129 'load' 'A12_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_385 : Operation 2130 [1/2] (1.75ns)   --->   "%A13_load_27 = load float* %A13_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2130 'load' 'A13_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_385 : Operation 2131 [1/2] (1.75ns)   --->   "%A14_load_27 = load float* %A14_addr_27, align 4" [Group_5/sample.c:1865]   --->   Operation 2131 'load' 'A14_load_27' <Predicate = (!exitcond_2_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_385 : Operation 2132 [1/1] (1.83ns)   --->   "%tmp_304 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_58, float %A8_load_27, float %A9_load_27, float %A10_load_27, float %A11_load_27, float %A12_load_27, float %A13_load_27, float %A14_load_27, i64 %arrayNo58)" [Group_5/sample.c:1865]   --->   Operation 2132 'mux' 'tmp_304' <Predicate = (!exitcond_2_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 2133 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_69 = load float* %dense_15_kernel_arra_68, align 4" [Group_5/sample.c:1865]   --->   Operation 2133 'load' 'dense_15_kernel_arra_69' <Predicate = (!exitcond_2_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 386 <SV = 26> <Delay = 3.65>
ST_386 : Operation 2134 [5/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_304, %dense_15_kernel_arra_69" [Group_5/sample.c:1869]   --->   Operation 2134 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 27> <Delay = 3.65>
ST_387 : Operation 2135 [4/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_304, %dense_15_kernel_arra_69" [Group_5/sample.c:1869]   --->   Operation 2135 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 28> <Delay = 3.65>
ST_388 : Operation 2136 [3/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_304, %dense_15_kernel_arra_69" [Group_5/sample.c:1869]   --->   Operation 2136 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 29> <Delay = 3.65>
ST_389 : Operation 2137 [2/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_304, %dense_15_kernel_arra_69" [Group_5/sample.c:1869]   --->   Operation 2137 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 30> <Delay = 3.65>
ST_390 : Operation 2138 [1/5] (3.65ns)   --->   "%tmp_36_2_6 = fmul float %tmp_304, %dense_15_kernel_arra_69" [Group_5/sample.c:1869]   --->   Operation 2138 'fmul' 'tmp_36_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 31> <Delay = 3.29>
ST_391 : Operation 2139 [8/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2139 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 32> <Delay = 3.29>
ST_392 : Operation 2140 [7/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2140 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 33> <Delay = 3.29>
ST_393 : Operation 2141 [6/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2141 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 34> <Delay = 3.29>
ST_394 : Operation 2142 [5/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2142 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 35> <Delay = 3.29>
ST_395 : Operation 2143 [4/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2143 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 36> <Delay = 3.29>
ST_396 : Operation 2144 [3/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2144 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 37> <Delay = 3.29>
ST_397 : Operation 2145 [2/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2145 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 38> <Delay = 3.29>
ST_398 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_239 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2146 'specregionbegin' 'tmp_239' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_398 : Operation 2147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2147 'specpipeline' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_398 : Operation 2148 [1/8] (3.29ns)   --->   "%sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6" [Group_5/sample.c:1869]   --->   Operation 2148 'fadd' 'sum_1_2_6' <Predicate = (!exitcond_2_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2149 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_239)" [Group_5/sample.c:1870]   --->   Operation 2149 'specregionend' 'empty_159' <Predicate = (!exitcond_2_6)> <Delay = 0.00>
ST_398 : Operation 2150 [1/1] (0.00ns)   --->   "br label %51" [Group_5/sample.c:1865]   --->   Operation 2150 'br' <Predicate = (!exitcond_2_6)> <Delay = 0.00>

State 399 <SV = 25> <Delay = 1.75>
ST_399 : Operation 2151 [1/1] (0.00ns)   --->   "%j_14_2_4 = or i4 %tmp_381, 7" [Group_5/sample.c:1860]   --->   Operation 2151 'or' 'j_14_2_4' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 2152 [1/1] (0.00ns)   --->   "%j_14_2_4_cast = zext i4 %j_14_2_4 to i64" [Group_5/sample.c:1860]   --->   Operation 2152 'zext' 'j_14_2_4_cast' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 2153 [1/1] (0.00ns)   --->   "%d_addr_29 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_2_4_cast" [Group_5/sample.c:1862]   --->   Operation 2153 'getelementptr' 'd_addr_29' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 2154 [2/2] (1.75ns)   --->   "%d_load_29 = load float* %d_addr_29, align 4" [Group_5/sample.c:1862]   --->   Operation 2154 'load' 'd_load_29' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 400 <SV = 26> <Delay = 1.75>
ST_400 : Operation 2155 [1/1] (0.00ns)   --->   "%C6_addr_2 = getelementptr [2 x float]* %C6, i64 0, i64 %newIndex94_cast" [Group_5/sample.c:1871]   --->   Operation 2155 'getelementptr' 'C6_addr_2' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 2156 [1/1] (1.75ns)   --->   "store float %sum1_2_6, float* %C6_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 2156 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_400 : Operation 2157 [1/2] (1.75ns)   --->   "%d_load_29 = load float* %d_addr_29, align 4" [Group_5/sample.c:1862]   --->   Operation 2157 'load' 'd_load_29' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_400 : Operation 2158 [1/1] (1.35ns)   --->   "br label %53" [Group_5/sample.c:1865]   --->   Operation 2158 'br' <Predicate = true> <Delay = 1.35>

State 401 <SV = 27> <Delay = 2.77>
ST_401 : Operation 2159 [1/1] (0.00ns)   --->   "%sum1_2_7 = phi float [ %d_load_29, %branch78 ], [ %sum_1_2_7, %54 ]" [Group_5/sample.c:1862]   --->   Operation 2159 'phi' 'sum1_2_7' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2160 [1/1] (0.00ns)   --->   "%k_214_7 = phi i6 [ 0, %branch78 ], [ %k_2_2_7, %54 ]" [Group_5/sample.c:1865]   --->   Operation 2160 'phi' 'k_214_7' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2161 [1/1] (1.22ns)   --->   "%exitcond_2_7 = icmp eq i6 %k_214_7, -32" [Group_5/sample.c:1865]   --->   Operation 2161 'icmp' 'exitcond_2_7' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2162 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2162 'speclooptripcount' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2163 [1/1] (1.60ns)   --->   "%k_2_2_7 = add i6 %k_214_7, 1" [Group_5/sample.c:1865]   --->   Operation 2163 'add' 'k_2_2_7' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2164 [1/1] (0.00ns)   --->   "br i1 %exitcond_2_7, label %branch71, label %54" [Group_5/sample.c:1865]   --->   Operation 2164 'br' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_455 = trunc i6 %k_214_7 to i3" [Group_5/sample.c:1865]   --->   Operation 2165 'trunc' 'tmp_455' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp_80 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %k_214_7, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2166 'partselect' 'tmp_80' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2167 [1/1] (0.00ns)   --->   "%newIndex63 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 1, i3 %tmp_80)" [Group_5/sample.c:1865]   --->   Operation 2167 'bitconcatenate' 'newIndex63' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2168 [1/1] (0.00ns)   --->   "%newIndex153_cast = zext i7 %newIndex63 to i64" [Group_5/sample.c:1865]   --->   Operation 2168 'zext' 'newIndex153_cast' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2169 [1/1] (0.00ns)   --->   "%A_addr_60 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex153_cast" [Group_5/sample.c:1865]   --->   Operation 2169 'getelementptr' 'A_addr_60' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2170 [2/2] (1.75ns)   --->   "%A_load_60 = load float* %A_addr_60, align 4" [Group_5/sample.c:1865]   --->   Operation 2170 'load' 'A_load_60' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_401 : Operation 2171 [1/1] (0.00ns)   --->   "%A8_addr_29 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex153_cast" [Group_5/sample.c:1865]   --->   Operation 2171 'getelementptr' 'A8_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2172 [2/2] (1.75ns)   --->   "%A8_load_29 = load float* %A8_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2172 'load' 'A8_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_401 : Operation 2173 [1/1] (0.00ns)   --->   "%A9_addr_29 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex153_cast" [Group_5/sample.c:1865]   --->   Operation 2173 'getelementptr' 'A9_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2174 [2/2] (1.75ns)   --->   "%A9_load_29 = load float* %A9_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2174 'load' 'A9_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_401 : Operation 2175 [1/1] (0.00ns)   --->   "%A10_addr_29 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex153_cast" [Group_5/sample.c:1865]   --->   Operation 2175 'getelementptr' 'A10_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2176 [2/2] (1.75ns)   --->   "%A10_load_29 = load float* %A10_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2176 'load' 'A10_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_401 : Operation 2177 [1/1] (0.00ns)   --->   "%A11_addr_29 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex153_cast" [Group_5/sample.c:1865]   --->   Operation 2177 'getelementptr' 'A11_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2178 [2/2] (1.75ns)   --->   "%A11_load_29 = load float* %A11_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2178 'load' 'A11_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_401 : Operation 2179 [1/1] (0.00ns)   --->   "%A12_addr_29 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex153_cast" [Group_5/sample.c:1865]   --->   Operation 2179 'getelementptr' 'A12_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2180 [2/2] (1.75ns)   --->   "%A12_load_29 = load float* %A12_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2180 'load' 'A12_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_401 : Operation 2181 [1/1] (0.00ns)   --->   "%A13_addr_29 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex153_cast" [Group_5/sample.c:1865]   --->   Operation 2181 'getelementptr' 'A13_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2182 [2/2] (1.75ns)   --->   "%A13_load_29 = load float* %A13_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2182 'load' 'A13_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_401 : Operation 2183 [1/1] (0.00ns)   --->   "%A14_addr_29 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex153_cast" [Group_5/sample.c:1865]   --->   Operation 2183 'getelementptr' 'A14_addr_29' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2184 [2/2] (1.75ns)   --->   "%A14_load_29 = load float* %A14_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2184 'load' 'A14_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_401 : Operation 2185 [1/1] (0.00ns)   --->   "%tmp_456 = trunc i6 %k_214_7 to i5" [Group_5/sample.c:1865]   --->   Operation 2185 'trunc' 'tmp_456' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2186 [1/1] (0.00ns)   --->   "%newIndex64 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_456, i1 %tmp_397)" [Group_5/sample.c:1865]   --->   Operation 2186 'bitconcatenate' 'newIndex64' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2187 [1/1] (0.00ns)   --->   "%newIndex154_cast = zext i6 %newIndex64 to i64" [Group_5/sample.c:1865]   --->   Operation 2187 'zext' 'newIndex154_cast' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2188 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_70 = getelementptr [64 x float]* @dense_15_kernel_arra, i64 0, i64 %newIndex154_cast" [Group_5/sample.c:1865]   --->   Operation 2188 'getelementptr' 'dense_15_kernel_arra_70' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_401 : Operation 2189 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_71 = load float* %dense_15_kernel_arra_70, align 4" [Group_5/sample.c:1865]   --->   Operation 2189 'load' 'dense_15_kernel_arra_71' <Predicate = (!exitcond_2_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 402 <SV = 28> <Delay = 3.58>
ST_402 : Operation 2190 [1/1] (0.00ns)   --->   "%arrayNo60 = zext i3 %tmp_455 to i64" [Group_5/sample.c:1865]   --->   Operation 2190 'zext' 'arrayNo60' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_402 : Operation 2191 [1/2] (1.75ns)   --->   "%A_load_60 = load float* %A_addr_60, align 4" [Group_5/sample.c:1865]   --->   Operation 2191 'load' 'A_load_60' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_402 : Operation 2192 [1/2] (1.75ns)   --->   "%A8_load_29 = load float* %A8_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2192 'load' 'A8_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_402 : Operation 2193 [1/2] (1.75ns)   --->   "%A9_load_29 = load float* %A9_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2193 'load' 'A9_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_402 : Operation 2194 [1/2] (1.75ns)   --->   "%A10_load_29 = load float* %A10_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2194 'load' 'A10_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_402 : Operation 2195 [1/2] (1.75ns)   --->   "%A11_load_29 = load float* %A11_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2195 'load' 'A11_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_402 : Operation 2196 [1/2] (1.75ns)   --->   "%A12_load_29 = load float* %A12_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2196 'load' 'A12_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_402 : Operation 2197 [1/2] (1.75ns)   --->   "%A13_load_29 = load float* %A13_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2197 'load' 'A13_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_402 : Operation 2198 [1/2] (1.75ns)   --->   "%A14_load_29 = load float* %A14_addr_29, align 4" [Group_5/sample.c:1865]   --->   Operation 2198 'load' 'A14_load_29' <Predicate = (!exitcond_2_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_402 : Operation 2199 [1/1] (1.83ns)   --->   "%tmp_306 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_60, float %A8_load_29, float %A9_load_29, float %A10_load_29, float %A11_load_29, float %A12_load_29, float %A13_load_29, float %A14_load_29, i64 %arrayNo60)" [Group_5/sample.c:1865]   --->   Operation 2199 'mux' 'tmp_306' <Predicate = (!exitcond_2_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 2200 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_71 = load float* %dense_15_kernel_arra_70, align 4" [Group_5/sample.c:1865]   --->   Operation 2200 'load' 'dense_15_kernel_arra_71' <Predicate = (!exitcond_2_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 403 <SV = 29> <Delay = 3.65>
ST_403 : Operation 2201 [5/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_306, %dense_15_kernel_arra_71" [Group_5/sample.c:1869]   --->   Operation 2201 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 30> <Delay = 3.65>
ST_404 : Operation 2202 [4/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_306, %dense_15_kernel_arra_71" [Group_5/sample.c:1869]   --->   Operation 2202 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 31> <Delay = 3.65>
ST_405 : Operation 2203 [3/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_306, %dense_15_kernel_arra_71" [Group_5/sample.c:1869]   --->   Operation 2203 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 32> <Delay = 3.65>
ST_406 : Operation 2204 [2/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_306, %dense_15_kernel_arra_71" [Group_5/sample.c:1869]   --->   Operation 2204 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 33> <Delay = 3.65>
ST_407 : Operation 2205 [1/5] (3.65ns)   --->   "%tmp_36_2_7 = fmul float %tmp_306, %dense_15_kernel_arra_71" [Group_5/sample.c:1869]   --->   Operation 2205 'fmul' 'tmp_36_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 34> <Delay = 3.29>
ST_408 : Operation 2206 [8/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2206 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 35> <Delay = 3.29>
ST_409 : Operation 2207 [7/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2207 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 36> <Delay = 3.29>
ST_410 : Operation 2208 [6/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2208 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 37> <Delay = 3.29>
ST_411 : Operation 2209 [5/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2209 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 38> <Delay = 3.29>
ST_412 : Operation 2210 [4/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2210 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 39> <Delay = 3.29>
ST_413 : Operation 2211 [3/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2211 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 40> <Delay = 3.29>
ST_414 : Operation 2212 [2/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2212 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 41> <Delay = 3.29>
ST_415 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_243 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2213 'specregionbegin' 'tmp_243' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_415 : Operation 2214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2214 'specpipeline' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_415 : Operation 2215 [1/8] (3.29ns)   --->   "%sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7" [Group_5/sample.c:1869]   --->   Operation 2215 'fadd' 'sum_1_2_7' <Predicate = (!exitcond_2_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 2216 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_243)" [Group_5/sample.c:1870]   --->   Operation 2216 'specregionend' 'empty_161' <Predicate = (!exitcond_2_7)> <Delay = 0.00>
ST_415 : Operation 2217 [1/1] (0.00ns)   --->   "br label %53" [Group_5/sample.c:1865]   --->   Operation 2217 'br' <Predicate = (!exitcond_2_7)> <Delay = 0.00>

State 416 <SV = 28> <Delay = 1.75>
ST_416 : Operation 2218 [1/1] (0.00ns)   --->   "%C7_addr_2 = getelementptr [2 x float]* %C7, i64 0, i64 %newIndex94_cast" [Group_5/sample.c:1871]   --->   Operation 2218 'getelementptr' 'C7_addr_2' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 2219 [1/1] (1.75ns)   --->   "store float %sum1_2_7, float* %C7_addr_2, align 4" [Group_5/sample.c:1871]   --->   Operation 2219 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_416 : Operation 2220 [1/1] (1.54ns)   --->   "%j_14_2_7 = add i5 %j_2, 8" [Group_5/sample.c:1860]   --->   Operation 2220 'add' 'j_14_2_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 2221 [1/1] (0.00ns)   --->   "br label %.preheader31" [Group_5/sample.c:1860]   --->   Operation 2221 'br' <Predicate = true> <Delay = 0.00>

State 417 <SV = 5> <Delay = 2.99>
ST_417 : Operation 2222 [1/1] (0.00ns)   --->   "%j_3 = phi i5 [ %j_14_3_7, %branch7 ], [ 0, %.preheader.preheader ]" [Group_5/sample.c:1860]   --->   Operation 2222 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 2223 [1/1] (1.21ns)   --->   "%exitcond1_3 = icmp eq i5 %j_3, -16" [Group_5/sample.c:1860]   --->   Operation 2223 'icmp' 'exitcond1_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 2224 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 2224 'speclooptripcount' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 2225 [1/1] (0.00ns)   --->   "br i1 %exitcond1_3, label %73, label %56" [Group_5/sample.c:1860]   --->   Operation 2225 'br' <Predicate = true> <Delay = 0.00>
ST_417 : Operation 2226 [1/1] (0.00ns)   --->   "%j_3_cast3 = zext i5 %j_3 to i64" [Group_5/sample.c:1860]   --->   Operation 2226 'zext' 'j_3_cast3' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_417 : Operation 2227 [1/1] (0.00ns)   --->   "%d_addr_10 = getelementptr [16 x float]* %d, i64 0, i64 %j_3_cast3" [Group_5/sample.c:1862]   --->   Operation 2227 'getelementptr' 'd_addr_10' <Predicate = (!exitcond1_3)> <Delay = 0.00>
ST_417 : Operation 2228 [2/2] (1.75ns)   --->   "%d_load_10 = load float* %d_addr_10, align 4" [Group_5/sample.c:1862]   --->   Operation 2228 'load' 'd_load_10' <Predicate = (!exitcond1_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_417 : Operation 2229 [1/1] (2.99ns)   --->   "%i_33_3 = add i64 %i, 4" [Group_5/sample.c:1855]   --->   Operation 2229 'add' 'i_33_3' <Predicate = (exitcond1_3)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 2230 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1855]   --->   Operation 2230 'br' <Predicate = (exitcond1_3)> <Delay = 0.00>

State 418 <SV = 6> <Delay = 1.75>
ST_418 : Operation 2231 [1/1] (0.00ns)   --->   "%j_3_cast1 = zext i5 %j_3 to i9" [Group_5/sample.c:1860]   --->   Operation 2231 'zext' 'j_3_cast1' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 2232 [1/1] (0.00ns)   --->   "%tmp_393 = trunc i5 %j_3 to i4" [Group_5/sample.c:1860]   --->   Operation 2232 'trunc' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 2233 [1/2] (1.75ns)   --->   "%d_load_10 = load float* %d_addr_10, align 4" [Group_5/sample.c:1862]   --->   Operation 2233 'load' 'd_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_418 : Operation 2234 [1/1] (1.35ns)   --->   "br label %57" [Group_5/sample.c:1865]   --->   Operation 2234 'br' <Predicate = true> <Delay = 1.35>

State 419 <SV = 7> <Delay = 1.73>
ST_419 : Operation 2235 [1/1] (0.00ns)   --->   "%sum1_3 = phi float [ %d_load_10, %56 ], [ %sum_1_3, %58 ]" [Group_5/sample.c:1862]   --->   Operation 2235 'phi' 'sum1_3' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2236 [1/1] (0.00ns)   --->   "%k_3 = phi i6 [ 0, %56 ], [ %k_2_3, %58 ]" [Group_5/sample.c:1865]   --->   Operation 2236 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2237 [1/1] (1.22ns)   --->   "%exitcond_3 = icmp eq i6 %k_3, -32" [Group_5/sample.c:1865]   --->   Operation 2237 'icmp' 'exitcond_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2238 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2238 'speclooptripcount' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2239 [1/1] (1.60ns)   --->   "%k_2_3 = add i6 %k_3, 1" [Group_5/sample.c:1865]   --->   Operation 2239 'add' 'k_2_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2240 [1/1] (0.00ns)   --->   "br i1 %exitcond_3, label %branch56, label %58" [Group_5/sample.c:1865]   --->   Operation 2240 'br' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_404 = trunc i6 %k_3 to i3" [Group_5/sample.c:1865]   --->   Operation 2241 'trunc' 'tmp_404' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_419 : Operation 2242 [1/1] (0.78ns)   --->   "%sum5_3 = xor i6 %k_3, -32" [Group_5/sample.c:1865]   --->   Operation 2242 'xor' 'sum5_3' <Predicate = (!exitcond_3)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_405 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_3, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2243 'partselect' 'tmp_405' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_419 : Operation 2244 [1/1] (0.00ns)   --->   "%tmp_406 = trunc i6 %k_3 to i5" [Group_5/sample.c:1865]   --->   Operation 2244 'trunc' 'tmp_406' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_419 : Operation 2245 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_406, i4 0)" [Group_5/sample.c:1868]   --->   Operation 2245 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_419 : Operation 2246 [1/1] (1.73ns)   --->   "%sum8_3 = add i9 %tmp_3, %j_3_cast1" [Group_5/sample.c:1868]   --->   Operation 2246 'add' 'sum8_3' <Predicate = (!exitcond_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2247 [1/1] (0.00ns)   --->   "%newIndex33 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum8_3, i32 3, i32 8)" [Group_5/sample.c:1868]   --->   Operation 2247 'partselect' 'newIndex33' <Predicate = (!exitcond_3)> <Delay = 0.00>

State 420 <SV = 8> <Delay = 2.77>
ST_420 : Operation 2248 [1/1] (0.00ns)   --->   "%newIndex32 = sext i3 %tmp_405 to i4" [Group_5/sample.c:1865]   --->   Operation 2248 'sext' 'newIndex32' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2249 [1/1] (0.00ns)   --->   "%newIndex101_cast = zext i4 %newIndex32 to i64" [Group_5/sample.c:1865]   --->   Operation 2249 'zext' 'newIndex101_cast' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2250 [1/1] (0.00ns)   --->   "%A_addr_41 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex101_cast" [Group_5/sample.c:1865]   --->   Operation 2250 'getelementptr' 'A_addr_41' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2251 [2/2] (1.75ns)   --->   "%A_load_41 = load float* %A_addr_41, align 4" [Group_5/sample.c:1865]   --->   Operation 2251 'load' 'A_load_41' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_420 : Operation 2252 [1/1] (0.00ns)   --->   "%A8_addr_10 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex101_cast" [Group_5/sample.c:1865]   --->   Operation 2252 'getelementptr' 'A8_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2253 [2/2] (1.75ns)   --->   "%A8_load_10 = load float* %A8_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2253 'load' 'A8_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_420 : Operation 2254 [1/1] (0.00ns)   --->   "%A9_addr_10 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex101_cast" [Group_5/sample.c:1865]   --->   Operation 2254 'getelementptr' 'A9_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2255 [2/2] (1.75ns)   --->   "%A9_load_10 = load float* %A9_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2255 'load' 'A9_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_420 : Operation 2256 [1/1] (0.00ns)   --->   "%A10_addr_10 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex101_cast" [Group_5/sample.c:1865]   --->   Operation 2256 'getelementptr' 'A10_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2257 [2/2] (1.75ns)   --->   "%A10_load_10 = load float* %A10_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2257 'load' 'A10_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_420 : Operation 2258 [1/1] (0.00ns)   --->   "%A11_addr_10 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex101_cast" [Group_5/sample.c:1865]   --->   Operation 2258 'getelementptr' 'A11_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2259 [2/2] (1.75ns)   --->   "%A11_load_10 = load float* %A11_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2259 'load' 'A11_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_420 : Operation 2260 [1/1] (0.00ns)   --->   "%A12_addr_10 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex101_cast" [Group_5/sample.c:1865]   --->   Operation 2260 'getelementptr' 'A12_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2261 [2/2] (1.75ns)   --->   "%A12_load_10 = load float* %A12_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2261 'load' 'A12_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_420 : Operation 2262 [1/1] (0.00ns)   --->   "%A13_addr_10 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex101_cast" [Group_5/sample.c:1865]   --->   Operation 2262 'getelementptr' 'A13_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2263 [2/2] (1.75ns)   --->   "%A13_load_10 = load float* %A13_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2263 'load' 'A13_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_420 : Operation 2264 [1/1] (0.00ns)   --->   "%A14_addr_10 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex101_cast" [Group_5/sample.c:1865]   --->   Operation 2264 'getelementptr' 'A14_addr_10' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2265 [2/2] (1.75ns)   --->   "%A14_load_10 = load float* %A14_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2265 'load' 'A14_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_420 : Operation 2266 [1/1] (0.00ns)   --->   "%newIndex102_cast = zext i6 %newIndex33 to i64" [Group_5/sample.c:1868]   --->   Operation 2266 'zext' 'newIndex102_cast' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2267 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_72 = getelementptr [64 x float]* @dense_15_kernel_arra_7, i64 0, i64 %newIndex102_cast" [Group_5/sample.c:1868]   --->   Operation 2267 'getelementptr' 'dense_15_kernel_arra_72' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_420 : Operation 2268 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_73 = load float* %dense_15_kernel_arra_72, align 4" [Group_5/sample.c:1868]   --->   Operation 2268 'load' 'dense_15_kernel_arra_73' <Predicate = (!exitcond_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 421 <SV = 9> <Delay = 3.58>
ST_421 : Operation 2269 [1/1] (0.00ns)   --->   "%arrayNo41 = zext i3 %tmp_404 to i64" [Group_5/sample.c:1865]   --->   Operation 2269 'zext' 'arrayNo41' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_421 : Operation 2270 [1/2] (1.75ns)   --->   "%A_load_41 = load float* %A_addr_41, align 4" [Group_5/sample.c:1865]   --->   Operation 2270 'load' 'A_load_41' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_421 : Operation 2271 [1/2] (1.75ns)   --->   "%A8_load_10 = load float* %A8_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2271 'load' 'A8_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_421 : Operation 2272 [1/2] (1.75ns)   --->   "%A9_load_10 = load float* %A9_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2272 'load' 'A9_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_421 : Operation 2273 [1/2] (1.75ns)   --->   "%A10_load_10 = load float* %A10_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2273 'load' 'A10_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_421 : Operation 2274 [1/2] (1.75ns)   --->   "%A11_load_10 = load float* %A11_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2274 'load' 'A11_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_421 : Operation 2275 [1/2] (1.75ns)   --->   "%A12_load_10 = load float* %A12_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2275 'load' 'A12_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_421 : Operation 2276 [1/2] (1.75ns)   --->   "%A13_load_10 = load float* %A13_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2276 'load' 'A13_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_421 : Operation 2277 [1/2] (1.75ns)   --->   "%A14_load_10 = load float* %A14_addr_10, align 4" [Group_5/sample.c:1865]   --->   Operation 2277 'load' 'A14_load_10' <Predicate = (!exitcond_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_421 : Operation 2278 [1/1] (1.83ns)   --->   "%tmp_287 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_41, float %A8_load_10, float %A9_load_10, float %A10_load_10, float %A11_load_10, float %A12_load_10, float %A13_load_10, float %A14_load_10, i64 %arrayNo41)" [Group_5/sample.c:1865]   --->   Operation 2278 'mux' 'tmp_287' <Predicate = (!exitcond_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 2279 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_73 = load float* %dense_15_kernel_arra_72, align 4" [Group_5/sample.c:1868]   --->   Operation 2279 'load' 'dense_15_kernel_arra_73' <Predicate = (!exitcond_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 422 <SV = 10> <Delay = 3.65>
ST_422 : Operation 2280 [5/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_287, %dense_15_kernel_arra_73" [Group_5/sample.c:1869]   --->   Operation 2280 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 11> <Delay = 3.65>
ST_423 : Operation 2281 [4/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_287, %dense_15_kernel_arra_73" [Group_5/sample.c:1869]   --->   Operation 2281 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 12> <Delay = 3.65>
ST_424 : Operation 2282 [3/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_287, %dense_15_kernel_arra_73" [Group_5/sample.c:1869]   --->   Operation 2282 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 13> <Delay = 3.65>
ST_425 : Operation 2283 [2/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_287, %dense_15_kernel_arra_73" [Group_5/sample.c:1869]   --->   Operation 2283 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 14> <Delay = 3.65>
ST_426 : Operation 2284 [1/5] (3.65ns)   --->   "%tmp_36_3 = fmul float %tmp_287, %dense_15_kernel_arra_73" [Group_5/sample.c:1869]   --->   Operation 2284 'fmul' 'tmp_36_3' <Predicate = (!exitcond_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 15> <Delay = 3.29>
ST_427 : Operation 2285 [8/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2285 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 16> <Delay = 3.29>
ST_428 : Operation 2286 [7/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2286 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 17> <Delay = 3.29>
ST_429 : Operation 2287 [6/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2287 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 18> <Delay = 3.29>
ST_430 : Operation 2288 [5/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2288 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 19> <Delay = 3.29>
ST_431 : Operation 2289 [4/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2289 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 20> <Delay = 3.29>
ST_432 : Operation 2290 [3/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2290 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 21> <Delay = 3.29>
ST_433 : Operation 2291 [2/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2291 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 22> <Delay = 3.29>
ST_434 : Operation 2292 [1/1] (0.00ns)   --->   "%tmp_205 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2292 'specregionbegin' 'tmp_205' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_434 : Operation 2293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2293 'specpipeline' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_434 : Operation 2294 [1/8] (3.29ns)   --->   "%sum_1_3 = fadd float %sum1_3, %tmp_36_3" [Group_5/sample.c:1869]   --->   Operation 2294 'fadd' 'sum_1_3' <Predicate = (!exitcond_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_434 : Operation 2295 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_205)" [Group_5/sample.c:1870]   --->   Operation 2295 'specregionend' 'empty_164' <Predicate = (!exitcond_3)> <Delay = 0.00>
ST_434 : Operation 2296 [1/1] (0.00ns)   --->   "br label %57" [Group_5/sample.c:1865]   --->   Operation 2296 'br' <Predicate = (!exitcond_3)> <Delay = 0.00>

State 435 <SV = 8> <Delay = 1.75>
ST_435 : Operation 2297 [1/1] (0.00ns)   --->   "%j_14_3_s = or i4 %tmp_393, 1" [Group_5/sample.c:1860]   --->   Operation 2297 'or' 'j_14_3_s' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 2298 [1/1] (0.00ns)   --->   "%j_14_3_cast = zext i4 %j_14_3_s to i64" [Group_5/sample.c:1860]   --->   Operation 2298 'zext' 'j_14_3_cast' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 2299 [1/1] (0.00ns)   --->   "%d_addr_14 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_3_cast" [Group_5/sample.c:1862]   --->   Operation 2299 'getelementptr' 'd_addr_14' <Predicate = true> <Delay = 0.00>
ST_435 : Operation 2300 [2/2] (1.75ns)   --->   "%d_load_14 = load float* %d_addr_14, align 4" [Group_5/sample.c:1862]   --->   Operation 2300 'load' 'd_load_14' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 436 <SV = 9> <Delay = 2.55>
ST_436 : Operation 2301 [1/1] (0.79ns)   --->   "%sum2_3 = xor i5 %j_3, -16" [Group_5/sample.c:1860]   --->   Operation 2301 'xor' 'sum2_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 2302 [1/1] (0.00ns)   --->   "%tmp_403 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %sum2_3, i32 3, i32 4)" [Group_5/sample.c:1860]   --->   Operation 2302 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 2303 [1/1] (0.00ns)   --->   "%newIndex31 = sext i2 %tmp_403 to i3" [Group_5/sample.c:1860]   --->   Operation 2303 'sext' 'newIndex31' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 2304 [1/1] (0.00ns)   --->   "%newIndex97_cast = zext i3 %newIndex31 to i64" [Group_5/sample.c:1860]   --->   Operation 2304 'zext' 'newIndex97_cast' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 2305 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr [2 x float]* %C, i64 0, i64 %newIndex97_cast" [Group_5/sample.c:1871]   --->   Operation 2305 'getelementptr' 'C_addr_6' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 2306 [1/1] (1.75ns)   --->   "store float %sum1_3, float* %C_addr_6, align 4" [Group_5/sample.c:1871]   --->   Operation 2306 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_436 : Operation 2307 [1/2] (1.75ns)   --->   "%d_load_14 = load float* %d_addr_14, align 4" [Group_5/sample.c:1862]   --->   Operation 2307 'load' 'd_load_14' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_436 : Operation 2308 [1/1] (1.35ns)   --->   "br label %59" [Group_5/sample.c:1865]   --->   Operation 2308 'br' <Predicate = true> <Delay = 1.35>

State 437 <SV = 10> <Delay = 2.77>
ST_437 : Operation 2309 [1/1] (0.00ns)   --->   "%sum1_3_1 = phi float [ %d_load_14, %branch56 ], [ %sum_1_3_1, %60 ]" [Group_5/sample.c:1862]   --->   Operation 2309 'phi' 'sum1_3_1' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 2310 [1/1] (0.00ns)   --->   "%k_3_1 = phi i6 [ 0, %branch56 ], [ %k_2_3_1, %60 ]" [Group_5/sample.c:1865]   --->   Operation 2310 'phi' 'k_3_1' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 2311 [1/1] (1.22ns)   --->   "%exitcond_3_1 = icmp eq i6 %k_3_1, -32" [Group_5/sample.c:1865]   --->   Operation 2311 'icmp' 'exitcond_3_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 2312 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2312 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 2313 [1/1] (1.60ns)   --->   "%k_2_3_1 = add i6 %k_3_1, 1" [Group_5/sample.c:1865]   --->   Operation 2313 'add' 'k_2_3_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 2314 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_1, label %branch49, label %60" [Group_5/sample.c:1865]   --->   Operation 2314 'br' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_415 = trunc i6 %k_3_1 to i3" [Group_5/sample.c:1865]   --->   Operation 2315 'trunc' 'tmp_415' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2316 [1/1] (0.78ns)   --->   "%sum5_3_1 = xor i6 %k_3_1, -32" [Group_5/sample.c:1865]   --->   Operation 2316 'xor' 'sum5_3_1' <Predicate = (!exitcond_3_1)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_437 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp_416 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_3_1, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2317 'partselect' 'tmp_416' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2318 [1/1] (0.00ns)   --->   "%newIndex39 = sext i3 %tmp_416 to i4" [Group_5/sample.c:1865]   --->   Operation 2318 'sext' 'newIndex39' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2319 [1/1] (0.00ns)   --->   "%newIndex113_cast = zext i4 %newIndex39 to i64" [Group_5/sample.c:1865]   --->   Operation 2319 'zext' 'newIndex113_cast' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2320 [1/1] (0.00ns)   --->   "%A_addr_45 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex113_cast" [Group_5/sample.c:1865]   --->   Operation 2320 'getelementptr' 'A_addr_45' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2321 [2/2] (1.75ns)   --->   "%A_load_45 = load float* %A_addr_45, align 4" [Group_5/sample.c:1865]   --->   Operation 2321 'load' 'A_load_45' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_437 : Operation 2322 [1/1] (0.00ns)   --->   "%A8_addr_14 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex113_cast" [Group_5/sample.c:1865]   --->   Operation 2322 'getelementptr' 'A8_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2323 [2/2] (1.75ns)   --->   "%A8_load_14 = load float* %A8_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2323 'load' 'A8_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_437 : Operation 2324 [1/1] (0.00ns)   --->   "%A9_addr_14 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex113_cast" [Group_5/sample.c:1865]   --->   Operation 2324 'getelementptr' 'A9_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2325 [2/2] (1.75ns)   --->   "%A9_load_14 = load float* %A9_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2325 'load' 'A9_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_437 : Operation 2326 [1/1] (0.00ns)   --->   "%A10_addr_14 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex113_cast" [Group_5/sample.c:1865]   --->   Operation 2326 'getelementptr' 'A10_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2327 [2/2] (1.75ns)   --->   "%A10_load_14 = load float* %A10_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2327 'load' 'A10_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_437 : Operation 2328 [1/1] (0.00ns)   --->   "%A11_addr_14 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex113_cast" [Group_5/sample.c:1865]   --->   Operation 2328 'getelementptr' 'A11_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2329 [2/2] (1.75ns)   --->   "%A11_load_14 = load float* %A11_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2329 'load' 'A11_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_437 : Operation 2330 [1/1] (0.00ns)   --->   "%A12_addr_14 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex113_cast" [Group_5/sample.c:1865]   --->   Operation 2330 'getelementptr' 'A12_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2331 [2/2] (1.75ns)   --->   "%A12_load_14 = load float* %A12_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2331 'load' 'A12_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_437 : Operation 2332 [1/1] (0.00ns)   --->   "%A13_addr_14 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex113_cast" [Group_5/sample.c:1865]   --->   Operation 2332 'getelementptr' 'A13_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2333 [2/2] (1.75ns)   --->   "%A13_load_14 = load float* %A13_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2333 'load' 'A13_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_437 : Operation 2334 [1/1] (0.00ns)   --->   "%A14_addr_14 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex113_cast" [Group_5/sample.c:1865]   --->   Operation 2334 'getelementptr' 'A14_addr_14' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2335 [2/2] (1.75ns)   --->   "%A14_load_14 = load float* %A14_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2335 'load' 'A14_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_437 : Operation 2336 [1/1] (0.00ns)   --->   "%tmp_417 = trunc i6 %k_3_1 to i5" [Group_5/sample.c:1865]   --->   Operation 2336 'trunc' 'tmp_417' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_3, i32 3)" [Group_5/sample.c:1860]   --->   Operation 2337 'bitselect' 'tmp_418' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2338 [1/1] (0.00ns)   --->   "%newIndex40 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_417, i1 %tmp_418)" [Group_5/sample.c:1865]   --->   Operation 2338 'bitconcatenate' 'newIndex40' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2339 [1/1] (0.00ns)   --->   "%newIndex114_cast = zext i6 %newIndex40 to i64" [Group_5/sample.c:1865]   --->   Operation 2339 'zext' 'newIndex114_cast' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2340 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_74 = getelementptr [64 x float]* @dense_15_kernel_arra_6, i64 0, i64 %newIndex114_cast" [Group_5/sample.c:1865]   --->   Operation 2340 'getelementptr' 'dense_15_kernel_arra_74' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_437 : Operation 2341 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_75 = load float* %dense_15_kernel_arra_74, align 4" [Group_5/sample.c:1865]   --->   Operation 2341 'load' 'dense_15_kernel_arra_75' <Predicate = (!exitcond_3_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 438 <SV = 11> <Delay = 3.58>
ST_438 : Operation 2342 [1/1] (0.00ns)   --->   "%arrayNo45 = zext i3 %tmp_415 to i64" [Group_5/sample.c:1865]   --->   Operation 2342 'zext' 'arrayNo45' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_438 : Operation 2343 [1/2] (1.75ns)   --->   "%A_load_45 = load float* %A_addr_45, align 4" [Group_5/sample.c:1865]   --->   Operation 2343 'load' 'A_load_45' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_438 : Operation 2344 [1/2] (1.75ns)   --->   "%A8_load_14 = load float* %A8_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2344 'load' 'A8_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_438 : Operation 2345 [1/2] (1.75ns)   --->   "%A9_load_14 = load float* %A9_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2345 'load' 'A9_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_438 : Operation 2346 [1/2] (1.75ns)   --->   "%A10_load_14 = load float* %A10_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2346 'load' 'A10_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_438 : Operation 2347 [1/2] (1.75ns)   --->   "%A11_load_14 = load float* %A11_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2347 'load' 'A11_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_438 : Operation 2348 [1/2] (1.75ns)   --->   "%A12_load_14 = load float* %A12_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2348 'load' 'A12_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_438 : Operation 2349 [1/2] (1.75ns)   --->   "%A13_load_14 = load float* %A13_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2349 'load' 'A13_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_438 : Operation 2350 [1/2] (1.75ns)   --->   "%A14_load_14 = load float* %A14_addr_14, align 4" [Group_5/sample.c:1865]   --->   Operation 2350 'load' 'A14_load_14' <Predicate = (!exitcond_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_438 : Operation 2351 [1/1] (1.83ns)   --->   "%tmp_291 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_45, float %A8_load_14, float %A9_load_14, float %A10_load_14, float %A11_load_14, float %A12_load_14, float %A13_load_14, float %A14_load_14, i64 %arrayNo45)" [Group_5/sample.c:1865]   --->   Operation 2351 'mux' 'tmp_291' <Predicate = (!exitcond_3_1)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 2352 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_75 = load float* %dense_15_kernel_arra_74, align 4" [Group_5/sample.c:1865]   --->   Operation 2352 'load' 'dense_15_kernel_arra_75' <Predicate = (!exitcond_3_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 439 <SV = 12> <Delay = 3.65>
ST_439 : Operation 2353 [5/5] (3.65ns)   --->   "%tmp_36_3_1 = fmul float %tmp_291, %dense_15_kernel_arra_75" [Group_5/sample.c:1869]   --->   Operation 2353 'fmul' 'tmp_36_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 13> <Delay = 3.65>
ST_440 : Operation 2354 [4/5] (3.65ns)   --->   "%tmp_36_3_1 = fmul float %tmp_291, %dense_15_kernel_arra_75" [Group_5/sample.c:1869]   --->   Operation 2354 'fmul' 'tmp_36_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 14> <Delay = 3.65>
ST_441 : Operation 2355 [3/5] (3.65ns)   --->   "%tmp_36_3_1 = fmul float %tmp_291, %dense_15_kernel_arra_75" [Group_5/sample.c:1869]   --->   Operation 2355 'fmul' 'tmp_36_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 15> <Delay = 3.65>
ST_442 : Operation 2356 [2/5] (3.65ns)   --->   "%tmp_36_3_1 = fmul float %tmp_291, %dense_15_kernel_arra_75" [Group_5/sample.c:1869]   --->   Operation 2356 'fmul' 'tmp_36_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 16> <Delay = 3.65>
ST_443 : Operation 2357 [1/5] (3.65ns)   --->   "%tmp_36_3_1 = fmul float %tmp_291, %dense_15_kernel_arra_75" [Group_5/sample.c:1869]   --->   Operation 2357 'fmul' 'tmp_36_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 17> <Delay = 3.29>
ST_444 : Operation 2358 [8/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2358 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 18> <Delay = 3.29>
ST_445 : Operation 2359 [7/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2359 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 19> <Delay = 3.29>
ST_446 : Operation 2360 [6/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2360 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 20> <Delay = 3.29>
ST_447 : Operation 2361 [5/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2361 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 21> <Delay = 3.29>
ST_448 : Operation 2362 [4/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2362 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 22> <Delay = 3.29>
ST_449 : Operation 2363 [3/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2363 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 23> <Delay = 3.29>
ST_450 : Operation 2364 [2/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2364 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 24> <Delay = 3.29>
ST_451 : Operation 2365 [1/1] (0.00ns)   --->   "%tmp_213 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2365 'specregionbegin' 'tmp_213' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_451 : Operation 2366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2366 'specpipeline' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_451 : Operation 2367 [1/8] (3.29ns)   --->   "%sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1" [Group_5/sample.c:1869]   --->   Operation 2367 'fadd' 'sum_1_3_1' <Predicate = (!exitcond_3_1)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 2368 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_213)" [Group_5/sample.c:1870]   --->   Operation 2368 'specregionend' 'empty_166' <Predicate = (!exitcond_3_1)> <Delay = 0.00>
ST_451 : Operation 2369 [1/1] (0.00ns)   --->   "br label %59" [Group_5/sample.c:1865]   --->   Operation 2369 'br' <Predicate = (!exitcond_3_1)> <Delay = 0.00>

State 452 <SV = 11> <Delay = 1.75>
ST_452 : Operation 2370 [1/1] (0.00ns)   --->   "%j_14_3_8 = or i4 %tmp_393, 2" [Group_5/sample.c:1860]   --->   Operation 2370 'or' 'j_14_3_8' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2371 [1/1] (0.00ns)   --->   "%j_14_3_8_cast = zext i4 %j_14_3_8 to i64" [Group_5/sample.c:1860]   --->   Operation 2371 'zext' 'j_14_3_8_cast' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2372 [1/1] (0.00ns)   --->   "%d_addr_18 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_3_8_cast" [Group_5/sample.c:1862]   --->   Operation 2372 'getelementptr' 'd_addr_18' <Predicate = true> <Delay = 0.00>
ST_452 : Operation 2373 [2/2] (1.75ns)   --->   "%d_load_18 = load float* %d_addr_18, align 4" [Group_5/sample.c:1862]   --->   Operation 2373 'load' 'd_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 453 <SV = 12> <Delay = 1.75>
ST_453 : Operation 2374 [1/1] (0.00ns)   --->   "%tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_3, i32 3)" [Group_5/sample.c:1860]   --->   Operation 2374 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2375 [1/1] (0.00ns)   --->   "%newIndex38 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 3, i1 %tmp_414)" [Group_5/sample.c:1860]   --->   Operation 2375 'bitconcatenate' 'newIndex38' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2376 [1/1] (0.00ns)   --->   "%newIndex86_cast = zext i6 %newIndex38 to i64" [Group_5/sample.c:1860]   --->   Operation 2376 'zext' 'newIndex86_cast' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2377 [1/1] (0.00ns)   --->   "%C1_addr_3 = getelementptr [2 x float]* %C1, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2377 'getelementptr' 'C1_addr_3' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 2378 [1/1] (1.75ns)   --->   "store float %sum1_3_1, float* %C1_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2378 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_453 : Operation 2379 [1/2] (1.75ns)   --->   "%d_load_18 = load float* %d_addr_18, align 4" [Group_5/sample.c:1862]   --->   Operation 2379 'load' 'd_load_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_453 : Operation 2380 [1/1] (1.35ns)   --->   "br label %61" [Group_5/sample.c:1865]   --->   Operation 2380 'br' <Predicate = true> <Delay = 1.35>

State 454 <SV = 13> <Delay = 2.77>
ST_454 : Operation 2381 [1/1] (0.00ns)   --->   "%sum1_3_2 = phi float [ %d_load_18, %branch49 ], [ %sum_1_3_2, %62 ]" [Group_5/sample.c:1862]   --->   Operation 2381 'phi' 'sum1_3_2' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2382 [1/1] (0.00ns)   --->   "%k_3_2 = phi i6 [ 0, %branch49 ], [ %k_2_3_2, %62 ]" [Group_5/sample.c:1865]   --->   Operation 2382 'phi' 'k_3_2' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2383 [1/1] (1.22ns)   --->   "%exitcond_3_2 = icmp eq i6 %k_3_2, -32" [Group_5/sample.c:1865]   --->   Operation 2383 'icmp' 'exitcond_3_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 2384 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2384 'speclooptripcount' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2385 [1/1] (1.60ns)   --->   "%k_2_3_2 = add i6 %k_3_2, 1" [Group_5/sample.c:1865]   --->   Operation 2385 'add' 'k_2_3_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 2386 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_2, label %branch42, label %62" [Group_5/sample.c:1865]   --->   Operation 2386 'br' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_426 = trunc i6 %k_3_2 to i3" [Group_5/sample.c:1865]   --->   Operation 2387 'trunc' 'tmp_426' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2388 [1/1] (0.78ns)   --->   "%sum5_3_2 = xor i6 %k_3_2, -32" [Group_5/sample.c:1865]   --->   Operation 2388 'xor' 'sum5_3_2' <Predicate = (!exitcond_3_2)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 2389 [1/1] (0.00ns)   --->   "%tmp_427 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_3_2, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2389 'partselect' 'tmp_427' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2390 [1/1] (0.00ns)   --->   "%newIndex45 = sext i3 %tmp_427 to i4" [Group_5/sample.c:1865]   --->   Operation 2390 'sext' 'newIndex45' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2391 [1/1] (0.00ns)   --->   "%newIndex125_cast = zext i4 %newIndex45 to i64" [Group_5/sample.c:1865]   --->   Operation 2391 'zext' 'newIndex125_cast' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2392 [1/1] (0.00ns)   --->   "%A_addr_49 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex125_cast" [Group_5/sample.c:1865]   --->   Operation 2392 'getelementptr' 'A_addr_49' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2393 [2/2] (1.75ns)   --->   "%A_load_49 = load float* %A_addr_49, align 4" [Group_5/sample.c:1865]   --->   Operation 2393 'load' 'A_load_49' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_454 : Operation 2394 [1/1] (0.00ns)   --->   "%A8_addr_18 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex125_cast" [Group_5/sample.c:1865]   --->   Operation 2394 'getelementptr' 'A8_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2395 [2/2] (1.75ns)   --->   "%A8_load_18 = load float* %A8_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2395 'load' 'A8_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_454 : Operation 2396 [1/1] (0.00ns)   --->   "%A9_addr_18 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex125_cast" [Group_5/sample.c:1865]   --->   Operation 2396 'getelementptr' 'A9_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2397 [2/2] (1.75ns)   --->   "%A9_load_18 = load float* %A9_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2397 'load' 'A9_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_454 : Operation 2398 [1/1] (0.00ns)   --->   "%A10_addr_18 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex125_cast" [Group_5/sample.c:1865]   --->   Operation 2398 'getelementptr' 'A10_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2399 [2/2] (1.75ns)   --->   "%A10_load_18 = load float* %A10_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2399 'load' 'A10_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_454 : Operation 2400 [1/1] (0.00ns)   --->   "%A11_addr_18 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex125_cast" [Group_5/sample.c:1865]   --->   Operation 2400 'getelementptr' 'A11_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2401 [2/2] (1.75ns)   --->   "%A11_load_18 = load float* %A11_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2401 'load' 'A11_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_454 : Operation 2402 [1/1] (0.00ns)   --->   "%A12_addr_18 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex125_cast" [Group_5/sample.c:1865]   --->   Operation 2402 'getelementptr' 'A12_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2403 [2/2] (1.75ns)   --->   "%A12_load_18 = load float* %A12_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2403 'load' 'A12_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_454 : Operation 2404 [1/1] (0.00ns)   --->   "%A13_addr_18 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex125_cast" [Group_5/sample.c:1865]   --->   Operation 2404 'getelementptr' 'A13_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2405 [2/2] (1.75ns)   --->   "%A13_load_18 = load float* %A13_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2405 'load' 'A13_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_454 : Operation 2406 [1/1] (0.00ns)   --->   "%A14_addr_18 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex125_cast" [Group_5/sample.c:1865]   --->   Operation 2406 'getelementptr' 'A14_addr_18' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2407 [2/2] (1.75ns)   --->   "%A14_load_18 = load float* %A14_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2407 'load' 'A14_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_454 : Operation 2408 [1/1] (0.00ns)   --->   "%tmp_428 = trunc i6 %k_3_2 to i5" [Group_5/sample.c:1865]   --->   Operation 2408 'trunc' 'tmp_428' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2409 [1/1] (0.00ns)   --->   "%newIndex46 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_428, i1 %tmp_414)" [Group_5/sample.c:1865]   --->   Operation 2409 'bitconcatenate' 'newIndex46' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2410 [1/1] (0.00ns)   --->   "%newIndex126_cast = zext i6 %newIndex46 to i64" [Group_5/sample.c:1865]   --->   Operation 2410 'zext' 'newIndex126_cast' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2411 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_76 = getelementptr [64 x float]* @dense_15_kernel_arra_5, i64 0, i64 %newIndex126_cast" [Group_5/sample.c:1865]   --->   Operation 2411 'getelementptr' 'dense_15_kernel_arra_76' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_454 : Operation 2412 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_77 = load float* %dense_15_kernel_arra_76, align 4" [Group_5/sample.c:1865]   --->   Operation 2412 'load' 'dense_15_kernel_arra_77' <Predicate = (!exitcond_3_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 455 <SV = 14> <Delay = 3.58>
ST_455 : Operation 2413 [1/1] (0.00ns)   --->   "%arrayNo49 = zext i3 %tmp_426 to i64" [Group_5/sample.c:1865]   --->   Operation 2413 'zext' 'arrayNo49' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_455 : Operation 2414 [1/2] (1.75ns)   --->   "%A_load_49 = load float* %A_addr_49, align 4" [Group_5/sample.c:1865]   --->   Operation 2414 'load' 'A_load_49' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_455 : Operation 2415 [1/2] (1.75ns)   --->   "%A8_load_18 = load float* %A8_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2415 'load' 'A8_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_455 : Operation 2416 [1/2] (1.75ns)   --->   "%A9_load_18 = load float* %A9_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2416 'load' 'A9_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_455 : Operation 2417 [1/2] (1.75ns)   --->   "%A10_load_18 = load float* %A10_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2417 'load' 'A10_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_455 : Operation 2418 [1/2] (1.75ns)   --->   "%A11_load_18 = load float* %A11_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2418 'load' 'A11_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_455 : Operation 2419 [1/2] (1.75ns)   --->   "%A12_load_18 = load float* %A12_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2419 'load' 'A12_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_455 : Operation 2420 [1/2] (1.75ns)   --->   "%A13_load_18 = load float* %A13_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2420 'load' 'A13_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_455 : Operation 2421 [1/2] (1.75ns)   --->   "%A14_load_18 = load float* %A14_addr_18, align 4" [Group_5/sample.c:1865]   --->   Operation 2421 'load' 'A14_load_18' <Predicate = (!exitcond_3_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_455 : Operation 2422 [1/1] (1.83ns)   --->   "%tmp_295 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_49, float %A8_load_18, float %A9_load_18, float %A10_load_18, float %A11_load_18, float %A12_load_18, float %A13_load_18, float %A14_load_18, i64 %arrayNo49)" [Group_5/sample.c:1865]   --->   Operation 2422 'mux' 'tmp_295' <Predicate = (!exitcond_3_2)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 2423 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_77 = load float* %dense_15_kernel_arra_76, align 4" [Group_5/sample.c:1865]   --->   Operation 2423 'load' 'dense_15_kernel_arra_77' <Predicate = (!exitcond_3_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 456 <SV = 15> <Delay = 3.65>
ST_456 : Operation 2424 [5/5] (3.65ns)   --->   "%tmp_36_3_2 = fmul float %tmp_295, %dense_15_kernel_arra_77" [Group_5/sample.c:1869]   --->   Operation 2424 'fmul' 'tmp_36_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 16> <Delay = 3.65>
ST_457 : Operation 2425 [4/5] (3.65ns)   --->   "%tmp_36_3_2 = fmul float %tmp_295, %dense_15_kernel_arra_77" [Group_5/sample.c:1869]   --->   Operation 2425 'fmul' 'tmp_36_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 17> <Delay = 3.65>
ST_458 : Operation 2426 [3/5] (3.65ns)   --->   "%tmp_36_3_2 = fmul float %tmp_295, %dense_15_kernel_arra_77" [Group_5/sample.c:1869]   --->   Operation 2426 'fmul' 'tmp_36_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 18> <Delay = 3.65>
ST_459 : Operation 2427 [2/5] (3.65ns)   --->   "%tmp_36_3_2 = fmul float %tmp_295, %dense_15_kernel_arra_77" [Group_5/sample.c:1869]   --->   Operation 2427 'fmul' 'tmp_36_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 19> <Delay = 3.65>
ST_460 : Operation 2428 [1/5] (3.65ns)   --->   "%tmp_36_3_2 = fmul float %tmp_295, %dense_15_kernel_arra_77" [Group_5/sample.c:1869]   --->   Operation 2428 'fmul' 'tmp_36_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 20> <Delay = 3.29>
ST_461 : Operation 2429 [8/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2429 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 21> <Delay = 3.29>
ST_462 : Operation 2430 [7/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2430 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 22> <Delay = 3.29>
ST_463 : Operation 2431 [6/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2431 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 23> <Delay = 3.29>
ST_464 : Operation 2432 [5/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2432 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 24> <Delay = 3.29>
ST_465 : Operation 2433 [4/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2433 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 25> <Delay = 3.29>
ST_466 : Operation 2434 [3/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2434 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 26> <Delay = 3.29>
ST_467 : Operation 2435 [2/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2435 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 27> <Delay = 3.29>
ST_468 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_221 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2436 'specregionbegin' 'tmp_221' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_468 : Operation 2437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2437 'specpipeline' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_468 : Operation 2438 [1/8] (3.29ns)   --->   "%sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2" [Group_5/sample.c:1869]   --->   Operation 2438 'fadd' 'sum_1_3_2' <Predicate = (!exitcond_3_2)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 2439 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_221)" [Group_5/sample.c:1870]   --->   Operation 2439 'specregionend' 'empty_168' <Predicate = (!exitcond_3_2)> <Delay = 0.00>
ST_468 : Operation 2440 [1/1] (0.00ns)   --->   "br label %61" [Group_5/sample.c:1865]   --->   Operation 2440 'br' <Predicate = (!exitcond_3_2)> <Delay = 0.00>

State 469 <SV = 14> <Delay = 1.75>
ST_469 : Operation 2441 [1/1] (0.00ns)   --->   "%j_14_3_9 = or i4 %tmp_393, 3" [Group_5/sample.c:1860]   --->   Operation 2441 'or' 'j_14_3_9' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 2442 [1/1] (0.00ns)   --->   "%j_14_3_9_cast = zext i4 %j_14_3_9 to i64" [Group_5/sample.c:1860]   --->   Operation 2442 'zext' 'j_14_3_9_cast' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 2443 [1/1] (0.00ns)   --->   "%d_addr_22 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_3_9_cast" [Group_5/sample.c:1862]   --->   Operation 2443 'getelementptr' 'd_addr_22' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 2444 [2/2] (1.75ns)   --->   "%d_load_22 = load float* %d_addr_22, align 4" [Group_5/sample.c:1862]   --->   Operation 2444 'load' 'd_load_22' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 470 <SV = 15> <Delay = 1.75>
ST_470 : Operation 2445 [1/1] (0.00ns)   --->   "%C2_addr_3 = getelementptr [2 x float]* %C2, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2445 'getelementptr' 'C2_addr_3' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 2446 [1/1] (1.75ns)   --->   "store float %sum1_3_2, float* %C2_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2446 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_470 : Operation 2447 [1/2] (1.75ns)   --->   "%d_load_22 = load float* %d_addr_22, align 4" [Group_5/sample.c:1862]   --->   Operation 2447 'load' 'd_load_22' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_470 : Operation 2448 [1/1] (1.35ns)   --->   "br label %63" [Group_5/sample.c:1865]   --->   Operation 2448 'br' <Predicate = true> <Delay = 1.35>

State 471 <SV = 16> <Delay = 2.77>
ST_471 : Operation 2449 [1/1] (0.00ns)   --->   "%sum1_3_3 = phi float [ %d_load_22, %branch42 ], [ %sum_1_3_3, %64 ]" [Group_5/sample.c:1862]   --->   Operation 2449 'phi' 'sum1_3_3' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2450 [1/1] (0.00ns)   --->   "%k_3_3 = phi i6 [ 0, %branch42 ], [ %k_2_3_3, %64 ]" [Group_5/sample.c:1865]   --->   Operation 2450 'phi' 'k_3_3' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2451 [1/1] (1.22ns)   --->   "%exitcond_3_3 = icmp eq i6 %k_3_3, -32" [Group_5/sample.c:1865]   --->   Operation 2451 'icmp' 'exitcond_3_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 2452 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2452 'speclooptripcount' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2453 [1/1] (1.60ns)   --->   "%k_2_3_3 = add i6 %k_3_3, 1" [Group_5/sample.c:1865]   --->   Operation 2453 'add' 'k_2_3_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 2454 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_3, label %branch35, label %64" [Group_5/sample.c:1865]   --->   Operation 2454 'br' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 2455 [1/1] (0.00ns)   --->   "%tmp_436 = trunc i6 %k_3_3 to i3" [Group_5/sample.c:1865]   --->   Operation 2455 'trunc' 'tmp_436' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2456 [1/1] (0.78ns)   --->   "%sum5_3_3 = xor i6 %k_3_3, -32" [Group_5/sample.c:1865]   --->   Operation 2456 'xor' 'sum5_3_3' <Predicate = (!exitcond_3_3)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 2457 [1/1] (0.00ns)   --->   "%tmp_437 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_3_3, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2457 'partselect' 'tmp_437' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2458 [1/1] (0.00ns)   --->   "%newIndex51 = sext i3 %tmp_437 to i4" [Group_5/sample.c:1865]   --->   Operation 2458 'sext' 'newIndex51' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2459 [1/1] (0.00ns)   --->   "%newIndex137_cast = zext i4 %newIndex51 to i64" [Group_5/sample.c:1865]   --->   Operation 2459 'zext' 'newIndex137_cast' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2460 [1/1] (0.00ns)   --->   "%A_addr_53 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex137_cast" [Group_5/sample.c:1865]   --->   Operation 2460 'getelementptr' 'A_addr_53' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2461 [2/2] (1.75ns)   --->   "%A_load_53 = load float* %A_addr_53, align 4" [Group_5/sample.c:1865]   --->   Operation 2461 'load' 'A_load_53' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_471 : Operation 2462 [1/1] (0.00ns)   --->   "%A8_addr_22 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex137_cast" [Group_5/sample.c:1865]   --->   Operation 2462 'getelementptr' 'A8_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2463 [2/2] (1.75ns)   --->   "%A8_load_22 = load float* %A8_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2463 'load' 'A8_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_471 : Operation 2464 [1/1] (0.00ns)   --->   "%A9_addr_22 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex137_cast" [Group_5/sample.c:1865]   --->   Operation 2464 'getelementptr' 'A9_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2465 [2/2] (1.75ns)   --->   "%A9_load_22 = load float* %A9_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2465 'load' 'A9_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_471 : Operation 2466 [1/1] (0.00ns)   --->   "%A10_addr_22 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex137_cast" [Group_5/sample.c:1865]   --->   Operation 2466 'getelementptr' 'A10_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2467 [2/2] (1.75ns)   --->   "%A10_load_22 = load float* %A10_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2467 'load' 'A10_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_471 : Operation 2468 [1/1] (0.00ns)   --->   "%A11_addr_22 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex137_cast" [Group_5/sample.c:1865]   --->   Operation 2468 'getelementptr' 'A11_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2469 [2/2] (1.75ns)   --->   "%A11_load_22 = load float* %A11_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2469 'load' 'A11_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_471 : Operation 2470 [1/1] (0.00ns)   --->   "%A12_addr_22 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex137_cast" [Group_5/sample.c:1865]   --->   Operation 2470 'getelementptr' 'A12_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2471 [2/2] (1.75ns)   --->   "%A12_load_22 = load float* %A12_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2471 'load' 'A12_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_471 : Operation 2472 [1/1] (0.00ns)   --->   "%A13_addr_22 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex137_cast" [Group_5/sample.c:1865]   --->   Operation 2472 'getelementptr' 'A13_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2473 [2/2] (1.75ns)   --->   "%A13_load_22 = load float* %A13_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2473 'load' 'A13_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_471 : Operation 2474 [1/1] (0.00ns)   --->   "%A14_addr_22 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex137_cast" [Group_5/sample.c:1865]   --->   Operation 2474 'getelementptr' 'A14_addr_22' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2475 [2/2] (1.75ns)   --->   "%A14_load_22 = load float* %A14_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2475 'load' 'A14_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_471 : Operation 2476 [1/1] (0.00ns)   --->   "%tmp_438 = trunc i6 %k_3_3 to i5" [Group_5/sample.c:1865]   --->   Operation 2476 'trunc' 'tmp_438' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2477 [1/1] (0.00ns)   --->   "%newIndex52 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_438, i1 %tmp_414)" [Group_5/sample.c:1865]   --->   Operation 2477 'bitconcatenate' 'newIndex52' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2478 [1/1] (0.00ns)   --->   "%newIndex138_cast = zext i6 %newIndex52 to i64" [Group_5/sample.c:1865]   --->   Operation 2478 'zext' 'newIndex138_cast' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2479 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_78 = getelementptr [64 x float]* @dense_15_kernel_arra_4, i64 0, i64 %newIndex138_cast" [Group_5/sample.c:1865]   --->   Operation 2479 'getelementptr' 'dense_15_kernel_arra_78' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_471 : Operation 2480 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_79 = load float* %dense_15_kernel_arra_78, align 4" [Group_5/sample.c:1865]   --->   Operation 2480 'load' 'dense_15_kernel_arra_79' <Predicate = (!exitcond_3_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 472 <SV = 17> <Delay = 3.58>
ST_472 : Operation 2481 [1/1] (0.00ns)   --->   "%arrayNo53 = zext i3 %tmp_436 to i64" [Group_5/sample.c:1865]   --->   Operation 2481 'zext' 'arrayNo53' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_472 : Operation 2482 [1/2] (1.75ns)   --->   "%A_load_53 = load float* %A_addr_53, align 4" [Group_5/sample.c:1865]   --->   Operation 2482 'load' 'A_load_53' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_472 : Operation 2483 [1/2] (1.75ns)   --->   "%A8_load_22 = load float* %A8_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2483 'load' 'A8_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_472 : Operation 2484 [1/2] (1.75ns)   --->   "%A9_load_22 = load float* %A9_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2484 'load' 'A9_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_472 : Operation 2485 [1/2] (1.75ns)   --->   "%A10_load_22 = load float* %A10_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2485 'load' 'A10_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_472 : Operation 2486 [1/2] (1.75ns)   --->   "%A11_load_22 = load float* %A11_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2486 'load' 'A11_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_472 : Operation 2487 [1/2] (1.75ns)   --->   "%A12_load_22 = load float* %A12_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2487 'load' 'A12_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_472 : Operation 2488 [1/2] (1.75ns)   --->   "%A13_load_22 = load float* %A13_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2488 'load' 'A13_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_472 : Operation 2489 [1/2] (1.75ns)   --->   "%A14_load_22 = load float* %A14_addr_22, align 4" [Group_5/sample.c:1865]   --->   Operation 2489 'load' 'A14_load_22' <Predicate = (!exitcond_3_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_472 : Operation 2490 [1/1] (1.83ns)   --->   "%tmp_299 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_53, float %A8_load_22, float %A9_load_22, float %A10_load_22, float %A11_load_22, float %A12_load_22, float %A13_load_22, float %A14_load_22, i64 %arrayNo53)" [Group_5/sample.c:1865]   --->   Operation 2490 'mux' 'tmp_299' <Predicate = (!exitcond_3_3)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 2491 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_79 = load float* %dense_15_kernel_arra_78, align 4" [Group_5/sample.c:1865]   --->   Operation 2491 'load' 'dense_15_kernel_arra_79' <Predicate = (!exitcond_3_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 473 <SV = 18> <Delay = 3.65>
ST_473 : Operation 2492 [5/5] (3.65ns)   --->   "%tmp_36_3_3 = fmul float %tmp_299, %dense_15_kernel_arra_79" [Group_5/sample.c:1869]   --->   Operation 2492 'fmul' 'tmp_36_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 19> <Delay = 3.65>
ST_474 : Operation 2493 [4/5] (3.65ns)   --->   "%tmp_36_3_3 = fmul float %tmp_299, %dense_15_kernel_arra_79" [Group_5/sample.c:1869]   --->   Operation 2493 'fmul' 'tmp_36_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 20> <Delay = 3.65>
ST_475 : Operation 2494 [3/5] (3.65ns)   --->   "%tmp_36_3_3 = fmul float %tmp_299, %dense_15_kernel_arra_79" [Group_5/sample.c:1869]   --->   Operation 2494 'fmul' 'tmp_36_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 21> <Delay = 3.65>
ST_476 : Operation 2495 [2/5] (3.65ns)   --->   "%tmp_36_3_3 = fmul float %tmp_299, %dense_15_kernel_arra_79" [Group_5/sample.c:1869]   --->   Operation 2495 'fmul' 'tmp_36_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 22> <Delay = 3.65>
ST_477 : Operation 2496 [1/5] (3.65ns)   --->   "%tmp_36_3_3 = fmul float %tmp_299, %dense_15_kernel_arra_79" [Group_5/sample.c:1869]   --->   Operation 2496 'fmul' 'tmp_36_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 23> <Delay = 3.29>
ST_478 : Operation 2497 [8/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2497 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 24> <Delay = 3.29>
ST_479 : Operation 2498 [7/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2498 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 25> <Delay = 3.29>
ST_480 : Operation 2499 [6/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2499 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 26> <Delay = 3.29>
ST_481 : Operation 2500 [5/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2500 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 27> <Delay = 3.29>
ST_482 : Operation 2501 [4/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2501 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 28> <Delay = 3.29>
ST_483 : Operation 2502 [3/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2502 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 29> <Delay = 3.29>
ST_484 : Operation 2503 [2/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2503 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 30> <Delay = 3.29>
ST_485 : Operation 2504 [1/1] (0.00ns)   --->   "%tmp_229 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2504 'specregionbegin' 'tmp_229' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_485 : Operation 2505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2505 'specpipeline' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_485 : Operation 2506 [1/8] (3.29ns)   --->   "%sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3" [Group_5/sample.c:1869]   --->   Operation 2506 'fadd' 'sum_1_3_3' <Predicate = (!exitcond_3_3)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 2507 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_229)" [Group_5/sample.c:1870]   --->   Operation 2507 'specregionend' 'empty_170' <Predicate = (!exitcond_3_3)> <Delay = 0.00>
ST_485 : Operation 2508 [1/1] (0.00ns)   --->   "br label %63" [Group_5/sample.c:1865]   --->   Operation 2508 'br' <Predicate = (!exitcond_3_3)> <Delay = 0.00>

State 486 <SV = 17> <Delay = 1.75>
ST_486 : Operation 2509 [1/1] (0.00ns)   --->   "%j_14_3_1 = or i4 %tmp_393, 4" [Group_5/sample.c:1860]   --->   Operation 2509 'or' 'j_14_3_1' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 2510 [1/1] (0.00ns)   --->   "%j_14_3_1_cast = zext i4 %j_14_3_1 to i64" [Group_5/sample.c:1860]   --->   Operation 2510 'zext' 'j_14_3_1_cast' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 2511 [1/1] (0.00ns)   --->   "%d_addr_25 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_3_1_cast" [Group_5/sample.c:1862]   --->   Operation 2511 'getelementptr' 'd_addr_25' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 2512 [2/2] (1.75ns)   --->   "%d_load_25 = load float* %d_addr_25, align 4" [Group_5/sample.c:1862]   --->   Operation 2512 'load' 'd_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 487 <SV = 18> <Delay = 1.75>
ST_487 : Operation 2513 [1/1] (0.00ns)   --->   "%C3_addr_3 = getelementptr [2 x float]* %C3, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2513 'getelementptr' 'C3_addr_3' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 2514 [1/1] (1.75ns)   --->   "store float %sum1_3_3, float* %C3_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2514 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_487 : Operation 2515 [1/2] (1.75ns)   --->   "%d_load_25 = load float* %d_addr_25, align 4" [Group_5/sample.c:1862]   --->   Operation 2515 'load' 'd_load_25' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_487 : Operation 2516 [1/1] (1.35ns)   --->   "br label %65" [Group_5/sample.c:1865]   --->   Operation 2516 'br' <Predicate = true> <Delay = 1.35>

State 488 <SV = 19> <Delay = 2.77>
ST_488 : Operation 2517 [1/1] (0.00ns)   --->   "%sum1_3_4 = phi float [ %d_load_25, %branch35 ], [ %sum_1_3_4, %66 ]" [Group_5/sample.c:1862]   --->   Operation 2517 'phi' 'sum1_3_4' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2518 [1/1] (0.00ns)   --->   "%k_3_4 = phi i6 [ 0, %branch35 ], [ %k_2_3_4, %66 ]" [Group_5/sample.c:1865]   --->   Operation 2518 'phi' 'k_3_4' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2519 [1/1] (1.22ns)   --->   "%exitcond_3_4 = icmp eq i6 %k_3_4, -32" [Group_5/sample.c:1865]   --->   Operation 2519 'icmp' 'exitcond_3_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 2520 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2520 'speclooptripcount' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2521 [1/1] (1.60ns)   --->   "%k_2_3_4 = add i6 %k_3_4, 1" [Group_5/sample.c:1865]   --->   Operation 2521 'add' 'k_2_3_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 2522 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_4, label %branch28, label %66" [Group_5/sample.c:1865]   --->   Operation 2522 'br' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_444 = trunc i6 %k_3_4 to i3" [Group_5/sample.c:1865]   --->   Operation 2523 'trunc' 'tmp_444' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2524 [1/1] (0.78ns)   --->   "%sum5_3_4 = xor i6 %k_3_4, -32" [Group_5/sample.c:1865]   --->   Operation 2524 'xor' 'sum5_3_4' <Predicate = (!exitcond_3_4)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 2525 [1/1] (0.00ns)   --->   "%tmp_445 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_3_4, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2525 'partselect' 'tmp_445' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2526 [1/1] (0.00ns)   --->   "%newIndex56 = sext i3 %tmp_445 to i4" [Group_5/sample.c:1865]   --->   Operation 2526 'sext' 'newIndex56' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2527 [1/1] (0.00ns)   --->   "%newIndex144_cast = zext i4 %newIndex56 to i64" [Group_5/sample.c:1865]   --->   Operation 2527 'zext' 'newIndex144_cast' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2528 [1/1] (0.00ns)   --->   "%A_addr_56 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex144_cast" [Group_5/sample.c:1865]   --->   Operation 2528 'getelementptr' 'A_addr_56' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2529 [2/2] (1.75ns)   --->   "%A_load_56 = load float* %A_addr_56, align 4" [Group_5/sample.c:1865]   --->   Operation 2529 'load' 'A_load_56' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_488 : Operation 2530 [1/1] (0.00ns)   --->   "%A8_addr_25 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex144_cast" [Group_5/sample.c:1865]   --->   Operation 2530 'getelementptr' 'A8_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2531 [2/2] (1.75ns)   --->   "%A8_load_25 = load float* %A8_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2531 'load' 'A8_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_488 : Operation 2532 [1/1] (0.00ns)   --->   "%A9_addr_25 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex144_cast" [Group_5/sample.c:1865]   --->   Operation 2532 'getelementptr' 'A9_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2533 [2/2] (1.75ns)   --->   "%A9_load_25 = load float* %A9_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2533 'load' 'A9_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_488 : Operation 2534 [1/1] (0.00ns)   --->   "%A10_addr_25 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex144_cast" [Group_5/sample.c:1865]   --->   Operation 2534 'getelementptr' 'A10_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2535 [2/2] (1.75ns)   --->   "%A10_load_25 = load float* %A10_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2535 'load' 'A10_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_488 : Operation 2536 [1/1] (0.00ns)   --->   "%A11_addr_25 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex144_cast" [Group_5/sample.c:1865]   --->   Operation 2536 'getelementptr' 'A11_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2537 [2/2] (1.75ns)   --->   "%A11_load_25 = load float* %A11_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2537 'load' 'A11_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_488 : Operation 2538 [1/1] (0.00ns)   --->   "%A12_addr_25 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex144_cast" [Group_5/sample.c:1865]   --->   Operation 2538 'getelementptr' 'A12_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2539 [2/2] (1.75ns)   --->   "%A12_load_25 = load float* %A12_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2539 'load' 'A12_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_488 : Operation 2540 [1/1] (0.00ns)   --->   "%A13_addr_25 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex144_cast" [Group_5/sample.c:1865]   --->   Operation 2540 'getelementptr' 'A13_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2541 [2/2] (1.75ns)   --->   "%A13_load_25 = load float* %A13_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2541 'load' 'A13_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_488 : Operation 2542 [1/1] (0.00ns)   --->   "%A14_addr_25 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex144_cast" [Group_5/sample.c:1865]   --->   Operation 2542 'getelementptr' 'A14_addr_25' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2543 [2/2] (1.75ns)   --->   "%A14_load_25 = load float* %A14_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2543 'load' 'A14_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_488 : Operation 2544 [1/1] (0.00ns)   --->   "%tmp_446 = trunc i6 %k_3_4 to i5" [Group_5/sample.c:1865]   --->   Operation 2544 'trunc' 'tmp_446' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2545 [1/1] (0.00ns)   --->   "%newIndex57 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_446, i1 %tmp_414)" [Group_5/sample.c:1865]   --->   Operation 2545 'bitconcatenate' 'newIndex57' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2546 [1/1] (0.00ns)   --->   "%newIndex145_cast = zext i6 %newIndex57 to i64" [Group_5/sample.c:1865]   --->   Operation 2546 'zext' 'newIndex145_cast' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2547 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_80 = getelementptr [64 x float]* @dense_15_kernel_arra_3, i64 0, i64 %newIndex145_cast" [Group_5/sample.c:1865]   --->   Operation 2547 'getelementptr' 'dense_15_kernel_arra_80' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_488 : Operation 2548 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_81 = load float* %dense_15_kernel_arra_80, align 4" [Group_5/sample.c:1865]   --->   Operation 2548 'load' 'dense_15_kernel_arra_81' <Predicate = (!exitcond_3_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 489 <SV = 20> <Delay = 3.58>
ST_489 : Operation 2549 [1/1] (0.00ns)   --->   "%arrayNo56 = zext i3 %tmp_444 to i64" [Group_5/sample.c:1865]   --->   Operation 2549 'zext' 'arrayNo56' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_489 : Operation 2550 [1/2] (1.75ns)   --->   "%A_load_56 = load float* %A_addr_56, align 4" [Group_5/sample.c:1865]   --->   Operation 2550 'load' 'A_load_56' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_489 : Operation 2551 [1/2] (1.75ns)   --->   "%A8_load_25 = load float* %A8_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2551 'load' 'A8_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_489 : Operation 2552 [1/2] (1.75ns)   --->   "%A9_load_25 = load float* %A9_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2552 'load' 'A9_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_489 : Operation 2553 [1/2] (1.75ns)   --->   "%A10_load_25 = load float* %A10_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2553 'load' 'A10_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_489 : Operation 2554 [1/2] (1.75ns)   --->   "%A11_load_25 = load float* %A11_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2554 'load' 'A11_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_489 : Operation 2555 [1/2] (1.75ns)   --->   "%A12_load_25 = load float* %A12_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2555 'load' 'A12_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_489 : Operation 2556 [1/2] (1.75ns)   --->   "%A13_load_25 = load float* %A13_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2556 'load' 'A13_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_489 : Operation 2557 [1/2] (1.75ns)   --->   "%A14_load_25 = load float* %A14_addr_25, align 4" [Group_5/sample.c:1865]   --->   Operation 2557 'load' 'A14_load_25' <Predicate = (!exitcond_3_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_489 : Operation 2558 [1/1] (1.83ns)   --->   "%tmp_302 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_56, float %A8_load_25, float %A9_load_25, float %A10_load_25, float %A11_load_25, float %A12_load_25, float %A13_load_25, float %A14_load_25, i64 %arrayNo56)" [Group_5/sample.c:1865]   --->   Operation 2558 'mux' 'tmp_302' <Predicate = (!exitcond_3_4)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_489 : Operation 2559 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_81 = load float* %dense_15_kernel_arra_80, align 4" [Group_5/sample.c:1865]   --->   Operation 2559 'load' 'dense_15_kernel_arra_81' <Predicate = (!exitcond_3_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 490 <SV = 21> <Delay = 3.65>
ST_490 : Operation 2560 [5/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_302, %dense_15_kernel_arra_81" [Group_5/sample.c:1869]   --->   Operation 2560 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 22> <Delay = 3.65>
ST_491 : Operation 2561 [4/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_302, %dense_15_kernel_arra_81" [Group_5/sample.c:1869]   --->   Operation 2561 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 23> <Delay = 3.65>
ST_492 : Operation 2562 [3/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_302, %dense_15_kernel_arra_81" [Group_5/sample.c:1869]   --->   Operation 2562 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 24> <Delay = 3.65>
ST_493 : Operation 2563 [2/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_302, %dense_15_kernel_arra_81" [Group_5/sample.c:1869]   --->   Operation 2563 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 25> <Delay = 3.65>
ST_494 : Operation 2564 [1/5] (3.65ns)   --->   "%tmp_36_3_4 = fmul float %tmp_302, %dense_15_kernel_arra_81" [Group_5/sample.c:1869]   --->   Operation 2564 'fmul' 'tmp_36_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 26> <Delay = 3.29>
ST_495 : Operation 2565 [8/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2565 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 27> <Delay = 3.29>
ST_496 : Operation 2566 [7/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2566 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 28> <Delay = 3.29>
ST_497 : Operation 2567 [6/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2567 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 29> <Delay = 3.29>
ST_498 : Operation 2568 [5/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2568 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 30> <Delay = 3.29>
ST_499 : Operation 2569 [4/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2569 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 31> <Delay = 3.29>
ST_500 : Operation 2570 [3/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2570 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 32> <Delay = 3.29>
ST_501 : Operation 2571 [2/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2571 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 33> <Delay = 3.29>
ST_502 : Operation 2572 [1/1] (0.00ns)   --->   "%tmp_235 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2572 'specregionbegin' 'tmp_235' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_502 : Operation 2573 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2573 'specpipeline' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_502 : Operation 2574 [1/8] (3.29ns)   --->   "%sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4" [Group_5/sample.c:1869]   --->   Operation 2574 'fadd' 'sum_1_3_4' <Predicate = (!exitcond_3_4)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 2575 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_235)" [Group_5/sample.c:1870]   --->   Operation 2575 'specregionend' 'empty_172' <Predicate = (!exitcond_3_4)> <Delay = 0.00>
ST_502 : Operation 2576 [1/1] (0.00ns)   --->   "br label %65" [Group_5/sample.c:1865]   --->   Operation 2576 'br' <Predicate = (!exitcond_3_4)> <Delay = 0.00>

State 503 <SV = 20> <Delay = 1.75>
ST_503 : Operation 2577 [1/1] (0.00ns)   --->   "%j_14_3_2 = or i4 %tmp_393, 5" [Group_5/sample.c:1860]   --->   Operation 2577 'or' 'j_14_3_2' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 2578 [1/1] (0.00ns)   --->   "%j_14_3_2_cast = zext i4 %j_14_3_2 to i64" [Group_5/sample.c:1860]   --->   Operation 2578 'zext' 'j_14_3_2_cast' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 2579 [1/1] (0.00ns)   --->   "%d_addr_28 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_3_2_cast" [Group_5/sample.c:1862]   --->   Operation 2579 'getelementptr' 'd_addr_28' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 2580 [2/2] (1.75ns)   --->   "%d_load_28 = load float* %d_addr_28, align 4" [Group_5/sample.c:1862]   --->   Operation 2580 'load' 'd_load_28' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 504 <SV = 21> <Delay = 1.75>
ST_504 : Operation 2581 [1/1] (0.00ns)   --->   "%C4_addr_3 = getelementptr [2 x float]* %C4, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2581 'getelementptr' 'C4_addr_3' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 2582 [1/1] (1.75ns)   --->   "store float %sum1_3_4, float* %C4_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2582 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_504 : Operation 2583 [1/2] (1.75ns)   --->   "%d_load_28 = load float* %d_addr_28, align 4" [Group_5/sample.c:1862]   --->   Operation 2583 'load' 'd_load_28' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_504 : Operation 2584 [1/1] (1.35ns)   --->   "br label %67" [Group_5/sample.c:1865]   --->   Operation 2584 'br' <Predicate = true> <Delay = 1.35>

State 505 <SV = 22> <Delay = 2.77>
ST_505 : Operation 2585 [1/1] (0.00ns)   --->   "%sum1_3_5 = phi float [ %d_load_28, %branch28 ], [ %sum_1_3_5, %68 ]" [Group_5/sample.c:1862]   --->   Operation 2585 'phi' 'sum1_3_5' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2586 [1/1] (0.00ns)   --->   "%k_3_5 = phi i6 [ 0, %branch28 ], [ %k_2_3_5, %68 ]" [Group_5/sample.c:1865]   --->   Operation 2586 'phi' 'k_3_5' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2587 [1/1] (1.22ns)   --->   "%exitcond_3_5 = icmp eq i6 %k_3_5, -32" [Group_5/sample.c:1865]   --->   Operation 2587 'icmp' 'exitcond_3_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 2588 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2588 'speclooptripcount' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2589 [1/1] (1.60ns)   --->   "%k_2_3_5 = add i6 %k_3_5, 1" [Group_5/sample.c:1865]   --->   Operation 2589 'add' 'k_2_3_5' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 2590 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_5, label %branch21, label %68" [Group_5/sample.c:1865]   --->   Operation 2590 'br' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2591 [1/1] (0.00ns)   --->   "%tmp_452 = trunc i6 %k_3_5 to i3" [Group_5/sample.c:1865]   --->   Operation 2591 'trunc' 'tmp_452' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2592 [1/1] (0.78ns)   --->   "%sum5_3_5 = xor i6 %k_3_5, -32" [Group_5/sample.c:1865]   --->   Operation 2592 'xor' 'sum5_3_5' <Predicate = (!exitcond_3_5)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 2593 [1/1] (0.00ns)   --->   "%tmp_453 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_3_5, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2593 'partselect' 'tmp_453' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2594 [1/1] (0.00ns)   --->   "%newIndex61 = sext i3 %tmp_453 to i4" [Group_5/sample.c:1865]   --->   Operation 2594 'sext' 'newIndex61' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2595 [1/1] (0.00ns)   --->   "%newIndex151_cast = zext i4 %newIndex61 to i64" [Group_5/sample.c:1865]   --->   Operation 2595 'zext' 'newIndex151_cast' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2596 [1/1] (0.00ns)   --->   "%A_addr_59 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex151_cast" [Group_5/sample.c:1865]   --->   Operation 2596 'getelementptr' 'A_addr_59' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2597 [2/2] (1.75ns)   --->   "%A_load_59 = load float* %A_addr_59, align 4" [Group_5/sample.c:1865]   --->   Operation 2597 'load' 'A_load_59' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_505 : Operation 2598 [1/1] (0.00ns)   --->   "%A8_addr_28 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex151_cast" [Group_5/sample.c:1865]   --->   Operation 2598 'getelementptr' 'A8_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2599 [2/2] (1.75ns)   --->   "%A8_load_28 = load float* %A8_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2599 'load' 'A8_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_505 : Operation 2600 [1/1] (0.00ns)   --->   "%A9_addr_28 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex151_cast" [Group_5/sample.c:1865]   --->   Operation 2600 'getelementptr' 'A9_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2601 [2/2] (1.75ns)   --->   "%A9_load_28 = load float* %A9_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2601 'load' 'A9_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_505 : Operation 2602 [1/1] (0.00ns)   --->   "%A10_addr_28 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex151_cast" [Group_5/sample.c:1865]   --->   Operation 2602 'getelementptr' 'A10_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2603 [2/2] (1.75ns)   --->   "%A10_load_28 = load float* %A10_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2603 'load' 'A10_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_505 : Operation 2604 [1/1] (0.00ns)   --->   "%A11_addr_28 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex151_cast" [Group_5/sample.c:1865]   --->   Operation 2604 'getelementptr' 'A11_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2605 [2/2] (1.75ns)   --->   "%A11_load_28 = load float* %A11_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2605 'load' 'A11_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_505 : Operation 2606 [1/1] (0.00ns)   --->   "%A12_addr_28 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex151_cast" [Group_5/sample.c:1865]   --->   Operation 2606 'getelementptr' 'A12_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2607 [2/2] (1.75ns)   --->   "%A12_load_28 = load float* %A12_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2607 'load' 'A12_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_505 : Operation 2608 [1/1] (0.00ns)   --->   "%A13_addr_28 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex151_cast" [Group_5/sample.c:1865]   --->   Operation 2608 'getelementptr' 'A13_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2609 [2/2] (1.75ns)   --->   "%A13_load_28 = load float* %A13_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2609 'load' 'A13_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_505 : Operation 2610 [1/1] (0.00ns)   --->   "%A14_addr_28 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex151_cast" [Group_5/sample.c:1865]   --->   Operation 2610 'getelementptr' 'A14_addr_28' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2611 [2/2] (1.75ns)   --->   "%A14_load_28 = load float* %A14_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2611 'load' 'A14_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_505 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_454 = trunc i6 %k_3_5 to i5" [Group_5/sample.c:1865]   --->   Operation 2612 'trunc' 'tmp_454' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2613 [1/1] (0.00ns)   --->   "%newIndex62 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_454, i1 %tmp_414)" [Group_5/sample.c:1865]   --->   Operation 2613 'bitconcatenate' 'newIndex62' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2614 [1/1] (0.00ns)   --->   "%newIndex152_cast = zext i6 %newIndex62 to i64" [Group_5/sample.c:1865]   --->   Operation 2614 'zext' 'newIndex152_cast' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2615 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_82 = getelementptr [64 x float]* @dense_15_kernel_arra_2, i64 0, i64 %newIndex152_cast" [Group_5/sample.c:1865]   --->   Operation 2615 'getelementptr' 'dense_15_kernel_arra_82' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_505 : Operation 2616 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_83 = load float* %dense_15_kernel_arra_82, align 4" [Group_5/sample.c:1865]   --->   Operation 2616 'load' 'dense_15_kernel_arra_83' <Predicate = (!exitcond_3_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 506 <SV = 23> <Delay = 3.58>
ST_506 : Operation 2617 [1/1] (0.00ns)   --->   "%arrayNo59 = zext i3 %tmp_452 to i64" [Group_5/sample.c:1865]   --->   Operation 2617 'zext' 'arrayNo59' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_506 : Operation 2618 [1/2] (1.75ns)   --->   "%A_load_59 = load float* %A_addr_59, align 4" [Group_5/sample.c:1865]   --->   Operation 2618 'load' 'A_load_59' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_506 : Operation 2619 [1/2] (1.75ns)   --->   "%A8_load_28 = load float* %A8_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2619 'load' 'A8_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_506 : Operation 2620 [1/2] (1.75ns)   --->   "%A9_load_28 = load float* %A9_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2620 'load' 'A9_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_506 : Operation 2621 [1/2] (1.75ns)   --->   "%A10_load_28 = load float* %A10_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2621 'load' 'A10_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_506 : Operation 2622 [1/2] (1.75ns)   --->   "%A11_load_28 = load float* %A11_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2622 'load' 'A11_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_506 : Operation 2623 [1/2] (1.75ns)   --->   "%A12_load_28 = load float* %A12_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2623 'load' 'A12_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_506 : Operation 2624 [1/2] (1.75ns)   --->   "%A13_load_28 = load float* %A13_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2624 'load' 'A13_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_506 : Operation 2625 [1/2] (1.75ns)   --->   "%A14_load_28 = load float* %A14_addr_28, align 4" [Group_5/sample.c:1865]   --->   Operation 2625 'load' 'A14_load_28' <Predicate = (!exitcond_3_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_506 : Operation 2626 [1/1] (1.83ns)   --->   "%tmp_305 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_59, float %A8_load_28, float %A9_load_28, float %A10_load_28, float %A11_load_28, float %A12_load_28, float %A13_load_28, float %A14_load_28, i64 %arrayNo59)" [Group_5/sample.c:1865]   --->   Operation 2626 'mux' 'tmp_305' <Predicate = (!exitcond_3_5)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 2627 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_83 = load float* %dense_15_kernel_arra_82, align 4" [Group_5/sample.c:1865]   --->   Operation 2627 'load' 'dense_15_kernel_arra_83' <Predicate = (!exitcond_3_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 507 <SV = 24> <Delay = 3.65>
ST_507 : Operation 2628 [5/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_305, %dense_15_kernel_arra_83" [Group_5/sample.c:1869]   --->   Operation 2628 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 25> <Delay = 3.65>
ST_508 : Operation 2629 [4/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_305, %dense_15_kernel_arra_83" [Group_5/sample.c:1869]   --->   Operation 2629 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 26> <Delay = 3.65>
ST_509 : Operation 2630 [3/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_305, %dense_15_kernel_arra_83" [Group_5/sample.c:1869]   --->   Operation 2630 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 27> <Delay = 3.65>
ST_510 : Operation 2631 [2/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_305, %dense_15_kernel_arra_83" [Group_5/sample.c:1869]   --->   Operation 2631 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 28> <Delay = 3.65>
ST_511 : Operation 2632 [1/5] (3.65ns)   --->   "%tmp_36_3_5 = fmul float %tmp_305, %dense_15_kernel_arra_83" [Group_5/sample.c:1869]   --->   Operation 2632 'fmul' 'tmp_36_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 29> <Delay = 3.29>
ST_512 : Operation 2633 [8/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2633 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 30> <Delay = 3.29>
ST_513 : Operation 2634 [7/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2634 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 31> <Delay = 3.29>
ST_514 : Operation 2635 [6/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2635 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 32> <Delay = 3.29>
ST_515 : Operation 2636 [5/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2636 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 33> <Delay = 3.29>
ST_516 : Operation 2637 [4/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2637 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 34> <Delay = 3.29>
ST_517 : Operation 2638 [3/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2638 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 35> <Delay = 3.29>
ST_518 : Operation 2639 [2/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2639 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 36> <Delay = 3.29>
ST_519 : Operation 2640 [1/1] (0.00ns)   --->   "%tmp_241 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2640 'specregionbegin' 'tmp_241' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_519 : Operation 2641 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2641 'specpipeline' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_519 : Operation 2642 [1/8] (3.29ns)   --->   "%sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5" [Group_5/sample.c:1869]   --->   Operation 2642 'fadd' 'sum_1_3_5' <Predicate = (!exitcond_3_5)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 2643 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_241)" [Group_5/sample.c:1870]   --->   Operation 2643 'specregionend' 'empty_174' <Predicate = (!exitcond_3_5)> <Delay = 0.00>
ST_519 : Operation 2644 [1/1] (0.00ns)   --->   "br label %67" [Group_5/sample.c:1865]   --->   Operation 2644 'br' <Predicate = (!exitcond_3_5)> <Delay = 0.00>

State 520 <SV = 23> <Delay = 1.75>
ST_520 : Operation 2645 [1/1] (0.00ns)   --->   "%j_14_3_3 = or i4 %tmp_393, 6" [Group_5/sample.c:1860]   --->   Operation 2645 'or' 'j_14_3_3' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 2646 [1/1] (0.00ns)   --->   "%j_14_3_3_cast = zext i4 %j_14_3_3 to i64" [Group_5/sample.c:1860]   --->   Operation 2646 'zext' 'j_14_3_3_cast' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 2647 [1/1] (0.00ns)   --->   "%d_addr_30 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_3_3_cast" [Group_5/sample.c:1862]   --->   Operation 2647 'getelementptr' 'd_addr_30' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 2648 [2/2] (1.75ns)   --->   "%d_load_30 = load float* %d_addr_30, align 4" [Group_5/sample.c:1862]   --->   Operation 2648 'load' 'd_load_30' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 521 <SV = 24> <Delay = 1.75>
ST_521 : Operation 2649 [1/1] (0.00ns)   --->   "%C5_addr_3 = getelementptr [2 x float]* %C5, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2649 'getelementptr' 'C5_addr_3' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 2650 [1/1] (1.75ns)   --->   "store float %sum1_3_5, float* %C5_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2650 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_521 : Operation 2651 [1/2] (1.75ns)   --->   "%d_load_30 = load float* %d_addr_30, align 4" [Group_5/sample.c:1862]   --->   Operation 2651 'load' 'd_load_30' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_521 : Operation 2652 [1/1] (1.35ns)   --->   "br label %69" [Group_5/sample.c:1865]   --->   Operation 2652 'br' <Predicate = true> <Delay = 1.35>

State 522 <SV = 25> <Delay = 2.77>
ST_522 : Operation 2653 [1/1] (0.00ns)   --->   "%sum1_3_6 = phi float [ %d_load_30, %branch21 ], [ %sum_1_3_6, %70 ]" [Group_5/sample.c:1862]   --->   Operation 2653 'phi' 'sum1_3_6' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 2654 [1/1] (0.00ns)   --->   "%k_3_6 = phi i6 [ 0, %branch21 ], [ %k_2_3_6, %70 ]" [Group_5/sample.c:1865]   --->   Operation 2654 'phi' 'k_3_6' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 2655 [1/1] (1.22ns)   --->   "%exitcond_3_6 = icmp eq i6 %k_3_6, -32" [Group_5/sample.c:1865]   --->   Operation 2655 'icmp' 'exitcond_3_6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 2656 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2656 'speclooptripcount' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 2657 [1/1] (1.60ns)   --->   "%k_2_3_6 = add i6 %k_3_6, 1" [Group_5/sample.c:1865]   --->   Operation 2657 'add' 'k_2_3_6' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 2658 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_6, label %branch14, label %70" [Group_5/sample.c:1865]   --->   Operation 2658 'br' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_457 = trunc i6 %k_3_6 to i3" [Group_5/sample.c:1865]   --->   Operation 2659 'trunc' 'tmp_457' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2660 [1/1] (0.78ns)   --->   "%sum5_3_6 = xor i6 %k_3_6, -32" [Group_5/sample.c:1865]   --->   Operation 2660 'xor' 'sum5_3_6' <Predicate = (!exitcond_3_6)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 2661 [1/1] (0.00ns)   --->   "%tmp_458 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_3_6, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2661 'partselect' 'tmp_458' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2662 [1/1] (0.00ns)   --->   "%newIndex65 = sext i3 %tmp_458 to i4" [Group_5/sample.c:1865]   --->   Operation 2662 'sext' 'newIndex65' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2663 [1/1] (0.00ns)   --->   "%newIndex155_cast = zext i4 %newIndex65 to i64" [Group_5/sample.c:1865]   --->   Operation 2663 'zext' 'newIndex155_cast' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2664 [1/1] (0.00ns)   --->   "%A_addr_61 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex155_cast" [Group_5/sample.c:1865]   --->   Operation 2664 'getelementptr' 'A_addr_61' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2665 [2/2] (1.75ns)   --->   "%A_load_61 = load float* %A_addr_61, align 4" [Group_5/sample.c:1865]   --->   Operation 2665 'load' 'A_load_61' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_522 : Operation 2666 [1/1] (0.00ns)   --->   "%A8_addr_30 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex155_cast" [Group_5/sample.c:1865]   --->   Operation 2666 'getelementptr' 'A8_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2667 [2/2] (1.75ns)   --->   "%A8_load_30 = load float* %A8_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2667 'load' 'A8_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_522 : Operation 2668 [1/1] (0.00ns)   --->   "%A9_addr_30 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex155_cast" [Group_5/sample.c:1865]   --->   Operation 2668 'getelementptr' 'A9_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2669 [2/2] (1.75ns)   --->   "%A9_load_30 = load float* %A9_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2669 'load' 'A9_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_522 : Operation 2670 [1/1] (0.00ns)   --->   "%A10_addr_30 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex155_cast" [Group_5/sample.c:1865]   --->   Operation 2670 'getelementptr' 'A10_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2671 [2/2] (1.75ns)   --->   "%A10_load_30 = load float* %A10_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2671 'load' 'A10_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_522 : Operation 2672 [1/1] (0.00ns)   --->   "%A11_addr_30 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex155_cast" [Group_5/sample.c:1865]   --->   Operation 2672 'getelementptr' 'A11_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2673 [2/2] (1.75ns)   --->   "%A11_load_30 = load float* %A11_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2673 'load' 'A11_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_522 : Operation 2674 [1/1] (0.00ns)   --->   "%A12_addr_30 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex155_cast" [Group_5/sample.c:1865]   --->   Operation 2674 'getelementptr' 'A12_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2675 [2/2] (1.75ns)   --->   "%A12_load_30 = load float* %A12_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2675 'load' 'A12_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_522 : Operation 2676 [1/1] (0.00ns)   --->   "%A13_addr_30 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex155_cast" [Group_5/sample.c:1865]   --->   Operation 2676 'getelementptr' 'A13_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2677 [2/2] (1.75ns)   --->   "%A13_load_30 = load float* %A13_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2677 'load' 'A13_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_522 : Operation 2678 [1/1] (0.00ns)   --->   "%A14_addr_30 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex155_cast" [Group_5/sample.c:1865]   --->   Operation 2678 'getelementptr' 'A14_addr_30' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2679 [2/2] (1.75ns)   --->   "%A14_load_30 = load float* %A14_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2679 'load' 'A14_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_522 : Operation 2680 [1/1] (0.00ns)   --->   "%tmp_459 = trunc i6 %k_3_6 to i5" [Group_5/sample.c:1865]   --->   Operation 2680 'trunc' 'tmp_459' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2681 [1/1] (0.00ns)   --->   "%newIndex66 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_459, i1 %tmp_414)" [Group_5/sample.c:1865]   --->   Operation 2681 'bitconcatenate' 'newIndex66' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2682 [1/1] (0.00ns)   --->   "%newIndex156_cast = zext i6 %newIndex66 to i64" [Group_5/sample.c:1865]   --->   Operation 2682 'zext' 'newIndex156_cast' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2683 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_84 = getelementptr [64 x float]* @dense_15_kernel_arra_1, i64 0, i64 %newIndex156_cast" [Group_5/sample.c:1865]   --->   Operation 2683 'getelementptr' 'dense_15_kernel_arra_84' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_522 : Operation 2684 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_85 = load float* %dense_15_kernel_arra_84, align 4" [Group_5/sample.c:1865]   --->   Operation 2684 'load' 'dense_15_kernel_arra_85' <Predicate = (!exitcond_3_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 523 <SV = 26> <Delay = 3.58>
ST_523 : Operation 2685 [1/1] (0.00ns)   --->   "%arrayNo61 = zext i3 %tmp_457 to i64" [Group_5/sample.c:1865]   --->   Operation 2685 'zext' 'arrayNo61' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_523 : Operation 2686 [1/2] (1.75ns)   --->   "%A_load_61 = load float* %A_addr_61, align 4" [Group_5/sample.c:1865]   --->   Operation 2686 'load' 'A_load_61' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_523 : Operation 2687 [1/2] (1.75ns)   --->   "%A8_load_30 = load float* %A8_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2687 'load' 'A8_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_523 : Operation 2688 [1/2] (1.75ns)   --->   "%A9_load_30 = load float* %A9_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2688 'load' 'A9_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_523 : Operation 2689 [1/2] (1.75ns)   --->   "%A10_load_30 = load float* %A10_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2689 'load' 'A10_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_523 : Operation 2690 [1/2] (1.75ns)   --->   "%A11_load_30 = load float* %A11_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2690 'load' 'A11_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_523 : Operation 2691 [1/2] (1.75ns)   --->   "%A12_load_30 = load float* %A12_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2691 'load' 'A12_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_523 : Operation 2692 [1/2] (1.75ns)   --->   "%A13_load_30 = load float* %A13_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2692 'load' 'A13_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_523 : Operation 2693 [1/2] (1.75ns)   --->   "%A14_load_30 = load float* %A14_addr_30, align 4" [Group_5/sample.c:1865]   --->   Operation 2693 'load' 'A14_load_30' <Predicate = (!exitcond_3_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_523 : Operation 2694 [1/1] (1.83ns)   --->   "%tmp_307 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_61, float %A8_load_30, float %A9_load_30, float %A10_load_30, float %A11_load_30, float %A12_load_30, float %A13_load_30, float %A14_load_30, i64 %arrayNo61)" [Group_5/sample.c:1865]   --->   Operation 2694 'mux' 'tmp_307' <Predicate = (!exitcond_3_6)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 2695 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_85 = load float* %dense_15_kernel_arra_84, align 4" [Group_5/sample.c:1865]   --->   Operation 2695 'load' 'dense_15_kernel_arra_85' <Predicate = (!exitcond_3_6)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 524 <SV = 27> <Delay = 3.65>
ST_524 : Operation 2696 [5/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_307, %dense_15_kernel_arra_85" [Group_5/sample.c:1869]   --->   Operation 2696 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 28> <Delay = 3.65>
ST_525 : Operation 2697 [4/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_307, %dense_15_kernel_arra_85" [Group_5/sample.c:1869]   --->   Operation 2697 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 29> <Delay = 3.65>
ST_526 : Operation 2698 [3/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_307, %dense_15_kernel_arra_85" [Group_5/sample.c:1869]   --->   Operation 2698 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 30> <Delay = 3.65>
ST_527 : Operation 2699 [2/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_307, %dense_15_kernel_arra_85" [Group_5/sample.c:1869]   --->   Operation 2699 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 31> <Delay = 3.65>
ST_528 : Operation 2700 [1/5] (3.65ns)   --->   "%tmp_36_3_6 = fmul float %tmp_307, %dense_15_kernel_arra_85" [Group_5/sample.c:1869]   --->   Operation 2700 'fmul' 'tmp_36_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 32> <Delay = 3.29>
ST_529 : Operation 2701 [8/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2701 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 33> <Delay = 3.29>
ST_530 : Operation 2702 [7/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2702 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 34> <Delay = 3.29>
ST_531 : Operation 2703 [6/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2703 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 35> <Delay = 3.29>
ST_532 : Operation 2704 [5/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2704 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 36> <Delay = 3.29>
ST_533 : Operation 2705 [4/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2705 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 37> <Delay = 3.29>
ST_534 : Operation 2706 [3/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2706 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 535 <SV = 38> <Delay = 3.29>
ST_535 : Operation 2707 [2/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2707 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 39> <Delay = 3.29>
ST_536 : Operation 2708 [1/1] (0.00ns)   --->   "%tmp_245 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2708 'specregionbegin' 'tmp_245' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_536 : Operation 2709 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2709 'specpipeline' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_536 : Operation 2710 [1/8] (3.29ns)   --->   "%sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6" [Group_5/sample.c:1869]   --->   Operation 2710 'fadd' 'sum_1_3_6' <Predicate = (!exitcond_3_6)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 2711 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_245)" [Group_5/sample.c:1870]   --->   Operation 2711 'specregionend' 'empty_176' <Predicate = (!exitcond_3_6)> <Delay = 0.00>
ST_536 : Operation 2712 [1/1] (0.00ns)   --->   "br label %69" [Group_5/sample.c:1865]   --->   Operation 2712 'br' <Predicate = (!exitcond_3_6)> <Delay = 0.00>

State 537 <SV = 26> <Delay = 1.75>
ST_537 : Operation 2713 [1/1] (0.00ns)   --->   "%j_14_3_4 = or i4 %tmp_393, 7" [Group_5/sample.c:1860]   --->   Operation 2713 'or' 'j_14_3_4' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2714 [1/1] (0.00ns)   --->   "%j_14_3_4_cast = zext i4 %j_14_3_4 to i64" [Group_5/sample.c:1860]   --->   Operation 2714 'zext' 'j_14_3_4_cast' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2715 [1/1] (0.00ns)   --->   "%d_addr_31 = getelementptr [16 x float]* %d, i64 0, i64 %j_14_3_4_cast" [Group_5/sample.c:1862]   --->   Operation 2715 'getelementptr' 'd_addr_31' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2716 [2/2] (1.75ns)   --->   "%d_load_31 = load float* %d_addr_31, align 4" [Group_5/sample.c:1862]   --->   Operation 2716 'load' 'd_load_31' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 538 <SV = 27> <Delay = 1.75>
ST_538 : Operation 2717 [1/1] (0.00ns)   --->   "%C6_addr_3 = getelementptr [2 x float]* %C6, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2717 'getelementptr' 'C6_addr_3' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 2718 [1/1] (1.75ns)   --->   "store float %sum1_3_6, float* %C6_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2718 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_538 : Operation 2719 [1/2] (1.75ns)   --->   "%d_load_31 = load float* %d_addr_31, align 4" [Group_5/sample.c:1862]   --->   Operation 2719 'load' 'd_load_31' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_538 : Operation 2720 [1/1] (1.35ns)   --->   "br label %71" [Group_5/sample.c:1865]   --->   Operation 2720 'br' <Predicate = true> <Delay = 1.35>

State 539 <SV = 28> <Delay = 2.77>
ST_539 : Operation 2721 [1/1] (0.00ns)   --->   "%sum1_3_7 = phi float [ %d_load_31, %branch14 ], [ %sum_1_3_7, %72 ]" [Group_5/sample.c:1862]   --->   Operation 2721 'phi' 'sum1_3_7' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 2722 [1/1] (0.00ns)   --->   "%k_3_7 = phi i6 [ 0, %branch14 ], [ %k_2_3_7, %72 ]" [Group_5/sample.c:1865]   --->   Operation 2722 'phi' 'k_3_7' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 2723 [1/1] (1.22ns)   --->   "%exitcond_3_7 = icmp eq i6 %k_3_7, -32" [Group_5/sample.c:1865]   --->   Operation 2723 'icmp' 'exitcond_3_7' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2724 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 2724 'speclooptripcount' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 2725 [1/1] (1.60ns)   --->   "%k_2_3_7 = add i6 %k_3_7, 1" [Group_5/sample.c:1865]   --->   Operation 2725 'add' 'k_2_3_7' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2726 [1/1] (0.00ns)   --->   "br i1 %exitcond_3_7, label %branch7, label %72" [Group_5/sample.c:1865]   --->   Operation 2726 'br' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 2727 [1/1] (0.00ns)   --->   "%tmp_460 = trunc i6 %k_3_7 to i3" [Group_5/sample.c:1865]   --->   Operation 2727 'trunc' 'tmp_460' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2728 [1/1] (0.78ns)   --->   "%sum5_3_7 = xor i6 %k_3_7, -32" [Group_5/sample.c:1865]   --->   Operation 2728 'xor' 'sum5_3_7' <Predicate = (!exitcond_3_7)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2729 [1/1] (0.00ns)   --->   "%tmp_461 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sum5_3_7, i32 3, i32 5)" [Group_5/sample.c:1865]   --->   Operation 2729 'partselect' 'tmp_461' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2730 [1/1] (0.00ns)   --->   "%newIndex67 = sext i3 %tmp_461 to i4" [Group_5/sample.c:1865]   --->   Operation 2730 'sext' 'newIndex67' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2731 [1/1] (0.00ns)   --->   "%newIndex157_cast = zext i4 %newIndex67 to i64" [Group_5/sample.c:1865]   --->   Operation 2731 'zext' 'newIndex157_cast' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2732 [1/1] (0.00ns)   --->   "%A_addr_62 = getelementptr [4 x float]* %A, i64 0, i64 %newIndex157_cast" [Group_5/sample.c:1865]   --->   Operation 2732 'getelementptr' 'A_addr_62' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2733 [2/2] (1.75ns)   --->   "%A_load_62 = load float* %A_addr_62, align 4" [Group_5/sample.c:1865]   --->   Operation 2733 'load' 'A_load_62' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_539 : Operation 2734 [1/1] (0.00ns)   --->   "%A8_addr_31 = getelementptr [4 x float]* %A8, i64 0, i64 %newIndex157_cast" [Group_5/sample.c:1865]   --->   Operation 2734 'getelementptr' 'A8_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2735 [2/2] (1.75ns)   --->   "%A8_load_31 = load float* %A8_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2735 'load' 'A8_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_539 : Operation 2736 [1/1] (0.00ns)   --->   "%A9_addr_31 = getelementptr [4 x float]* %A9, i64 0, i64 %newIndex157_cast" [Group_5/sample.c:1865]   --->   Operation 2736 'getelementptr' 'A9_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2737 [2/2] (1.75ns)   --->   "%A9_load_31 = load float* %A9_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2737 'load' 'A9_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_539 : Operation 2738 [1/1] (0.00ns)   --->   "%A10_addr_31 = getelementptr [4 x float]* %A10, i64 0, i64 %newIndex157_cast" [Group_5/sample.c:1865]   --->   Operation 2738 'getelementptr' 'A10_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2739 [2/2] (1.75ns)   --->   "%A10_load_31 = load float* %A10_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2739 'load' 'A10_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_539 : Operation 2740 [1/1] (0.00ns)   --->   "%A11_addr_31 = getelementptr [4 x float]* %A11, i64 0, i64 %newIndex157_cast" [Group_5/sample.c:1865]   --->   Operation 2740 'getelementptr' 'A11_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2741 [2/2] (1.75ns)   --->   "%A11_load_31 = load float* %A11_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2741 'load' 'A11_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_539 : Operation 2742 [1/1] (0.00ns)   --->   "%A12_addr_31 = getelementptr [4 x float]* %A12, i64 0, i64 %newIndex157_cast" [Group_5/sample.c:1865]   --->   Operation 2742 'getelementptr' 'A12_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2743 [2/2] (1.75ns)   --->   "%A12_load_31 = load float* %A12_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2743 'load' 'A12_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_539 : Operation 2744 [1/1] (0.00ns)   --->   "%A13_addr_31 = getelementptr [4 x float]* %A13, i64 0, i64 %newIndex157_cast" [Group_5/sample.c:1865]   --->   Operation 2744 'getelementptr' 'A13_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2745 [2/2] (1.75ns)   --->   "%A13_load_31 = load float* %A13_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2745 'load' 'A13_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_539 : Operation 2746 [1/1] (0.00ns)   --->   "%A14_addr_31 = getelementptr [4 x float]* %A14, i64 0, i64 %newIndex157_cast" [Group_5/sample.c:1865]   --->   Operation 2746 'getelementptr' 'A14_addr_31' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2747 [2/2] (1.75ns)   --->   "%A14_load_31 = load float* %A14_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2747 'load' 'A14_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_539 : Operation 2748 [1/1] (0.00ns)   --->   "%tmp_462 = trunc i6 %k_3_7 to i5" [Group_5/sample.c:1865]   --->   Operation 2748 'trunc' 'tmp_462' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2749 [1/1] (0.00ns)   --->   "%newIndex68 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_462, i1 %tmp_414)" [Group_5/sample.c:1865]   --->   Operation 2749 'bitconcatenate' 'newIndex68' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2750 [1/1] (0.00ns)   --->   "%newIndex158_cast = zext i6 %newIndex68 to i64" [Group_5/sample.c:1865]   --->   Operation 2750 'zext' 'newIndex158_cast' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2751 [1/1] (0.00ns)   --->   "%dense_15_kernel_arra_86 = getelementptr [64 x float]* @dense_15_kernel_arra, i64 0, i64 %newIndex158_cast" [Group_5/sample.c:1865]   --->   Operation 2751 'getelementptr' 'dense_15_kernel_arra_86' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_539 : Operation 2752 [2/2] (2.77ns)   --->   "%dense_15_kernel_arra_87 = load float* %dense_15_kernel_arra_86, align 4" [Group_5/sample.c:1865]   --->   Operation 2752 'load' 'dense_15_kernel_arra_87' <Predicate = (!exitcond_3_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 540 <SV = 29> <Delay = 3.58>
ST_540 : Operation 2753 [1/1] (0.00ns)   --->   "%arrayNo62 = zext i3 %tmp_460 to i64" [Group_5/sample.c:1865]   --->   Operation 2753 'zext' 'arrayNo62' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_540 : Operation 2754 [1/2] (1.75ns)   --->   "%A_load_62 = load float* %A_addr_62, align 4" [Group_5/sample.c:1865]   --->   Operation 2754 'load' 'A_load_62' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_540 : Operation 2755 [1/2] (1.75ns)   --->   "%A8_load_31 = load float* %A8_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2755 'load' 'A8_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_540 : Operation 2756 [1/2] (1.75ns)   --->   "%A9_load_31 = load float* %A9_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2756 'load' 'A9_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_540 : Operation 2757 [1/2] (1.75ns)   --->   "%A10_load_31 = load float* %A10_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2757 'load' 'A10_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_540 : Operation 2758 [1/2] (1.75ns)   --->   "%A11_load_31 = load float* %A11_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2758 'load' 'A11_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_540 : Operation 2759 [1/2] (1.75ns)   --->   "%A12_load_31 = load float* %A12_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2759 'load' 'A12_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_540 : Operation 2760 [1/2] (1.75ns)   --->   "%A13_load_31 = load float* %A13_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2760 'load' 'A13_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_540 : Operation 2761 [1/2] (1.75ns)   --->   "%A14_load_31 = load float* %A14_addr_31, align 4" [Group_5/sample.c:1865]   --->   Operation 2761 'load' 'A14_load_31' <Predicate = (!exitcond_3_7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_540 : Operation 2762 [1/1] (1.83ns)   --->   "%tmp_308 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_62, float %A8_load_31, float %A9_load_31, float %A10_load_31, float %A11_load_31, float %A12_load_31, float %A13_load_31, float %A14_load_31, i64 %arrayNo62)" [Group_5/sample.c:1865]   --->   Operation 2762 'mux' 'tmp_308' <Predicate = (!exitcond_3_7)> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2763 [1/2] (2.77ns)   --->   "%dense_15_kernel_arra_87 = load float* %dense_15_kernel_arra_86, align 4" [Group_5/sample.c:1865]   --->   Operation 2763 'load' 'dense_15_kernel_arra_87' <Predicate = (!exitcond_3_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 541 <SV = 30> <Delay = 3.65>
ST_541 : Operation 2764 [5/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_308, %dense_15_kernel_arra_87" [Group_5/sample.c:1869]   --->   Operation 2764 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 31> <Delay = 3.65>
ST_542 : Operation 2765 [4/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_308, %dense_15_kernel_arra_87" [Group_5/sample.c:1869]   --->   Operation 2765 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 32> <Delay = 3.65>
ST_543 : Operation 2766 [3/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_308, %dense_15_kernel_arra_87" [Group_5/sample.c:1869]   --->   Operation 2766 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 33> <Delay = 3.65>
ST_544 : Operation 2767 [2/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_308, %dense_15_kernel_arra_87" [Group_5/sample.c:1869]   --->   Operation 2767 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 34> <Delay = 3.65>
ST_545 : Operation 2768 [1/5] (3.65ns)   --->   "%tmp_36_3_7 = fmul float %tmp_308, %dense_15_kernel_arra_87" [Group_5/sample.c:1869]   --->   Operation 2768 'fmul' 'tmp_36_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 35> <Delay = 3.29>
ST_546 : Operation 2769 [8/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2769 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 36> <Delay = 3.29>
ST_547 : Operation 2770 [7/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2770 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 37> <Delay = 3.29>
ST_548 : Operation 2771 [6/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2771 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 38> <Delay = 3.29>
ST_549 : Operation 2772 [5/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2772 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 39> <Delay = 3.29>
ST_550 : Operation 2773 [4/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2773 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 40> <Delay = 3.29>
ST_551 : Operation 2774 [3/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2774 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 41> <Delay = 3.29>
ST_552 : Operation 2775 [2/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2775 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 42> <Delay = 3.29>
ST_553 : Operation 2776 [1/1] (0.00ns)   --->   "%tmp_247 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [Group_5/sample.c:1865]   --->   Operation 2776 'specregionbegin' 'tmp_247' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_553 : Operation 2777 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5/sample.c:1866]   --->   Operation 2777 'specpipeline' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_553 : Operation 2778 [1/8] (3.29ns)   --->   "%sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7" [Group_5/sample.c:1869]   --->   Operation 2778 'fadd' 'sum_1_3_7' <Predicate = (!exitcond_3_7)> <Delay = 3.29> <Core = "FAddSub_nodsp">   --->   Core 123 'FAddSub_nodsp' <Latency = 7> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 2779 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_247)" [Group_5/sample.c:1870]   --->   Operation 2779 'specregionend' 'empty_178' <Predicate = (!exitcond_3_7)> <Delay = 0.00>
ST_553 : Operation 2780 [1/1] (0.00ns)   --->   "br label %71" [Group_5/sample.c:1865]   --->   Operation 2780 'br' <Predicate = (!exitcond_3_7)> <Delay = 0.00>

State 554 <SV = 29> <Delay = 1.75>
ST_554 : Operation 2781 [1/1] (0.00ns)   --->   "%C7_addr_3 = getelementptr [2 x float]* %C7, i64 0, i64 %newIndex86_cast" [Group_5/sample.c:1871]   --->   Operation 2781 'getelementptr' 'C7_addr_3' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 2782 [1/1] (1.75ns)   --->   "store float %sum1_3_7, float* %C7_addr_3, align 4" [Group_5/sample.c:1871]   --->   Operation 2782 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_554 : Operation 2783 [1/1] (1.54ns)   --->   "%j_14_3_7 = add i5 %j_3, 8" [Group_5/sample.c:1860]   --->   Operation 2783 'add' 'j_14_3_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 2784 [1/1] (0.00ns)   --->   "br label %.preheader" [Group_5/sample.c:1860]   --->   Operation 2784 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Group_5/sample.c:1855) with incoming values : ('i_33_3', Group_5/sample.c:1855) [31]  (1.35 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i', Group_5/sample.c:1855) with incoming values : ('i_33_3', Group_5/sample.c:1855) [31]  (0 ns)
	'icmp' operation ('exitcond2', Group_5/sample.c:1855) [32]  (2.34 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'or' operation ('i_33_s', Group_5/sample.c:1855) [437]  (0 ns)
	'icmp' operation ('exitcond2_1', Group_5/sample.c:1855) [438]  (2.34 ns)

 <State 4>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load', Group_5/sample.c:1862) on array 'd' [46]  (1.75 ns)

 <State 5>: 1.73ns
The critical path consists of the following:
	'phi' operation ('k', Group_5/sample.c:1865) with incoming values : ('k_2', Group_5/sample.c:1865) [50]  (0 ns)
	'add' operation ('sum8', Group_5/sample.c:1868) [81]  (1.73 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_15_kernel_arra_24', Group_5/sample.c:1868) [84]  (0 ns)
	'load' operation ('dense_15_kernel_arra_25', Group_5/sample.c:1868) on array 'dense_15_kernel_arra_7' [85]  (2.77 ns)

 <State 7>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load', Group_5/sample.c:1865) on array 'A' [63]  (1.75 ns)
	'mux' operation ('tmp_s', Group_5/sample.c:1865) [78]  (1.83 ns)

 <State 8>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1869) [86]  (3.66 ns)

 <State 9>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1869) [86]  (3.66 ns)

 <State 10>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1869) [86]  (3.66 ns)

 <State 11>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1869) [86]  (3.66 ns)

 <State 12>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36', Group_5/sample.c:1869) [86]  (3.66 ns)

 <State 13>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [87]  (3.29 ns)

 <State 14>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [87]  (3.29 ns)

 <State 15>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [87]  (3.29 ns)

 <State 16>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [87]  (3.29 ns)

 <State 17>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [87]  (3.29 ns)

 <State 18>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [87]  (3.29 ns)

 <State 19>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [87]  (3.29 ns)

 <State 20>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1', Group_5/sample.c:1869) [87]  (3.29 ns)

 <State 21>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_0_s', Group_5/sample.c:1860) [95]  (0 ns)
	'getelementptr' operation ('d_addr_1', Group_5/sample.c:1862) [97]  (0 ns)
	'load' operation ('d_load_1', Group_5/sample.c:1862) on array 'd' [98]  (1.75 ns)

 <State 22>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C_addr', Group_5/sample.c:1871) [93]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1', Group_5/sample.c:1862 on array 'C' [94]  (1.75 ns)

 <State 23>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_0_1', Group_5/sample.c:1865) with incoming values : ('k_2_0_1', Group_5/sample.c:1865) [102]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_26', Group_5/sample.c:1865) [135]  (0 ns)
	'load' operation ('dense_15_kernel_arra_27', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_6' [136]  (2.77 ns)

 <State 24>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_32', Group_5/sample.c:1865) on array 'A' [115]  (1.75 ns)
	'mux' operation ('tmp_278', Group_5/sample.c:1865) [130]  (1.83 ns)

 <State 25>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_1', Group_5/sample.c:1869) [137]  (3.66 ns)

 <State 26>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_1', Group_5/sample.c:1869) [137]  (3.66 ns)

 <State 27>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_1', Group_5/sample.c:1869) [137]  (3.66 ns)

 <State 28>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_1', Group_5/sample.c:1869) [137]  (3.66 ns)

 <State 29>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_1', Group_5/sample.c:1869) [137]  (3.66 ns)

 <State 30>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [138]  (3.29 ns)

 <State 31>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [138]  (3.29 ns)

 <State 32>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [138]  (3.29 ns)

 <State 33>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [138]  (3.29 ns)

 <State 34>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [138]  (3.29 ns)

 <State 35>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [138]  (3.29 ns)

 <State 36>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [138]  (3.29 ns)

 <State 37>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', Group_5/sample.c:1869) [138]  (3.29 ns)

 <State 38>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_0_8', Group_5/sample.c:1860) [146]  (0 ns)
	'getelementptr' operation ('d_addr_3', Group_5/sample.c:1862) [148]  (0 ns)
	'load' operation ('d_load_3', Group_5/sample.c:1862) on array 'd' [149]  (1.75 ns)

 <State 39>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C1_addr', Group_5/sample.c:1871) [144]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_1', Group_5/sample.c:1862 on array 'C1' [145]  (1.75 ns)

 <State 40>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_0_2', Group_5/sample.c:1865) with incoming values : ('k_2_0_2', Group_5/sample.c:1865) [153]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_28', Group_5/sample.c:1865) [185]  (0 ns)
	'load' operation ('dense_15_kernel_arra_29', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_5' [186]  (2.77 ns)

 <State 41>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_34', Group_5/sample.c:1865) on array 'A' [166]  (1.75 ns)
	'mux' operation ('tmp_280', Group_5/sample.c:1865) [181]  (1.83 ns)

 <State 42>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_2', Group_5/sample.c:1869) [187]  (3.66 ns)

 <State 43>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_2', Group_5/sample.c:1869) [187]  (3.66 ns)

 <State 44>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_2', Group_5/sample.c:1869) [187]  (3.66 ns)

 <State 45>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_2', Group_5/sample.c:1869) [187]  (3.66 ns)

 <State 46>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_2', Group_5/sample.c:1869) [187]  (3.66 ns)

 <State 47>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [188]  (3.29 ns)

 <State 48>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [188]  (3.29 ns)

 <State 49>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [188]  (3.29 ns)

 <State 50>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [188]  (3.29 ns)

 <State 51>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [188]  (3.29 ns)

 <State 52>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [188]  (3.29 ns)

 <State 53>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [188]  (3.29 ns)

 <State 54>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', Group_5/sample.c:1869) [188]  (3.29 ns)

 <State 55>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_0_9', Group_5/sample.c:1860) [194]  (0 ns)
	'getelementptr' operation ('d_addr_6', Group_5/sample.c:1862) [196]  (0 ns)
	'load' operation ('d_load_6', Group_5/sample.c:1862) on array 'd' [197]  (1.75 ns)

 <State 56>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C2_addr', Group_5/sample.c:1871) [192]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_2', Group_5/sample.c:1862 on array 'C2' [193]  (1.75 ns)

 <State 57>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_0_3', Group_5/sample.c:1865) with incoming values : ('k_2_0_3', Group_5/sample.c:1865) [201]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_30', Group_5/sample.c:1865) [233]  (0 ns)
	'load' operation ('dense_15_kernel_arra_31', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_4' [234]  (2.77 ns)

 <State 58>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_37', Group_5/sample.c:1865) on array 'A' [214]  (1.75 ns)
	'mux' operation ('tmp_283', Group_5/sample.c:1865) [229]  (1.83 ns)

 <State 59>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_3', Group_5/sample.c:1869) [235]  (3.66 ns)

 <State 60>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_3', Group_5/sample.c:1869) [235]  (3.66 ns)

 <State 61>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_3', Group_5/sample.c:1869) [235]  (3.66 ns)

 <State 62>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_3', Group_5/sample.c:1869) [235]  (3.66 ns)

 <State 63>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_3', Group_5/sample.c:1869) [235]  (3.66 ns)

 <State 64>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [236]  (3.29 ns)

 <State 65>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [236]  (3.29 ns)

 <State 66>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [236]  (3.29 ns)

 <State 67>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [236]  (3.29 ns)

 <State 68>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [236]  (3.29 ns)

 <State 69>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [236]  (3.29 ns)

 <State 70>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [236]  (3.29 ns)

 <State 71>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_3', Group_5/sample.c:1869) [236]  (3.29 ns)

 <State 72>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_0_1', Group_5/sample.c:1860) [242]  (0 ns)
	'getelementptr' operation ('d_addr_9', Group_5/sample.c:1862) [244]  (0 ns)
	'load' operation ('d_load_9', Group_5/sample.c:1862) on array 'd' [245]  (1.75 ns)

 <State 73>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C3_addr', Group_5/sample.c:1871) [240]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_3', Group_5/sample.c:1862 on array 'C3' [241]  (1.75 ns)

 <State 74>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_0_4', Group_5/sample.c:1865) with incoming values : ('k_2_0_4', Group_5/sample.c:1865) [249]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_32', Group_5/sample.c:1865) [281]  (0 ns)
	'load' operation ('dense_15_kernel_arra_33', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_3' [282]  (2.77 ns)

 <State 75>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_40', Group_5/sample.c:1865) on array 'A' [262]  (1.75 ns)
	'mux' operation ('tmp_286', Group_5/sample.c:1865) [277]  (1.83 ns)

 <State 76>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [283]  (3.66 ns)

 <State 77>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [283]  (3.66 ns)

 <State 78>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [283]  (3.66 ns)

 <State 79>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [283]  (3.66 ns)

 <State 80>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_4', Group_5/sample.c:1869) [283]  (3.66 ns)

 <State 81>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [284]  (3.29 ns)

 <State 82>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [284]  (3.29 ns)

 <State 83>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [284]  (3.29 ns)

 <State 84>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [284]  (3.29 ns)

 <State 85>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [284]  (3.29 ns)

 <State 86>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [284]  (3.29 ns)

 <State 87>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [284]  (3.29 ns)

 <State 88>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_4', Group_5/sample.c:1869) [284]  (3.29 ns)

 <State 89>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_0_2', Group_5/sample.c:1860) [290]  (0 ns)
	'getelementptr' operation ('d_addr_13', Group_5/sample.c:1862) [292]  (0 ns)
	'load' operation ('d_load_13', Group_5/sample.c:1862) on array 'd' [293]  (1.75 ns)

 <State 90>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C4_addr', Group_5/sample.c:1871) [288]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_4', Group_5/sample.c:1862 on array 'C4' [289]  (1.75 ns)

 <State 91>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_0_5', Group_5/sample.c:1865) with incoming values : ('k_2_0_5', Group_5/sample.c:1865) [297]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_34', Group_5/sample.c:1865) [329]  (0 ns)
	'load' operation ('dense_15_kernel_arra_35', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_2' [330]  (2.77 ns)

 <State 92>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_44', Group_5/sample.c:1865) on array 'A' [310]  (1.75 ns)
	'mux' operation ('tmp_290', Group_5/sample.c:1865) [325]  (1.83 ns)

 <State 93>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [331]  (3.66 ns)

 <State 94>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [331]  (3.66 ns)

 <State 95>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [331]  (3.66 ns)

 <State 96>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [331]  (3.66 ns)

 <State 97>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_5', Group_5/sample.c:1869) [331]  (3.66 ns)

 <State 98>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [332]  (3.29 ns)

 <State 99>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [332]  (3.29 ns)

 <State 100>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [332]  (3.29 ns)

 <State 101>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [332]  (3.29 ns)

 <State 102>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [332]  (3.29 ns)

 <State 103>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [332]  (3.29 ns)

 <State 104>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [332]  (3.29 ns)

 <State 105>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_5', Group_5/sample.c:1869) [332]  (3.29 ns)

 <State 106>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_0_3', Group_5/sample.c:1860) [338]  (0 ns)
	'getelementptr' operation ('d_addr_17', Group_5/sample.c:1862) [340]  (0 ns)
	'load' operation ('d_load_17', Group_5/sample.c:1862) on array 'd' [341]  (1.75 ns)

 <State 107>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C5_addr', Group_5/sample.c:1871) [336]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_5', Group_5/sample.c:1862 on array 'C5' [337]  (1.75 ns)

 <State 108>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_0_6', Group_5/sample.c:1865) with incoming values : ('k_2_0_6', Group_5/sample.c:1865) [345]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_36', Group_5/sample.c:1865) [377]  (0 ns)
	'load' operation ('dense_15_kernel_arra_37', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_1' [378]  (2.77 ns)

 <State 109>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_48', Group_5/sample.c:1865) on array 'A' [358]  (1.75 ns)
	'mux' operation ('tmp_294', Group_5/sample.c:1865) [373]  (1.83 ns)

 <State 110>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [379]  (3.66 ns)

 <State 111>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [379]  (3.66 ns)

 <State 112>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [379]  (3.66 ns)

 <State 113>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [379]  (3.66 ns)

 <State 114>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_6', Group_5/sample.c:1869) [379]  (3.66 ns)

 <State 115>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [380]  (3.29 ns)

 <State 116>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [380]  (3.29 ns)

 <State 117>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [380]  (3.29 ns)

 <State 118>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [380]  (3.29 ns)

 <State 119>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [380]  (3.29 ns)

 <State 120>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [380]  (3.29 ns)

 <State 121>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [380]  (3.29 ns)

 <State 122>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_6', Group_5/sample.c:1869) [380]  (3.29 ns)

 <State 123>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_0_4', Group_5/sample.c:1860) [386]  (0 ns)
	'getelementptr' operation ('d_addr_21', Group_5/sample.c:1862) [388]  (0 ns)
	'load' operation ('d_load_21', Group_5/sample.c:1862) on array 'd' [389]  (1.75 ns)

 <State 124>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C6_addr', Group_5/sample.c:1871) [384]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_6', Group_5/sample.c:1862 on array 'C6' [385]  (1.75 ns)

 <State 125>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_0_7', Group_5/sample.c:1865) with incoming values : ('k_2_0_7', Group_5/sample.c:1865) [393]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_38', Group_5/sample.c:1865) [425]  (0 ns)
	'load' operation ('dense_15_kernel_arra_39', Group_5/sample.c:1865) on array 'dense_15_kernel_arra' [426]  (2.77 ns)

 <State 126>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_52', Group_5/sample.c:1865) on array 'A' [406]  (1.75 ns)
	'mux' operation ('tmp_298', Group_5/sample.c:1865) [421]  (1.83 ns)

 <State 127>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [427]  (3.66 ns)

 <State 128>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [427]  (3.66 ns)

 <State 129>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [427]  (3.66 ns)

 <State 130>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [427]  (3.66 ns)

 <State 131>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_0_7', Group_5/sample.c:1869) [427]  (3.66 ns)

 <State 132>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [428]  (3.29 ns)

 <State 133>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [428]  (3.29 ns)

 <State 134>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [428]  (3.29 ns)

 <State 135>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [428]  (3.29 ns)

 <State 136>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [428]  (3.29 ns)

 <State 137>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [428]  (3.29 ns)

 <State 138>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [428]  (3.29 ns)

 <State 139>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_7', Group_5/sample.c:1869) [428]  (3.29 ns)

 <State 140>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C7_addr', Group_5/sample.c:1871) [432]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_0_7', Group_5/sample.c:1862 on array 'C7' [433]  (1.75 ns)

 <State 141>: 2.34ns
The critical path consists of the following:
	'or' operation ('i_33_4', Group_5/sample.c:1855) [854]  (0 ns)
	'icmp' operation ('exitcond2_2', Group_5/sample.c:1855) [855]  (2.34 ns)

 <State 142>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_2', Group_5/sample.c:1862) on array 'd' [453]  (1.75 ns)

 <State 143>: 1.73ns
The critical path consists of the following:
	'phi' operation ('k_1', Group_5/sample.c:1865) with incoming values : ('k_2_1', Group_5/sample.c:1865) [457]  (0 ns)
	'add' operation ('sum8_1', Group_5/sample.c:1860) [489]  (1.73 ns)

 <State 144>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_15_kernel_arra_40', Group_5/sample.c:1860) [492]  (0 ns)
	'load' operation ('dense_15_kernel_arra_41', Group_5/sample.c:1860) on array 'dense_15_kernel_arra_7' [493]  (2.77 ns)

 <State 145>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_33', Group_5/sample.c:1865) on array 'A' [471]  (1.75 ns)
	'mux' operation ('tmp_279', Group_5/sample.c:1865) [486]  (1.83 ns)

 <State 146>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [494]  (3.66 ns)

 <State 147>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [494]  (3.66 ns)

 <State 148>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [494]  (3.66 ns)

 <State 149>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [494]  (3.66 ns)

 <State 150>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', Group_5/sample.c:1869) [494]  (3.66 ns)

 <State 151>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [495]  (3.29 ns)

 <State 152>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [495]  (3.29 ns)

 <State 153>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [495]  (3.29 ns)

 <State 154>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [495]  (3.29 ns)

 <State 155>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [495]  (3.29 ns)

 <State 156>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [495]  (3.29 ns)

 <State 157>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [495]  (3.29 ns)

 <State 158>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', Group_5/sample.c:1869) [495]  (3.29 ns)

 <State 159>: 3.36ns
The critical path consists of the following:
	'add' operation ('sum2_1', Group_5/sample.c:1860) [499]  (1.6 ns)
	'getelementptr' operation ('C_addr_4', Group_5/sample.c:1871) [502]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1', Group_5/sample.c:1862 on array 'C' [503]  (1.75 ns)

 <State 160>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_4', Group_5/sample.c:1862) on array 'd' [507]  (1.75 ns)

 <State 161>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_1', Group_5/sample.c:1865) with incoming values : ('k_2_1_1', Group_5/sample.c:1865) [511]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_42', Group_5/sample.c:1865) [545]  (0 ns)
	'load' operation ('dense_15_kernel_arra_43', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_6' [546]  (2.77 ns)

 <State 162>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_35', Group_5/sample.c:1865) on array 'A' [525]  (1.75 ns)
	'mux' operation ('tmp_281', Group_5/sample.c:1865) [540]  (1.83 ns)

 <State 163>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_1', Group_5/sample.c:1869) [547]  (3.66 ns)

 <State 164>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_1', Group_5/sample.c:1869) [547]  (3.66 ns)

 <State 165>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_1', Group_5/sample.c:1869) [547]  (3.66 ns)

 <State 166>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_1', Group_5/sample.c:1869) [547]  (3.66 ns)

 <State 167>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_1', Group_5/sample.c:1869) [547]  (3.66 ns)

 <State 168>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [548]  (3.29 ns)

 <State 169>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [548]  (3.29 ns)

 <State 170>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [548]  (3.29 ns)

 <State 171>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [548]  (3.29 ns)

 <State 172>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [548]  (3.29 ns)

 <State 173>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [548]  (3.29 ns)

 <State 174>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [548]  (3.29 ns)

 <State 175>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', Group_5/sample.c:1869) [548]  (3.29 ns)

 <State 176>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_1_8', Group_5/sample.c:1860) [557]  (0 ns)
	'getelementptr' operation ('d_addr_7', Group_5/sample.c:1862) [559]  (0 ns)
	'load' operation ('d_load_7', Group_5/sample.c:1862) on array 'd' [560]  (1.75 ns)

 <State 177>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C1_addr_1', Group_5/sample.c:1871) [555]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_1', Group_5/sample.c:1862 on array 'C1' [556]  (1.75 ns)

 <State 178>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_2', Group_5/sample.c:1865) with incoming values : ('k_2_1_2', Group_5/sample.c:1865) [564]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_44', Group_5/sample.c:1865) [597]  (0 ns)
	'load' operation ('dense_15_kernel_arra_45', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_5' [598]  (2.77 ns)

 <State 179>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_38', Group_5/sample.c:1865) on array 'A' [578]  (1.75 ns)
	'mux' operation ('tmp_284', Group_5/sample.c:1865) [593]  (1.83 ns)

 <State 180>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_2', Group_5/sample.c:1869) [599]  (3.66 ns)

 <State 181>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_2', Group_5/sample.c:1869) [599]  (3.66 ns)

 <State 182>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_2', Group_5/sample.c:1869) [599]  (3.66 ns)

 <State 183>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_2', Group_5/sample.c:1869) [599]  (3.66 ns)

 <State 184>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_2', Group_5/sample.c:1869) [599]  (3.66 ns)

 <State 185>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [600]  (3.29 ns)

 <State 186>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [600]  (3.29 ns)

 <State 187>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [600]  (3.29 ns)

 <State 188>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [600]  (3.29 ns)

 <State 189>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [600]  (3.29 ns)

 <State 190>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [600]  (3.29 ns)

 <State 191>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [600]  (3.29 ns)

 <State 192>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', Group_5/sample.c:1869) [600]  (3.29 ns)

 <State 193>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_1_9', Group_5/sample.c:1860) [606]  (0 ns)
	'getelementptr' operation ('d_addr_11', Group_5/sample.c:1862) [608]  (0 ns)
	'load' operation ('d_load_11', Group_5/sample.c:1862) on array 'd' [609]  (1.75 ns)

 <State 194>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C2_addr_1', Group_5/sample.c:1871) [604]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_2', Group_5/sample.c:1862 on array 'C2' [605]  (1.75 ns)

 <State 195>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_3', Group_5/sample.c:1865) with incoming values : ('k_2_1_3', Group_5/sample.c:1865) [613]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_46', Group_5/sample.c:1865) [646]  (0 ns)
	'load' operation ('dense_15_kernel_arra_47', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_4' [647]  (2.77 ns)

 <State 196>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_42', Group_5/sample.c:1865) on array 'A' [627]  (1.75 ns)
	'mux' operation ('tmp_288', Group_5/sample.c:1865) [642]  (1.83 ns)

 <State 197>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_3', Group_5/sample.c:1869) [648]  (3.66 ns)

 <State 198>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_3', Group_5/sample.c:1869) [648]  (3.66 ns)

 <State 199>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_3', Group_5/sample.c:1869) [648]  (3.66 ns)

 <State 200>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_3', Group_5/sample.c:1869) [648]  (3.66 ns)

 <State 201>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_3', Group_5/sample.c:1869) [648]  (3.66 ns)

 <State 202>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [649]  (3.29 ns)

 <State 203>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [649]  (3.29 ns)

 <State 204>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [649]  (3.29 ns)

 <State 205>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [649]  (3.29 ns)

 <State 206>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [649]  (3.29 ns)

 <State 207>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [649]  (3.29 ns)

 <State 208>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [649]  (3.29 ns)

 <State 209>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_3', Group_5/sample.c:1869) [649]  (3.29 ns)

 <State 210>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_1_1', Group_5/sample.c:1860) [655]  (0 ns)
	'getelementptr' operation ('d_addr_15', Group_5/sample.c:1862) [657]  (0 ns)
	'load' operation ('d_load_15', Group_5/sample.c:1862) on array 'd' [658]  (1.75 ns)

 <State 211>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C3_addr_1', Group_5/sample.c:1871) [653]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_3', Group_5/sample.c:1862 on array 'C3' [654]  (1.75 ns)

 <State 212>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_4', Group_5/sample.c:1865) with incoming values : ('k_2_1_4', Group_5/sample.c:1865) [662]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_48', Group_5/sample.c:1865) [695]  (0 ns)
	'load' operation ('dense_15_kernel_arra_49', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_3' [696]  (2.77 ns)

 <State 213>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_46', Group_5/sample.c:1865) on array 'A' [676]  (1.75 ns)
	'mux' operation ('tmp_292', Group_5/sample.c:1865) [691]  (1.83 ns)

 <State 214>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [697]  (3.66 ns)

 <State 215>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [697]  (3.66 ns)

 <State 216>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [697]  (3.66 ns)

 <State 217>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [697]  (3.66 ns)

 <State 218>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_4', Group_5/sample.c:1869) [697]  (3.66 ns)

 <State 219>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [698]  (3.29 ns)

 <State 220>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [698]  (3.29 ns)

 <State 221>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [698]  (3.29 ns)

 <State 222>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [698]  (3.29 ns)

 <State 223>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [698]  (3.29 ns)

 <State 224>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [698]  (3.29 ns)

 <State 225>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [698]  (3.29 ns)

 <State 226>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_4', Group_5/sample.c:1869) [698]  (3.29 ns)

 <State 227>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_1_2', Group_5/sample.c:1860) [704]  (0 ns)
	'getelementptr' operation ('d_addr_19', Group_5/sample.c:1862) [706]  (0 ns)
	'load' operation ('d_load_19', Group_5/sample.c:1862) on array 'd' [707]  (1.75 ns)

 <State 228>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C4_addr_1', Group_5/sample.c:1871) [702]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_4', Group_5/sample.c:1862 on array 'C4' [703]  (1.75 ns)

 <State 229>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_5', Group_5/sample.c:1865) with incoming values : ('k_2_1_5', Group_5/sample.c:1865) [711]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_50', Group_5/sample.c:1865) [744]  (0 ns)
	'load' operation ('dense_15_kernel_arra_51', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_2' [745]  (2.77 ns)

 <State 230>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_50', Group_5/sample.c:1865) on array 'A' [725]  (1.75 ns)
	'mux' operation ('tmp_296', Group_5/sample.c:1865) [740]  (1.83 ns)

 <State 231>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [746]  (3.66 ns)

 <State 232>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [746]  (3.66 ns)

 <State 233>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [746]  (3.66 ns)

 <State 234>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [746]  (3.66 ns)

 <State 235>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_5', Group_5/sample.c:1869) [746]  (3.66 ns)

 <State 236>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [747]  (3.29 ns)

 <State 237>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [747]  (3.29 ns)

 <State 238>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [747]  (3.29 ns)

 <State 239>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [747]  (3.29 ns)

 <State 240>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [747]  (3.29 ns)

 <State 241>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [747]  (3.29 ns)

 <State 242>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [747]  (3.29 ns)

 <State 243>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_5', Group_5/sample.c:1869) [747]  (3.29 ns)

 <State 244>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_1_3', Group_5/sample.c:1860) [753]  (0 ns)
	'getelementptr' operation ('d_addr_23', Group_5/sample.c:1862) [755]  (0 ns)
	'load' operation ('d_load_23', Group_5/sample.c:1862) on array 'd' [756]  (1.75 ns)

 <State 245>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C5_addr_1', Group_5/sample.c:1871) [751]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_5', Group_5/sample.c:1862 on array 'C5' [752]  (1.75 ns)

 <State 246>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_6', Group_5/sample.c:1865) with incoming values : ('k_2_1_6', Group_5/sample.c:1865) [760]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_52', Group_5/sample.c:1865) [793]  (0 ns)
	'load' operation ('dense_15_kernel_arra_53', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_1' [794]  (2.77 ns)

 <State 247>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_54', Group_5/sample.c:1865) on array 'A' [774]  (1.75 ns)
	'mux' operation ('tmp_300', Group_5/sample.c:1865) [789]  (1.83 ns)

 <State 248>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [795]  (3.66 ns)

 <State 249>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [795]  (3.66 ns)

 <State 250>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [795]  (3.66 ns)

 <State 251>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [795]  (3.66 ns)

 <State 252>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_6', Group_5/sample.c:1869) [795]  (3.66 ns)

 <State 253>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [796]  (3.29 ns)

 <State 254>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [796]  (3.29 ns)

 <State 255>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [796]  (3.29 ns)

 <State 256>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [796]  (3.29 ns)

 <State 257>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [796]  (3.29 ns)

 <State 258>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [796]  (3.29 ns)

 <State 259>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [796]  (3.29 ns)

 <State 260>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_6', Group_5/sample.c:1869) [796]  (3.29 ns)

 <State 261>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_1_4', Group_5/sample.c:1860) [802]  (0 ns)
	'getelementptr' operation ('d_addr_26', Group_5/sample.c:1862) [804]  (0 ns)
	'load' operation ('d_load_26', Group_5/sample.c:1862) on array 'd' [805]  (1.75 ns)

 <State 262>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C6_addr_1', Group_5/sample.c:1871) [800]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_6', Group_5/sample.c:1862 on array 'C6' [801]  (1.75 ns)

 <State 263>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_1_7', Group_5/sample.c:1865) with incoming values : ('k_2_1_7', Group_5/sample.c:1865) [809]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_54', Group_5/sample.c:1865) [842]  (0 ns)
	'load' operation ('dense_15_kernel_arra_55', Group_5/sample.c:1865) on array 'dense_15_kernel_arra' [843]  (2.77 ns)

 <State 264>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_57', Group_5/sample.c:1865) on array 'A' [823]  (1.75 ns)
	'mux' operation ('tmp_303', Group_5/sample.c:1865) [838]  (1.83 ns)

 <State 265>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [844]  (3.66 ns)

 <State 266>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [844]  (3.66 ns)

 <State 267>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [844]  (3.66 ns)

 <State 268>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [844]  (3.66 ns)

 <State 269>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1_7', Group_5/sample.c:1869) [844]  (3.66 ns)

 <State 270>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [845]  (3.29 ns)

 <State 271>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [845]  (3.29 ns)

 <State 272>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [845]  (3.29 ns)

 <State 273>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [845]  (3.29 ns)

 <State 274>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [845]  (3.29 ns)

 <State 275>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [845]  (3.29 ns)

 <State 276>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [845]  (3.29 ns)

 <State 277>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_7', Group_5/sample.c:1869) [845]  (3.29 ns)

 <State 278>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C7_addr_1', Group_5/sample.c:1871) [849]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_1_7', Group_5/sample.c:1862 on array 'C7' [850]  (1.75 ns)

 <State 279>: 2.34ns
The critical path consists of the following:
	'or' operation ('i_33_5', Group_5/sample.c:1855) [1270]  (0 ns)
	'icmp' operation ('exitcond2_3', Group_5/sample.c:1855) [1271]  (2.34 ns)

 <State 280>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_5', Group_5/sample.c:1862) on array 'd' [869]  (1.75 ns)

 <State 281>: 1.73ns
The critical path consists of the following:
	'phi' operation ('k_s', Group_5/sample.c:1865) with incoming values : ('k_2_2', Group_5/sample.c:1865) [873]  (0 ns)
	'add' operation ('sum8_2', Group_5/sample.c:1868) [905]  (1.73 ns)

 <State 282>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_15_kernel_arra_56', Group_5/sample.c:1868) [908]  (0 ns)
	'load' operation ('dense_15_kernel_arra_57', Group_5/sample.c:1868) on array 'dense_15_kernel_arra_7' [909]  (2.77 ns)

 <State 283>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_36', Group_5/sample.c:1865) on array 'A' [887]  (1.75 ns)
	'mux' operation ('tmp_282', Group_5/sample.c:1865) [902]  (1.83 ns)

 <State 284>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [910]  (3.66 ns)

 <State 285>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [910]  (3.66 ns)

 <State 286>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [910]  (3.66 ns)

 <State 287>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [910]  (3.66 ns)

 <State 288>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', Group_5/sample.c:1869) [910]  (3.66 ns)

 <State 289>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [911]  (3.29 ns)

 <State 290>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [911]  (3.29 ns)

 <State 291>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [911]  (3.29 ns)

 <State 292>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [911]  (3.29 ns)

 <State 293>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [911]  (3.29 ns)

 <State 294>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [911]  (3.29 ns)

 <State 295>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [911]  (3.29 ns)

 <State 296>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', Group_5/sample.c:1869) [911]  (3.29 ns)

 <State 297>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_2_s', Group_5/sample.c:1860) [920]  (0 ns)
	'getelementptr' operation ('d_addr_8', Group_5/sample.c:1862) [922]  (0 ns)
	'load' operation ('d_load_8', Group_5/sample.c:1862) on array 'd' [923]  (1.75 ns)

 <State 298>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C_addr_5', Group_5/sample.c:1871) [918]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2', Group_5/sample.c:1862 on array 'C' [919]  (1.75 ns)

 <State 299>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_214_1', Group_5/sample.c:1865) with incoming values : ('k_2_2_1', Group_5/sample.c:1865) [927]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_58', Group_5/sample.c:1865) [961]  (0 ns)
	'load' operation ('dense_15_kernel_arra_59', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_6' [962]  (2.77 ns)

 <State 300>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_39', Group_5/sample.c:1865) on array 'A' [941]  (1.75 ns)
	'mux' operation ('tmp_285', Group_5/sample.c:1865) [956]  (1.83 ns)

 <State 301>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_1', Group_5/sample.c:1869) [963]  (3.66 ns)

 <State 302>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_1', Group_5/sample.c:1869) [963]  (3.66 ns)

 <State 303>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_1', Group_5/sample.c:1869) [963]  (3.66 ns)

 <State 304>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_1', Group_5/sample.c:1869) [963]  (3.66 ns)

 <State 305>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_1', Group_5/sample.c:1869) [963]  (3.66 ns)

 <State 306>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [964]  (3.29 ns)

 <State 307>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [964]  (3.29 ns)

 <State 308>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [964]  (3.29 ns)

 <State 309>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [964]  (3.29 ns)

 <State 310>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [964]  (3.29 ns)

 <State 311>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [964]  (3.29 ns)

 <State 312>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [964]  (3.29 ns)

 <State 313>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', Group_5/sample.c:1869) [964]  (3.29 ns)

 <State 314>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_2_8', Group_5/sample.c:1860) [973]  (0 ns)
	'getelementptr' operation ('d_addr_12', Group_5/sample.c:1862) [975]  (0 ns)
	'load' operation ('d_load_12', Group_5/sample.c:1862) on array 'd' [976]  (1.75 ns)

 <State 315>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C1_addr_2', Group_5/sample.c:1871) [971]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_1', Group_5/sample.c:1862 on array 'C1' [972]  (1.75 ns)

 <State 316>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_214_2', Group_5/sample.c:1865) with incoming values : ('k_2_2_2', Group_5/sample.c:1865) [980]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_60', Group_5/sample.c:1865) [1013]  (0 ns)
	'load' operation ('dense_15_kernel_arra_61', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_5' [1014]  (2.77 ns)

 <State 317>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_43', Group_5/sample.c:1865) on array 'A' [994]  (1.75 ns)
	'mux' operation ('tmp_289', Group_5/sample.c:1865) [1009]  (1.83 ns)

 <State 318>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_2', Group_5/sample.c:1869) [1015]  (3.66 ns)

 <State 319>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_2', Group_5/sample.c:1869) [1015]  (3.66 ns)

 <State 320>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_2', Group_5/sample.c:1869) [1015]  (3.66 ns)

 <State 321>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_2', Group_5/sample.c:1869) [1015]  (3.66 ns)

 <State 322>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_2', Group_5/sample.c:1869) [1015]  (3.66 ns)

 <State 323>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1016]  (3.29 ns)

 <State 324>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1016]  (3.29 ns)

 <State 325>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1016]  (3.29 ns)

 <State 326>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1016]  (3.29 ns)

 <State 327>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1016]  (3.29 ns)

 <State 328>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1016]  (3.29 ns)

 <State 329>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1016]  (3.29 ns)

 <State 330>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', Group_5/sample.c:1869) [1016]  (3.29 ns)

 <State 331>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_2_9', Group_5/sample.c:1860) [1022]  (0 ns)
	'getelementptr' operation ('d_addr_16', Group_5/sample.c:1862) [1024]  (0 ns)
	'load' operation ('d_load_16', Group_5/sample.c:1862) on array 'd' [1025]  (1.75 ns)

 <State 332>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C2_addr_2', Group_5/sample.c:1871) [1020]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_2', Group_5/sample.c:1862 on array 'C2' [1021]  (1.75 ns)

 <State 333>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_214_3', Group_5/sample.c:1865) with incoming values : ('k_2_2_3', Group_5/sample.c:1865) [1029]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_62', Group_5/sample.c:1865) [1062]  (0 ns)
	'load' operation ('dense_15_kernel_arra_63', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_4' [1063]  (2.77 ns)

 <State 334>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_47', Group_5/sample.c:1865) on array 'A' [1043]  (1.75 ns)
	'mux' operation ('tmp_293', Group_5/sample.c:1865) [1058]  (1.83 ns)

 <State 335>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_3', Group_5/sample.c:1869) [1064]  (3.66 ns)

 <State 336>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_3', Group_5/sample.c:1869) [1064]  (3.66 ns)

 <State 337>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_3', Group_5/sample.c:1869) [1064]  (3.66 ns)

 <State 338>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_3', Group_5/sample.c:1869) [1064]  (3.66 ns)

 <State 339>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_3', Group_5/sample.c:1869) [1064]  (3.66 ns)

 <State 340>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 341>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 342>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 343>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 344>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 345>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 346>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 347>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_3', Group_5/sample.c:1869) [1065]  (3.29 ns)

 <State 348>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_2_1', Group_5/sample.c:1860) [1071]  (0 ns)
	'getelementptr' operation ('d_addr_20', Group_5/sample.c:1862) [1073]  (0 ns)
	'load' operation ('d_load_20', Group_5/sample.c:1862) on array 'd' [1074]  (1.75 ns)

 <State 349>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C3_addr_2', Group_5/sample.c:1871) [1069]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_3', Group_5/sample.c:1862 on array 'C3' [1070]  (1.75 ns)

 <State 350>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_214_4', Group_5/sample.c:1865) with incoming values : ('k_2_2_4', Group_5/sample.c:1865) [1078]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_64', Group_5/sample.c:1865) [1111]  (0 ns)
	'load' operation ('dense_15_kernel_arra_65', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_3' [1112]  (2.77 ns)

 <State 351>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_51', Group_5/sample.c:1865) on array 'A' [1092]  (1.75 ns)
	'mux' operation ('tmp_297', Group_5/sample.c:1865) [1107]  (1.83 ns)

 <State 352>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1113]  (3.66 ns)

 <State 353>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1113]  (3.66 ns)

 <State 354>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1113]  (3.66 ns)

 <State 355>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1113]  (3.66 ns)

 <State 356>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_4', Group_5/sample.c:1869) [1113]  (3.66 ns)

 <State 357>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1114]  (3.29 ns)

 <State 358>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1114]  (3.29 ns)

 <State 359>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1114]  (3.29 ns)

 <State 360>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1114]  (3.29 ns)

 <State 361>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1114]  (3.29 ns)

 <State 362>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1114]  (3.29 ns)

 <State 363>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1114]  (3.29 ns)

 <State 364>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_4', Group_5/sample.c:1869) [1114]  (3.29 ns)

 <State 365>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_2_2', Group_5/sample.c:1860) [1120]  (0 ns)
	'getelementptr' operation ('d_addr_24', Group_5/sample.c:1862) [1122]  (0 ns)
	'load' operation ('d_load_24', Group_5/sample.c:1862) on array 'd' [1123]  (1.75 ns)

 <State 366>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C4_addr_2', Group_5/sample.c:1871) [1118]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_4', Group_5/sample.c:1862 on array 'C4' [1119]  (1.75 ns)

 <State 367>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_214_5', Group_5/sample.c:1865) with incoming values : ('k_2_2_5', Group_5/sample.c:1865) [1127]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_66', Group_5/sample.c:1865) [1160]  (0 ns)
	'load' operation ('dense_15_kernel_arra_67', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_2' [1161]  (2.77 ns)

 <State 368>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_55', Group_5/sample.c:1865) on array 'A' [1141]  (1.75 ns)
	'mux' operation ('tmp_301', Group_5/sample.c:1865) [1156]  (1.83 ns)

 <State 369>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1162]  (3.66 ns)

 <State 370>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1162]  (3.66 ns)

 <State 371>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1162]  (3.66 ns)

 <State 372>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1162]  (3.66 ns)

 <State 373>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_5', Group_5/sample.c:1869) [1162]  (3.66 ns)

 <State 374>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1163]  (3.29 ns)

 <State 375>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1163]  (3.29 ns)

 <State 376>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1163]  (3.29 ns)

 <State 377>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1163]  (3.29 ns)

 <State 378>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1163]  (3.29 ns)

 <State 379>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1163]  (3.29 ns)

 <State 380>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1163]  (3.29 ns)

 <State 381>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_5', Group_5/sample.c:1869) [1163]  (3.29 ns)

 <State 382>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_2_3', Group_5/sample.c:1860) [1169]  (0 ns)
	'getelementptr' operation ('d_addr_27', Group_5/sample.c:1862) [1171]  (0 ns)
	'load' operation ('d_load_27', Group_5/sample.c:1862) on array 'd' [1172]  (1.75 ns)

 <State 383>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C5_addr_2', Group_5/sample.c:1871) [1167]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_5', Group_5/sample.c:1862 on array 'C5' [1168]  (1.75 ns)

 <State 384>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_214_6', Group_5/sample.c:1865) with incoming values : ('k_2_2_6', Group_5/sample.c:1865) [1176]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_68', Group_5/sample.c:1865) [1209]  (0 ns)
	'load' operation ('dense_15_kernel_arra_69', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_1' [1210]  (2.77 ns)

 <State 385>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_58', Group_5/sample.c:1865) on array 'A' [1190]  (1.75 ns)
	'mux' operation ('tmp_304', Group_5/sample.c:1865) [1205]  (1.83 ns)

 <State 386>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1211]  (3.66 ns)

 <State 387>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1211]  (3.66 ns)

 <State 388>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1211]  (3.66 ns)

 <State 389>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1211]  (3.66 ns)

 <State 390>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_6', Group_5/sample.c:1869) [1211]  (3.66 ns)

 <State 391>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1212]  (3.29 ns)

 <State 392>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1212]  (3.29 ns)

 <State 393>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1212]  (3.29 ns)

 <State 394>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1212]  (3.29 ns)

 <State 395>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1212]  (3.29 ns)

 <State 396>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1212]  (3.29 ns)

 <State 397>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1212]  (3.29 ns)

 <State 398>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_6', Group_5/sample.c:1869) [1212]  (3.29 ns)

 <State 399>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_2_4', Group_5/sample.c:1860) [1218]  (0 ns)
	'getelementptr' operation ('d_addr_29', Group_5/sample.c:1862) [1220]  (0 ns)
	'load' operation ('d_load_29', Group_5/sample.c:1862) on array 'd' [1221]  (1.75 ns)

 <State 400>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C6_addr_2', Group_5/sample.c:1871) [1216]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_6', Group_5/sample.c:1862 on array 'C6' [1217]  (1.75 ns)

 <State 401>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_214_7', Group_5/sample.c:1865) with incoming values : ('k_2_2_7', Group_5/sample.c:1865) [1225]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_70', Group_5/sample.c:1865) [1258]  (0 ns)
	'load' operation ('dense_15_kernel_arra_71', Group_5/sample.c:1865) on array 'dense_15_kernel_arra' [1259]  (2.77 ns)

 <State 402>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_60', Group_5/sample.c:1865) on array 'A' [1239]  (1.75 ns)
	'mux' operation ('tmp_306', Group_5/sample.c:1865) [1254]  (1.83 ns)

 <State 403>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1260]  (3.66 ns)

 <State 404>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1260]  (3.66 ns)

 <State 405>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1260]  (3.66 ns)

 <State 406>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1260]  (3.66 ns)

 <State 407>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2_7', Group_5/sample.c:1869) [1260]  (3.66 ns)

 <State 408>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1261]  (3.29 ns)

 <State 409>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1261]  (3.29 ns)

 <State 410>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1261]  (3.29 ns)

 <State 411>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1261]  (3.29 ns)

 <State 412>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1261]  (3.29 ns)

 <State 413>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1261]  (3.29 ns)

 <State 414>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1261]  (3.29 ns)

 <State 415>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_7', Group_5/sample.c:1869) [1261]  (3.29 ns)

 <State 416>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C7_addr_2', Group_5/sample.c:1871) [1265]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_2_7', Group_5/sample.c:1862 on array 'C7' [1266]  (1.75 ns)

 <State 417>: 3ns
The critical path consists of the following:
	'add' operation ('i_33_3', Group_5/sample.c:1855) [1695]  (3 ns)

 <State 418>: 1.75ns
The critical path consists of the following:
	'load' operation ('d_load_10', Group_5/sample.c:1862) on array 'd' [1285]  (1.75 ns)

 <State 419>: 1.73ns
The critical path consists of the following:
	'phi' operation ('k_3', Group_5/sample.c:1865) with incoming values : ('k_2_3', Group_5/sample.c:1865) [1289]  (0 ns)
	'add' operation ('sum8_3', Group_5/sample.c:1868) [1322]  (1.73 ns)

 <State 420>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_15_kernel_arra_72', Group_5/sample.c:1868) [1325]  (0 ns)
	'load' operation ('dense_15_kernel_arra_73', Group_5/sample.c:1868) on array 'dense_15_kernel_arra_7' [1326]  (2.77 ns)

 <State 421>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_41', Group_5/sample.c:1865) on array 'A' [1304]  (1.75 ns)
	'mux' operation ('tmp_287', Group_5/sample.c:1865) [1319]  (1.83 ns)

 <State 422>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1327]  (3.66 ns)

 <State 423>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1327]  (3.66 ns)

 <State 424>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1327]  (3.66 ns)

 <State 425>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1327]  (3.66 ns)

 <State 426>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', Group_5/sample.c:1869) [1327]  (3.66 ns)

 <State 427>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1328]  (3.29 ns)

 <State 428>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1328]  (3.29 ns)

 <State 429>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1328]  (3.29 ns)

 <State 430>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1328]  (3.29 ns)

 <State 431>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1328]  (3.29 ns)

 <State 432>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1328]  (3.29 ns)

 <State 433>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1328]  (3.29 ns)

 <State 434>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3', Group_5/sample.c:1869) [1328]  (3.29 ns)

 <State 435>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_3_s', Group_5/sample.c:1860) [1338]  (0 ns)
	'getelementptr' operation ('d_addr_14', Group_5/sample.c:1862) [1340]  (0 ns)
	'load' operation ('d_load_14', Group_5/sample.c:1862) on array 'd' [1341]  (1.75 ns)

 <State 436>: 2.55ns
The critical path consists of the following:
	'xor' operation ('sum2_3', Group_5/sample.c:1860) [1332]  (0.795 ns)
	'getelementptr' operation ('C_addr_6', Group_5/sample.c:1871) [1336]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3', Group_5/sample.c:1862 on array 'C' [1337]  (1.75 ns)

 <State 437>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_3_1', Group_5/sample.c:1865) with incoming values : ('k_2_3_1', Group_5/sample.c:1865) [1345]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_74', Group_5/sample.c:1865) [1380]  (0 ns)
	'load' operation ('dense_15_kernel_arra_75', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_6' [1381]  (2.77 ns)

 <State 438>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_45', Group_5/sample.c:1865) on array 'A' [1360]  (1.75 ns)
	'mux' operation ('tmp_291', Group_5/sample.c:1865) [1375]  (1.83 ns)

 <State 439>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_1', Group_5/sample.c:1869) [1382]  (3.66 ns)

 <State 440>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_1', Group_5/sample.c:1869) [1382]  (3.66 ns)

 <State 441>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_1', Group_5/sample.c:1869) [1382]  (3.66 ns)

 <State 442>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_1', Group_5/sample.c:1869) [1382]  (3.66 ns)

 <State 443>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_1', Group_5/sample.c:1869) [1382]  (3.66 ns)

 <State 444>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1383]  (3.29 ns)

 <State 445>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1383]  (3.29 ns)

 <State 446>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1383]  (3.29 ns)

 <State 447>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1383]  (3.29 ns)

 <State 448>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1383]  (3.29 ns)

 <State 449>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1383]  (3.29 ns)

 <State 450>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1383]  (3.29 ns)

 <State 451>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_1', Group_5/sample.c:1869) [1383]  (3.29 ns)

 <State 452>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_3_8', Group_5/sample.c:1860) [1392]  (0 ns)
	'getelementptr' operation ('d_addr_18', Group_5/sample.c:1862) [1394]  (0 ns)
	'load' operation ('d_load_18', Group_5/sample.c:1862) on array 'd' [1395]  (1.75 ns)

 <State 453>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C1_addr_3', Group_5/sample.c:1871) [1390]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_1', Group_5/sample.c:1862 on array 'C1' [1391]  (1.75 ns)

 <State 454>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_3_2', Group_5/sample.c:1865) with incoming values : ('k_2_3_2', Group_5/sample.c:1865) [1399]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_76', Group_5/sample.c:1865) [1433]  (0 ns)
	'load' operation ('dense_15_kernel_arra_77', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_5' [1434]  (2.77 ns)

 <State 455>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_49', Group_5/sample.c:1865) on array 'A' [1414]  (1.75 ns)
	'mux' operation ('tmp_295', Group_5/sample.c:1865) [1429]  (1.83 ns)

 <State 456>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_2', Group_5/sample.c:1869) [1435]  (3.66 ns)

 <State 457>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_2', Group_5/sample.c:1869) [1435]  (3.66 ns)

 <State 458>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_2', Group_5/sample.c:1869) [1435]  (3.66 ns)

 <State 459>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_2', Group_5/sample.c:1869) [1435]  (3.66 ns)

 <State 460>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_2', Group_5/sample.c:1869) [1435]  (3.66 ns)

 <State 461>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1436]  (3.29 ns)

 <State 462>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1436]  (3.29 ns)

 <State 463>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1436]  (3.29 ns)

 <State 464>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1436]  (3.29 ns)

 <State 465>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1436]  (3.29 ns)

 <State 466>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1436]  (3.29 ns)

 <State 467>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1436]  (3.29 ns)

 <State 468>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_2', Group_5/sample.c:1869) [1436]  (3.29 ns)

 <State 469>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_3_9', Group_5/sample.c:1860) [1442]  (0 ns)
	'getelementptr' operation ('d_addr_22', Group_5/sample.c:1862) [1444]  (0 ns)
	'load' operation ('d_load_22', Group_5/sample.c:1862) on array 'd' [1445]  (1.75 ns)

 <State 470>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C2_addr_3', Group_5/sample.c:1871) [1440]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_2', Group_5/sample.c:1862 on array 'C2' [1441]  (1.75 ns)

 <State 471>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_3_3', Group_5/sample.c:1865) with incoming values : ('k_2_3_3', Group_5/sample.c:1865) [1449]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_78', Group_5/sample.c:1865) [1483]  (0 ns)
	'load' operation ('dense_15_kernel_arra_79', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_4' [1484]  (2.77 ns)

 <State 472>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_53', Group_5/sample.c:1865) on array 'A' [1464]  (1.75 ns)
	'mux' operation ('tmp_299', Group_5/sample.c:1865) [1479]  (1.83 ns)

 <State 473>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_3', Group_5/sample.c:1869) [1485]  (3.66 ns)

 <State 474>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_3', Group_5/sample.c:1869) [1485]  (3.66 ns)

 <State 475>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_3', Group_5/sample.c:1869) [1485]  (3.66 ns)

 <State 476>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_3', Group_5/sample.c:1869) [1485]  (3.66 ns)

 <State 477>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_3', Group_5/sample.c:1869) [1485]  (3.66 ns)

 <State 478>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1486]  (3.29 ns)

 <State 479>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1486]  (3.29 ns)

 <State 480>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1486]  (3.29 ns)

 <State 481>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1486]  (3.29 ns)

 <State 482>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1486]  (3.29 ns)

 <State 483>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1486]  (3.29 ns)

 <State 484>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1486]  (3.29 ns)

 <State 485>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_3', Group_5/sample.c:1869) [1486]  (3.29 ns)

 <State 486>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_3_1', Group_5/sample.c:1860) [1492]  (0 ns)
	'getelementptr' operation ('d_addr_25', Group_5/sample.c:1862) [1494]  (0 ns)
	'load' operation ('d_load_25', Group_5/sample.c:1862) on array 'd' [1495]  (1.75 ns)

 <State 487>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C3_addr_3', Group_5/sample.c:1871) [1490]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_3', Group_5/sample.c:1862 on array 'C3' [1491]  (1.75 ns)

 <State 488>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_3_4', Group_5/sample.c:1865) with incoming values : ('k_2_3_4', Group_5/sample.c:1865) [1499]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_80', Group_5/sample.c:1865) [1533]  (0 ns)
	'load' operation ('dense_15_kernel_arra_81', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_3' [1534]  (2.77 ns)

 <State 489>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_56', Group_5/sample.c:1865) on array 'A' [1514]  (1.75 ns)
	'mux' operation ('tmp_302', Group_5/sample.c:1865) [1529]  (1.83 ns)

 <State 490>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1535]  (3.66 ns)

 <State 491>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1535]  (3.66 ns)

 <State 492>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1535]  (3.66 ns)

 <State 493>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1535]  (3.66 ns)

 <State 494>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_4', Group_5/sample.c:1869) [1535]  (3.66 ns)

 <State 495>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1536]  (3.29 ns)

 <State 496>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1536]  (3.29 ns)

 <State 497>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1536]  (3.29 ns)

 <State 498>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1536]  (3.29 ns)

 <State 499>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1536]  (3.29 ns)

 <State 500>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1536]  (3.29 ns)

 <State 501>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1536]  (3.29 ns)

 <State 502>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_4', Group_5/sample.c:1869) [1536]  (3.29 ns)

 <State 503>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_3_2', Group_5/sample.c:1860) [1542]  (0 ns)
	'getelementptr' operation ('d_addr_28', Group_5/sample.c:1862) [1544]  (0 ns)
	'load' operation ('d_load_28', Group_5/sample.c:1862) on array 'd' [1545]  (1.75 ns)

 <State 504>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C4_addr_3', Group_5/sample.c:1871) [1540]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_4', Group_5/sample.c:1862 on array 'C4' [1541]  (1.75 ns)

 <State 505>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_3_5', Group_5/sample.c:1865) with incoming values : ('k_2_3_5', Group_5/sample.c:1865) [1549]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_82', Group_5/sample.c:1865) [1583]  (0 ns)
	'load' operation ('dense_15_kernel_arra_83', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_2' [1584]  (2.77 ns)

 <State 506>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_59', Group_5/sample.c:1865) on array 'A' [1564]  (1.75 ns)
	'mux' operation ('tmp_305', Group_5/sample.c:1865) [1579]  (1.83 ns)

 <State 507>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1585]  (3.66 ns)

 <State 508>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1585]  (3.66 ns)

 <State 509>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1585]  (3.66 ns)

 <State 510>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1585]  (3.66 ns)

 <State 511>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_5', Group_5/sample.c:1869) [1585]  (3.66 ns)

 <State 512>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1586]  (3.29 ns)

 <State 513>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1586]  (3.29 ns)

 <State 514>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1586]  (3.29 ns)

 <State 515>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1586]  (3.29 ns)

 <State 516>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1586]  (3.29 ns)

 <State 517>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1586]  (3.29 ns)

 <State 518>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1586]  (3.29 ns)

 <State 519>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_5', Group_5/sample.c:1869) [1586]  (3.29 ns)

 <State 520>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_3_3', Group_5/sample.c:1860) [1592]  (0 ns)
	'getelementptr' operation ('d_addr_30', Group_5/sample.c:1862) [1594]  (0 ns)
	'load' operation ('d_load_30', Group_5/sample.c:1862) on array 'd' [1595]  (1.75 ns)

 <State 521>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C5_addr_3', Group_5/sample.c:1871) [1590]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_5', Group_5/sample.c:1862 on array 'C5' [1591]  (1.75 ns)

 <State 522>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_3_6', Group_5/sample.c:1865) with incoming values : ('k_2_3_6', Group_5/sample.c:1865) [1599]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_84', Group_5/sample.c:1865) [1633]  (0 ns)
	'load' operation ('dense_15_kernel_arra_85', Group_5/sample.c:1865) on array 'dense_15_kernel_arra_1' [1634]  (2.77 ns)

 <State 523>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_61', Group_5/sample.c:1865) on array 'A' [1614]  (1.75 ns)
	'mux' operation ('tmp_307', Group_5/sample.c:1865) [1629]  (1.83 ns)

 <State 524>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [1635]  (3.66 ns)

 <State 525>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [1635]  (3.66 ns)

 <State 526>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [1635]  (3.66 ns)

 <State 527>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [1635]  (3.66 ns)

 <State 528>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_6', Group_5/sample.c:1869) [1635]  (3.66 ns)

 <State 529>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1636]  (3.29 ns)

 <State 530>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1636]  (3.29 ns)

 <State 531>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1636]  (3.29 ns)

 <State 532>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1636]  (3.29 ns)

 <State 533>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1636]  (3.29 ns)

 <State 534>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1636]  (3.29 ns)

 <State 535>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1636]  (3.29 ns)

 <State 536>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_6', Group_5/sample.c:1869) [1636]  (3.29 ns)

 <State 537>: 1.75ns
The critical path consists of the following:
	'or' operation ('j_14_3_4', Group_5/sample.c:1860) [1642]  (0 ns)
	'getelementptr' operation ('d_addr_31', Group_5/sample.c:1862) [1644]  (0 ns)
	'load' operation ('d_load_31', Group_5/sample.c:1862) on array 'd' [1645]  (1.75 ns)

 <State 538>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C6_addr_3', Group_5/sample.c:1871) [1640]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_6', Group_5/sample.c:1862 on array 'C6' [1641]  (1.75 ns)

 <State 539>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k_3_7', Group_5/sample.c:1865) with incoming values : ('k_2_3_7', Group_5/sample.c:1865) [1649]  (0 ns)
	'getelementptr' operation ('dense_15_kernel_arra_86', Group_5/sample.c:1865) [1683]  (0 ns)
	'load' operation ('dense_15_kernel_arra_87', Group_5/sample.c:1865) on array 'dense_15_kernel_arra' [1684]  (2.77 ns)

 <State 540>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_load_62', Group_5/sample.c:1865) on array 'A' [1664]  (1.75 ns)
	'mux' operation ('tmp_308', Group_5/sample.c:1865) [1679]  (1.83 ns)

 <State 541>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [1685]  (3.66 ns)

 <State 542>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [1685]  (3.66 ns)

 <State 543>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [1685]  (3.66 ns)

 <State 544>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [1685]  (3.66 ns)

 <State 545>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3_7', Group_5/sample.c:1869) [1685]  (3.66 ns)

 <State 546>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1686]  (3.29 ns)

 <State 547>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1686]  (3.29 ns)

 <State 548>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1686]  (3.29 ns)

 <State 549>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1686]  (3.29 ns)

 <State 550>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1686]  (3.29 ns)

 <State 551>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1686]  (3.29 ns)

 <State 552>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1686]  (3.29 ns)

 <State 553>: 3.29ns
The critical path consists of the following:
	'fadd' operation ('sum_1_3_7', Group_5/sample.c:1869) [1686]  (3.29 ns)

 <State 554>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('C7_addr_3', Group_5/sample.c:1871) [1690]  (0 ns)
	'store' operation (Group_5/sample.c:1871) of variable 'sum1_3_7', Group_5/sample.c:1862 on array 'C7' [1691]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
