$date
	Mon Mar 17 09:28:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module DUT $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 3 ( carry [2:0] $end
$var wire 4 ) Sum [3:0] $end
$var wire 1 " Cout $end
$scope module Fa0 $end
$var wire 1 * Cout $end
$var wire 1 + Sum $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % cin $end
$upscope $end
$scope module Fa1 $end
$var wire 1 . Cout $end
$var wire 1 / Sum $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 cin $end
$upscope $end
$scope module Fa2 $end
$var wire 1 3 Cout $end
$var wire 1 4 Sum $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 7 cin $end
$upscope $end
$scope module Fa3 $end
$var wire 1 " Cout $end
$var wire 1 8 Sum $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; cin $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0;
0:
09
08
07
06
05
04
03
02
11
00
1/
0.
0-
1,
1+
0*
b11 )
b0 (
b10 '
b1 &
0%
b10 $
b1 #
0"
b11 !
$end
#10000
1"
1;
13
12
1/
08
b101 (
1*
b11 !
b11 )
1+
1-
01
16
1:
15
1%
b1101 $
b1101 '
b101 #
b101 &
#20000
1"
08
1;
13
17
04
0/
b111 (
1.
b0 !
b0 )
0+
06
0:
10
19
0%
b1 $
b1 '
b1111 #
b1111 &
#30000
1"
02
08
0*
1;
0/
b110 (
13
b1 !
b1 )
1+
0-
11
16
0,
05
1%
b110 $
b110 '
b1010 #
b1010 &
#40000
