design_tb_sim2_axi4stream_vip_0_0_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_0_0/sim/design_tb_sim2_axi4stream_vip_0_0_pkg.sv,incdir="$ref_dir/../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"incdir="../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"
design_tb_sim2_axi4stream_vip_0_0.sv,systemverilog,xil_defaultlib,../../../bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_0_0/sim/design_tb_sim2_axi4stream_vip_0_0.sv,incdir="$ref_dir/../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"incdir="../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"
design_tb_sim2_axi4stream_vip_1_0_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_1_0/sim/design_tb_sim2_axi4stream_vip_1_0_pkg.sv,incdir="$ref_dir/../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"incdir="../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"
design_tb_sim2_axi4stream_vip_1_0.sv,systemverilog,xil_defaultlib,../../../bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_1_0/sim/design_tb_sim2_axi4stream_vip_1_0.sv,incdir="$ref_dir/../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"incdir="../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"
design_tb_sim2_axis_ema_0_0.v,verilog,xil_defaultlib,../../../bd/design_tb_sim2/ip/design_tb_sim2_axis_ema_0_0/sim/design_tb_sim2_axis_ema_0_0.v,incdir="$ref_dir/../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"incdir="../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"
design_tb_sim2.v,verilog,xil_defaultlib,../../../bd/design_tb_sim2/sim/design_tb_sim2.v,incdir="$ref_dir/../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"incdir="../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
