// Seed: 1506081468
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri0 id_5
);
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7
);
  module_0(
      id_2, id_5, id_0, id_5, id_6, id_4
  );
  wire id_9;
  always @(posedge 1) begin
    assume #1  (1);
  end
  wire id_10;
endmodule
