<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_xcvr_native_a10_191/sim/altera_xcvr_native_a10_functions_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="altera_xcvr_native_a10_functions_h" />
 <file
   path="altera_xcvr_native_a10_191/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_191/sim/mentor/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_191/sim/twentynm_pcs.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/twentynm_pma.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/twentynm_xcvr_native.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/mentor/twentynm_pcs.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_191/sim/mentor/twentynm_pma.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_191/sim/mentor/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_191/sim/mentor/twentynm_xcvr_native.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_191/sim/a10_avmm_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/alt_xcvr_native_pipe_retry.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/alt_xcvr_native_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/alt_xcvr_native_prbs_accum.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/alt_xcvr_native_odi_accel.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/alt_xcvr_native_rcfg_arb.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/altera_xcvr_native_pcie_dfe_params_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/pcie_mgmt_commands_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/pcie_mgmt_functions_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/pcie_mgmt_program.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/pcie_mgmt_cpu.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/pcie_mgmt_master.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/altera_xcvr_native_pcie_dfe_ip.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/plain_files.txt"
   type="OTHER"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/mentor_files.txt"
   type="OTHER"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/cadence_files.txt"
   type="OTHER"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/synopsys_files.txt"
   type="OTHER"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/aldec_files.txt"
   type="OTHER"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/pcie_altera_xcvr_native_a10_191_vtbxjmi.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_xcvr_native_a10_191/sim/alt_xcvr_native_rcfg_opt_logic_vtbxjmi.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_191" />
 <file
   path="altera_pcie_a10_hip_2011/sim/pcie_altera_pcie_a10_hip_altera_xcvr_native_a10_2011_nqkigkq.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011"
   hasInlineConfiguration="true" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/mentor/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_fpll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_fpll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/altera_xcvr_fpll_a10.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/mentor/altera_xcvr_fpll_a10.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_fpll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/a10_avmm_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/alt_xcvr_native_avmm_nf.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/mentor/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_fpll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/mentor/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_fpll_a10_191"
   simulator="modelsim" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/plain_files.txt"
   type="OTHER"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/mentor_files.txt"
   type="OTHER"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/cadence_files.txt"
   type="OTHER"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/synopsys_files.txt"
   type="OTHER"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_xcvr_fpll_a10_191/sim/aldec_files.txt"
   type="OTHER"
   library="altera_xcvr_fpll_a10_191" />
 <file
   path="altera_pcie_a10_hip_2011/sim/pcie_altera_pcie_a10_hip_altera_xcvr_fpll_a10_2011_dxkofyy.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011"
   hasInlineConfiguration="true" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_a10_hip_pllnphy_2011_tyey65q.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_a10_hip_pipen1b_2011_tyey65q.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/pcie_altera_pcie_a10_hip_2011_tyey65q.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_sc_bitsync.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_reset_delay_sync.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_rs_a10_hip.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/skp_det_g3.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_monitor_a10_dlhip_sim.sv"
   type="SYSTEM_VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_tlp_inspector_a10.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_tlp_inspector_cseb_a10.sv"
   type="SYSTEM_VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_tlp_inspector_monitor_a10.sv"
   type="SYSTEM_VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_tlp_inspector_trigger_a10.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_tlp_inspector_pcsig_drive_a10.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_a10_gbfifo.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_scfifo_a10.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcie_a10_scfifo_ext.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpcierd_hip_rs.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_a2p_addrtrans.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_a2p_fixtrans.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_a2p_vartrans.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_app.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_clksync.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_control_register.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_cr_avalon.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_cr_interrupt.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_cr_rp.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_cfg_status.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_cr_mailbox.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_p2a_addrtrans.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_rx.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_rx_cntrl.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_fifo.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_rxm_adapter.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_rx_resp.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_tx.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_tx_cntrl.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_txavl_cntrl.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="altera_pcie_a10_hip_2011/sim/altpciexpav128_txresp_cntrl.v"
   type="VERILOG"
   library="altera_pcie_a10_hip_2011" />
 <file
   path="sim/pcie.v"
   type="VERILOG"
   library="pcie"
   hasInlineConfiguration="true" />
 <topLevel name="pcie.pcie" />
 <deviceFamily name="cyclone10gx" />
 <device name="10CX220YF780E5G" />
</simPackage>
