$date
	Thu Apr 27 01:00:30 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module single_port_ram_tb $end
$var reg 8 ! data [7:0] $end
$var reg 6 " addr [5:0] $end
$var reg 1 # we $end
$var reg 1 $ clk $end
$var wire 1 % q [7] $end
$var wire 1 & q [6] $end
$var wire 1 ' q [5] $end
$var wire 1 ( q [4] $end
$var wire 1 ) q [3] $end
$var wire 1 * q [2] $end
$var wire 1 + q [1] $end
$var wire 1 , q [0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b0 "
1#
1$
x,
x+
x*
x)
x(
x'
x&
x%
$end
#5
0$
#10
b10 !
b1 "
1$
#15
0$
#20
b11 !
b10 "
1$
#25
0$
#30
b0 "
0#
1$
1,
0+
0*
0)
0(
0'
0&
0%
#35
0$
#40
b1 "
1$
0,
1+
#45
0$
#50
b10 "
1$
1,
#55
0$
#60
b100 !
b1 "
1#
1$
#65
0$
#70
0#
1$
0,
0+
1*
#75
0$
#80
b11 "
1$
x,
x+
x*
x)
x(
x'
x&
x%
#85
0$
