

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17'
================================================================
* Date:           Sat Nov 19 14:52:08 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.861 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4102|     4102|  41.020 us|  41.020 us|  4102|  4102|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_243_16_VITIS_LOOP_244_17  |     4100|     4100|         6|          1|          1|  4096|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      95|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     253|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     253|     281|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U96  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U97  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  18|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln243_1_fu_205_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln243_fu_179_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln244_fu_257_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter5_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln243_fu_173_p2               |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln244_fu_191_p2               |      icmp|   0|  0|  11|           7|           8|
    |select_ln250_1_fu_211_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln250_fu_197_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  95|          54|          39|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten27_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |i_fu_80                                 |   9|          2|    7|         14|
    |indvar_flatten27_fu_84                  |   9|          2|   13|         26|
    |j_fu_76                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   56|        112|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_80                           |   7|   0|    7|          0|
    |indvar_flatten27_fu_84            |  13|   0|   13|          0|
    |j_fu_76                           |   7|   0|    7|          0|
    |reg_file_2_0_addr_reg_323         |  11|   0|   11|          0|
    |reg_file_2_1_addr_reg_329         |  11|   0|   11|          0|
    |trunc_ln250_1_reg_335             |   1|   0|    1|          0|
    |reg_file_2_0_addr_reg_323         |  64|  32|   11|          0|
    |reg_file_2_1_addr_reg_329         |  64|  32|   11|          0|
    |trunc_ln250_1_reg_335             |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 253|  96|   84|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|grp_fu_232_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|grp_fu_232_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|grp_fu_232_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|grp_fu_232_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17|  return value|
|reg_file_6_1_address0  |  out|   11|   ap_memory|                                          reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|                                          reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|                                          reg_file_6_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|                                          reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|                                          reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|                                          reg_file_6_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|                                          reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|                                          reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|                                          reg_file_2_0|         array|
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+

