library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Dec2_4En is
	port(input : in std_logic_vector(1 downto 0);
		 output : out std_logic_vector(3 downto 0));
end Dec2_4En

architecture Behavioral of Dec2_4En is
begin 
	case input is
	when "00" =>
		output <= "0001";
	when "01" =>
		output <= "0010";
	when "10" =>
		output <= "0100";
	when others =>
		output <= "1000";
	end case;
end Behavioral;
		