// Seed: 2313225354
module module_0;
  bit id_1, id_2 = -1, id_3;
  always_comb id_1 <= -1;
  assign id_2 = -1;
  wire id_4;
  reg  id_5;
  reg id_6, id_7 = id_1;
  initial id_3 <= id_6 ? 1 : -1;
  assign id_1 = -1;
  always begin : LABEL_0
    begin : LABEL_0
      id_5 <= -1'b0;
    end
    begin : LABEL_0
      begin : LABEL_0
        id_5 = id_1;
      end
    end
  end
  parameter id_8 = id_8;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  uwire id_3;
  tri1  id_4 = -1;
  always id_3 = -1;
  always
    if (id_2) id_1 = -1'h0;
    else id_1 = -1 == id_3;
  supply1 id_5 = id_4, id_6;
  wire id_7;
  module_0 modCall_1 ();
  assign id_3 = -1'b0;
endmodule
