{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 02:39:32 2018 " "Info: Processing started: Sat Jan 06 02:39:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off temp -c temp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off temp -c temp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "temp.vhd 2 1 " "Warning: Using design file temp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp-temp_arch " "Info: Found design unit 1: temp-temp_arch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 temp " "Info: Found entity 1: temp" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "temp " "Info: Elaborating entity \"temp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dreset temp.vhd(20) " "Warning (10492): VHDL Process Statement warning at temp.vhd(20): signal \"dreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din temp.vhd(22) " "Warning (10492): VHDL Process Statement warning at temp.vhd(22): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s temp.vhd(17) " "Warning (10631): VHDL Process Statement warning at temp.vhd(17): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[0\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[1\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[2\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[3\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[4\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[5\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[6\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[7\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "s\[0\] " "Warning: Latch s\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "s\[1\] " "Warning: Latch s\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "s\[2\] " "Warning: Latch s\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "s\[3\] " "Warning: Latch s\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "s\[4\] " "Warning: Latch s\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "s\[5\] " "Warning: Latch s\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "s\[6\] " "Warning: Latch s\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "s\[7\] " "Warning: Latch s\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 02:39:34 2018 " "Info: Processing ended: Sat Jan 06 02:39:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
