module t_ff (
  input  wire clk,
  input  wire rst,
  input  wire t,
  output reg  q
);

always @(posedge clk or negedge rst) begin
  if (!rst)
    q <= 1'b0;
  else if (t)
    q <= ~q;
end

endmodule
