{
    "DESIGN_NAME": "openframe_project_wrapper",
    "VHDL_FILES": [
        "dir::openframe_pkg.vhd",
        "dir::openframe_project_wrapper.vhd"
    ],
    "VERILOG_FILES_BLACKBOX": [
        "dir::../nx/runs/golden/final/pnl/e.pnl.v"
    ],
    "EXTRA_LEFS": [
        "dir::../nx/runs/golden/final/lef/e.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../nx/runs/golden/final/gds/e.gds"
    ],
    "EXTRA_LIBS": [
        "dir::../nx/runs/golden/final/lib/nom_tt_025C_1v80/e__nom_tt_025C_1v80.lib"
    ],
    "EXTRA_SPEFS": [
	"e",
	"dir::../nx/runs/golden/final/spef/min/e.min.spef",
	"dir::../nx/runs/golden/final/spef/max/e.max.spef",
	"dir::../nx/runs/golden/final/spef/nom/e.nom.spef"
    ],
    "BASE_SDC": "dir::base_user_project_wrapper.sdc",
    "CLOCK_PERIOD": 34,
    "CLOCK_PORT": "gpio_in[0]",
    "CLOCK_NET": "gpio_in[0], gpio_in[2]",
    "MAX_TRANSITION_CONSTRAINT": 0.5,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 1,
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "RUN_CTS": 0,
    "FP_PDN_ENABLE_RAILS": 1,
    "GRT_REPAIR_ANTENNAS": 1,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "RUN_FILL_INSERTION": 1,
    "RUN_TAP_DECAP_INSERTION": 1,
    "FP_PDN_VPITCH": 40,
    "FP_PDN_HPITCH": 40,
    "FP_PDN_VOFFSET": 18.43,
    "FP_PDN_HOFFSET": 22.83,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 20,
    "FP_PDN_CORE_RING_HWIDTH": 20,
    "FP_PDN_CORE_RING_VOFFSET": -4,
    "FP_PDN_CORE_RING_HOFFSET": -4,
    "FP_PDN_CORE_RING_VSPACING": 2.4,
    "FP_PDN_CORE_RING_HSPACING": 2.4,
    "FP_PDN_VWIDTH": 6.4,
    "FP_PDN_HWIDTH": 6.4,
    "FP_PDN_HSPACING": 3.2,
    "FP_PDN_VSPACING": 3.2,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "DIE_AREA": "0 0 3166.63 4766.630",
    "CORE_AREA": "40 40 3126.63 4726.63",
    "RUN_IRDROP_REPORT": 0,
    "FP_PDN_CFG": "dir::pdn_cfg.tcl",
    "FP_DEF_TEMPLATE": "dir::fixed_dont_change/openframe_project_wrapper.def",
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "FP_PDN_MACRO_HOOKS": [
	    "nx      vccd1 vssd1 vccd1 vssd1"],

    "RUN_LINTER": 0,
    "RUN_LVS": 0,
    "MAGIC_DEF_LABELS": 0
}
