URL: http://trantor.cse.psu.edu/~yuchen/pub/ASICowen.ps
Refering-URL: http://www.cse.psu.edu/~yuchen/
Root-URL: http://www.cse.psu.edu
Title: Dynamic Circuit Synthesis using the Owens Tool Set  
Author: Mary Jane Irwin, Rita Yu Chen 
Affiliation: Department of Computer Science and Engineering The Pennsylvania State University  
Abstract: This paper overviews the Owens CAD tool set developed at Penn State University and illustrates its ability to synthesize dynamic CMOS circuits. The CAD system includes: a cell compiler with transistor sizing and I/O direction annotation; a simulation tool based on the switch-level logic model; tools for multi-level logic optimization; and tools for format conversion which establish a connection with the netlist specification, truth tables, Boolean equations and VHDL. The Owens tool set is able to implement various CMOS structures such as static gates, dynamic gates and transmission gates. In particular, since it supports transistor sizing, it creates an efficient design environment for dynamic circuit implementation and optimization. To show this feature, this paper illustrates the application of the Owens tool set to the design of zipper CMOS adders and manchester carry chain adders which are typical dynamic circuits. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> R.M. Owens and M.J. Irwin. </author> <title> An Overview of the Penn State Design System. </title> <booktitle> Proc. of 24th DAC, </booktitle> <pages> pages 516-522, </pages> <month> July </month> <year> 1987 </year>
Reference: [2] <author> J.A. Beekman, R.M. Owens and M.J. Irwin. </author> <title> Mesh Arrays and LOGICIAN: A Tool for Their Efficient Generation. </title> <booktitle> Proc. of 24th DAC, </booktitle> <pages> pages 357-362, </pages> <month> July </month> <year> 1987 </year>
Reference: [3] <author> S.Levitan, R.M. Owens and M.J. Irwin. </author> <title> A VLSI CAD System for VHDL. </title> <booktitle> Proc. of the 1989 Colorado Microelectronics Conference, </booktitle> <month> March </month> <year> 1989 </year>
Reference: [4] <author> S. Levitan, A. Martello, R.M. Owens and M.J. Irwin. </author> <title> Using VHDL as a Language for Synthesis of CMOS VLSI Circuits. </title> <booktitle> Proc. of the 1989 Symp. on VHDL, </booktitle> <pages> pages 331-346, </pages> <month> June </month> <year> 1989 </year>
Reference: [5] <institution> Owens Tool Set Manual - PSU Tools Release 6. </institution>
Reference: [6] <author> S. </author> <title> Kim CMOS VLSI Layout Synthesis for Circuit Performance. </title> <type> Ph.D Dissertation, </type> <institution> Penn State University, </institution> <month> August </month> <year> 1992 </year>
Reference: [7] <author> T. </author> <title> Hwang Communication Complexity Based Multilevel Logic Synthesis. </title> <type> Ph.D Dissertation, </type> <institution> Penn State University, </institution> <month> December </month> <year> 1990 </year>
Reference: [8] <author> L.K. </author> <title> Rhodes Behavioral Extraction and Timing Analysis of Digital Circuits via Reverse Synthesis. </title> <type> Ph.D Dissertation, </type> <institution> Penn State University, </institution> <month> December </month> <year> 1991 </year>
Reference: [9] <author> P. </author> <type> Hou Mid-level Hardware Synthesis Ph.D Dissertation, </type> <institution> Penn State University, </institution> <month> May </month> <year> 1991 </year>
Reference: [10] <author> C.M. Lee and E.W.Szeto. </author> <title> Zipper CMOS. </title> <journal> IEEE Circuits and Systems Magazine, </journal> <pages> pages 10-16, </pages> <month> May </month> <year> 1986 </year>
Reference: [11] <author> J. Rabaey. </author> <title> Digital Integrated Circuits: A Design Perspective. </title> <publisher> Prentice Hall, </publisher> <year> 1996 </year>
Reference: [12] <author> N. Weste and K. Eshraghian. </author> <title> Principles of CMOS VLSI Design: </title>
References-found: 12

