{"vcs1":{"timestamp_begin":1727638910.585270823, "rt":2.77, "ut":1.05, "st":0.60}}
{"vcselab":{"timestamp_begin":1727638913.439539090, "rt":1.27, "ut":0.25, "st":0.06}}
{"link":{"timestamp_begin":1727638914.794970172, "rt":0.60, "ut":0.34, "st":0.45}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727638909.972305109}
{"VCS_COMP_START_TIME": 1727638909.972305109}
{"VCS_COMP_END_TIME": 1727638922.355475461}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353556}}
{"stitch_vcselab": {"peak_mem": 225800}}
