# EYRC'22 Swatchhta Bot

- ## Task - 1
_Objective_: To understand Verilog HDL basics and design methodologies. 

- ## Task - 2

_Objective_: To study ADC, UART communication protocol, and path planning algorithm. 
  - [Task 2C](Task%202/Task%202C) : Path Planning
  Problem Statement : Find the shortest path between two nodes in the arena using any path planning algorithm.
  ![](https://lh4.googleusercontent.com/r6UFOHhcKxqok5h9F76prWv4ka6pO9_IBsquvMwHqHvV47mwfFyMLeXcT8rXrxDPKue76E80GVJtkgfOD4QKaacMPKgM1WiJZUpY5-pHEzZbqaoswvT9_CLsYQXkX8cp2hwzgEOFH0q-2UyzsfXWhJL_0I38_UtgSOApf6xiGvXtO6l6yWWPOHUkEA)
  
  We used the A* algorithm for solving this problem.
