// Seed: 3145004035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  tri  id_5;
  wire id_6;
  assign id_2 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always_ff @(posedge 1 or 1) id_10 <= id_3[1'b0] > id_4;
  module_0 modCall_1 (
      id_20,
      id_12,
      id_20,
      id_4
  );
  id_21(
      .id_0(1),
      .id_1(id_20),
      .id_2({id_15, id_4}),
      .id_3(1'b0),
      .id_4(1),
      .id_5(!id_2),
      .id_6(id_3),
      .id_7("" <= 1),
      .id_8(id_16),
      .id_9(id_18),
      .id_10(1)
  );
  wire id_22;
  wire id_23;
  and primCall (
      id_4, id_1, id_12, id_10, id_7, id_15, id_20, id_19, id_16, id_11, id_5, id_8, id_3
  );
endmodule
