// system_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 17.0 602

`timescale 1 ps / 1 ps
module system_mm_interconnect_0 (
		input  wire        pll_0_outclk0_clk,                             //                           pll_0_outclk0.clk
		input  wire        cpu0_reset_reset_bridge_in_reset_reset,        //        cpu0_reset_reset_bridge_in_reset.reset
		input  wire        cpu1_reset_reset_bridge_in_reset_reset,        //        cpu1_reset_reset_bridge_in_reset.reset
		input  wire        shared_mem_reset1_reset_bridge_in_reset_reset, // shared_mem_reset1_reset_bridge_in_reset.reset
		input  wire [14:0] cpu0_data_master_address,                      //                        cpu0_data_master.address
		output wire        cpu0_data_master_waitrequest,                  //                                        .waitrequest
		input  wire [3:0]  cpu0_data_master_byteenable,                   //                                        .byteenable
		input  wire        cpu0_data_master_read,                         //                                        .read
		output wire [31:0] cpu0_data_master_readdata,                     //                                        .readdata
		output wire        cpu0_data_master_readdatavalid,                //                                        .readdatavalid
		input  wire        cpu0_data_master_write,                        //                                        .write
		input  wire [31:0] cpu0_data_master_writedata,                    //                                        .writedata
		input  wire        cpu0_data_master_debugaccess,                  //                                        .debugaccess
		input  wire [14:0] cpu0_instruction_master_address,               //                 cpu0_instruction_master.address
		output wire        cpu0_instruction_master_waitrequest,           //                                        .waitrequest
		input  wire        cpu0_instruction_master_read,                  //                                        .read
		output wire [31:0] cpu0_instruction_master_readdata,              //                                        .readdata
		output wire        cpu0_instruction_master_readdatavalid,         //                                        .readdatavalid
		input  wire [14:0] cpu1_data_master_address,                      //                        cpu1_data_master.address
		output wire        cpu1_data_master_waitrequest,                  //                                        .waitrequest
		input  wire [3:0]  cpu1_data_master_byteenable,                   //                                        .byteenable
		input  wire        cpu1_data_master_read,                         //                                        .read
		output wire [31:0] cpu1_data_master_readdata,                     //                                        .readdata
		output wire        cpu1_data_master_readdatavalid,                //                                        .readdatavalid
		input  wire        cpu1_data_master_write,                        //                                        .write
		input  wire [31:0] cpu1_data_master_writedata,                    //                                        .writedata
		input  wire        cpu1_data_master_debugaccess,                  //                                        .debugaccess
		input  wire [14:0] cpu1_instruction_master_address,               //                 cpu1_instruction_master.address
		output wire        cpu1_instruction_master_waitrequest,           //                                        .waitrequest
		input  wire        cpu1_instruction_master_read,                  //                                        .read
		output wire [31:0] cpu1_instruction_master_readdata,              //                                        .readdata
		output wire        cpu1_instruction_master_readdatavalid,         //                                        .readdatavalid
		output wire [8:0]  cpu0_debug_mem_slave_address,                  //                    cpu0_debug_mem_slave.address
		output wire        cpu0_debug_mem_slave_write,                    //                                        .write
		output wire        cpu0_debug_mem_slave_read,                     //                                        .read
		input  wire [31:0] cpu0_debug_mem_slave_readdata,                 //                                        .readdata
		output wire [31:0] cpu0_debug_mem_slave_writedata,                //                                        .writedata
		output wire [3:0]  cpu0_debug_mem_slave_byteenable,               //                                        .byteenable
		input  wire        cpu0_debug_mem_slave_waitrequest,              //                                        .waitrequest
		output wire        cpu0_debug_mem_slave_debugaccess,              //                                        .debugaccess
		output wire [0:0]  cpu0_jtag_uart_avalon_jtag_slave_address,      //        cpu0_jtag_uart_avalon_jtag_slave.address
		output wire        cpu0_jtag_uart_avalon_jtag_slave_write,        //                                        .write
		output wire        cpu0_jtag_uart_avalon_jtag_slave_read,         //                                        .read
		input  wire [31:0] cpu0_jtag_uart_avalon_jtag_slave_readdata,     //                                        .readdata
		output wire [31:0] cpu0_jtag_uart_avalon_jtag_slave_writedata,    //                                        .writedata
		input  wire        cpu0_jtag_uart_avalon_jtag_slave_waitrequest,  //                                        .waitrequest
		output wire        cpu0_jtag_uart_avalon_jtag_slave_chipselect,   //                                        .chipselect
		output wire [10:0] cpu0_ocm_s1_address,                           //                             cpu0_ocm_s1.address
		output wire        cpu0_ocm_s1_write,                             //                                        .write
		input  wire [31:0] cpu0_ocm_s1_readdata,                          //                                        .readdata
		output wire [31:0] cpu0_ocm_s1_writedata,                         //                                        .writedata
		output wire [3:0]  cpu0_ocm_s1_byteenable,                        //                                        .byteenable
		output wire        cpu0_ocm_s1_chipselect,                        //                                        .chipselect
		output wire        cpu0_ocm_s1_clken,                             //                                        .clken
		output wire [8:0]  cpu1_debug_mem_slave_address,                  //                    cpu1_debug_mem_slave.address
		output wire        cpu1_debug_mem_slave_write,                    //                                        .write
		output wire        cpu1_debug_mem_slave_read,                     //                                        .read
		input  wire [31:0] cpu1_debug_mem_slave_readdata,                 //                                        .readdata
		output wire [31:0] cpu1_debug_mem_slave_writedata,                //                                        .writedata
		output wire [3:0]  cpu1_debug_mem_slave_byteenable,               //                                        .byteenable
		input  wire        cpu1_debug_mem_slave_waitrequest,              //                                        .waitrequest
		output wire        cpu1_debug_mem_slave_debugaccess,              //                                        .debugaccess
		output wire [0:0]  cpu1_jtag_uart_avalon_jtag_slave_address,      //        cpu1_jtag_uart_avalon_jtag_slave.address
		output wire        cpu1_jtag_uart_avalon_jtag_slave_write,        //                                        .write
		output wire        cpu1_jtag_uart_avalon_jtag_slave_read,         //                                        .read
		input  wire [31:0] cpu1_jtag_uart_avalon_jtag_slave_readdata,     //                                        .readdata
		output wire [31:0] cpu1_jtag_uart_avalon_jtag_slave_writedata,    //                                        .writedata
		input  wire        cpu1_jtag_uart_avalon_jtag_slave_waitrequest,  //                                        .waitrequest
		output wire        cpu1_jtag_uart_avalon_jtag_slave_chipselect,   //                                        .chipselect
		output wire [10:0] cpu1_ocm_s1_address,                           //                             cpu1_ocm_s1.address
		output wire        cpu1_ocm_s1_write,                             //                                        .write
		input  wire [31:0] cpu1_ocm_s1_readdata,                          //                                        .readdata
		output wire [31:0] cpu1_ocm_s1_writedata,                         //                                        .writedata
		output wire [3:0]  cpu1_ocm_s1_byteenable,                        //                                        .byteenable
		output wire        cpu1_ocm_s1_chipselect,                        //                                        .chipselect
		output wire        cpu1_ocm_s1_clken,                             //                                        .clken
		output wire [7:0]  datagen_bus_address,                           //                             datagen_bus.address
		output wire        datagen_bus_write,                             //                                        .write
		output wire        datagen_bus_read,                              //                                        .read
		input  wire [31:0] datagen_bus_readdata,                          //                                        .readdata
		output wire [31:0] datagen_bus_writedata,                         //                                        .writedata
		input  wire        datagen_bus_waitrequest,                       //                                        .waitrequest
		output wire [0:0]  mutex_s1_address,                              //                                mutex_s1.address
		output wire        mutex_s1_write,                                //                                        .write
		output wire        mutex_s1_read,                                 //                                        .read
		input  wire [31:0] mutex_s1_readdata,                             //                                        .readdata
		output wire [31:0] mutex_s1_writedata,                            //                                        .writedata
		output wire        mutex_s1_chipselect,                           //                                        .chipselect
		output wire [6:0]  shared_mem_s1_address,                         //                           shared_mem_s1.address
		output wire        shared_mem_s1_write,                           //                                        .write
		input  wire [63:0] shared_mem_s1_readdata,                        //                                        .readdata
		output wire [63:0] shared_mem_s1_writedata,                       //                                        .writedata
		output wire [7:0]  shared_mem_s1_byteenable,                      //                                        .byteenable
		output wire        shared_mem_s1_chipselect,                      //                                        .chipselect
		output wire        shared_mem_s1_clken,                           //                                        .clken
		output wire [6:0]  shared_mem_s2_address,                         //                           shared_mem_s2.address
		output wire        shared_mem_s2_write,                           //                                        .write
		input  wire [63:0] shared_mem_s2_readdata,                        //                                        .readdata
		output wire [63:0] shared_mem_s2_writedata,                       //                                        .writedata
		output wire [7:0]  shared_mem_s2_byteenable,                      //                                        .byteenable
		output wire        shared_mem_s2_chipselect,                      //                                        .chipselect
		output wire        shared_mem_s2_clken                            //                                        .clken
	);

	wire          cpu0_data_master_translator_avalon_universal_master_0_waitrequest;          // cpu0_data_master_agent:av_waitrequest -> cpu0_data_master_translator:uav_waitrequest
	wire   [31:0] cpu0_data_master_translator_avalon_universal_master_0_readdata;             // cpu0_data_master_agent:av_readdata -> cpu0_data_master_translator:uav_readdata
	wire          cpu0_data_master_translator_avalon_universal_master_0_debugaccess;          // cpu0_data_master_translator:uav_debugaccess -> cpu0_data_master_agent:av_debugaccess
	wire   [14:0] cpu0_data_master_translator_avalon_universal_master_0_address;              // cpu0_data_master_translator:uav_address -> cpu0_data_master_agent:av_address
	wire          cpu0_data_master_translator_avalon_universal_master_0_read;                 // cpu0_data_master_translator:uav_read -> cpu0_data_master_agent:av_read
	wire    [3:0] cpu0_data_master_translator_avalon_universal_master_0_byteenable;           // cpu0_data_master_translator:uav_byteenable -> cpu0_data_master_agent:av_byteenable
	wire          cpu0_data_master_translator_avalon_universal_master_0_readdatavalid;        // cpu0_data_master_agent:av_readdatavalid -> cpu0_data_master_translator:uav_readdatavalid
	wire          cpu0_data_master_translator_avalon_universal_master_0_lock;                 // cpu0_data_master_translator:uav_lock -> cpu0_data_master_agent:av_lock
	wire          cpu0_data_master_translator_avalon_universal_master_0_write;                // cpu0_data_master_translator:uav_write -> cpu0_data_master_agent:av_write
	wire   [31:0] cpu0_data_master_translator_avalon_universal_master_0_writedata;            // cpu0_data_master_translator:uav_writedata -> cpu0_data_master_agent:av_writedata
	wire    [2:0] cpu0_data_master_translator_avalon_universal_master_0_burstcount;           // cpu0_data_master_translator:uav_burstcount -> cpu0_data_master_agent:av_burstcount
	wire          cpu0_instruction_master_translator_avalon_universal_master_0_waitrequest;   // cpu0_instruction_master_agent:av_waitrequest -> cpu0_instruction_master_translator:uav_waitrequest
	wire   [31:0] cpu0_instruction_master_translator_avalon_universal_master_0_readdata;      // cpu0_instruction_master_agent:av_readdata -> cpu0_instruction_master_translator:uav_readdata
	wire          cpu0_instruction_master_translator_avalon_universal_master_0_debugaccess;   // cpu0_instruction_master_translator:uav_debugaccess -> cpu0_instruction_master_agent:av_debugaccess
	wire   [14:0] cpu0_instruction_master_translator_avalon_universal_master_0_address;       // cpu0_instruction_master_translator:uav_address -> cpu0_instruction_master_agent:av_address
	wire          cpu0_instruction_master_translator_avalon_universal_master_0_read;          // cpu0_instruction_master_translator:uav_read -> cpu0_instruction_master_agent:av_read
	wire    [3:0] cpu0_instruction_master_translator_avalon_universal_master_0_byteenable;    // cpu0_instruction_master_translator:uav_byteenable -> cpu0_instruction_master_agent:av_byteenable
	wire          cpu0_instruction_master_translator_avalon_universal_master_0_readdatavalid; // cpu0_instruction_master_agent:av_readdatavalid -> cpu0_instruction_master_translator:uav_readdatavalid
	wire          cpu0_instruction_master_translator_avalon_universal_master_0_lock;          // cpu0_instruction_master_translator:uav_lock -> cpu0_instruction_master_agent:av_lock
	wire          cpu0_instruction_master_translator_avalon_universal_master_0_write;         // cpu0_instruction_master_translator:uav_write -> cpu0_instruction_master_agent:av_write
	wire   [31:0] cpu0_instruction_master_translator_avalon_universal_master_0_writedata;     // cpu0_instruction_master_translator:uav_writedata -> cpu0_instruction_master_agent:av_writedata
	wire    [2:0] cpu0_instruction_master_translator_avalon_universal_master_0_burstcount;    // cpu0_instruction_master_translator:uav_burstcount -> cpu0_instruction_master_agent:av_burstcount
	wire          cpu1_data_master_translator_avalon_universal_master_0_waitrequest;          // cpu1_data_master_agent:av_waitrequest -> cpu1_data_master_translator:uav_waitrequest
	wire   [31:0] cpu1_data_master_translator_avalon_universal_master_0_readdata;             // cpu1_data_master_agent:av_readdata -> cpu1_data_master_translator:uav_readdata
	wire          cpu1_data_master_translator_avalon_universal_master_0_debugaccess;          // cpu1_data_master_translator:uav_debugaccess -> cpu1_data_master_agent:av_debugaccess
	wire   [14:0] cpu1_data_master_translator_avalon_universal_master_0_address;              // cpu1_data_master_translator:uav_address -> cpu1_data_master_agent:av_address
	wire          cpu1_data_master_translator_avalon_universal_master_0_read;                 // cpu1_data_master_translator:uav_read -> cpu1_data_master_agent:av_read
	wire    [3:0] cpu1_data_master_translator_avalon_universal_master_0_byteenable;           // cpu1_data_master_translator:uav_byteenable -> cpu1_data_master_agent:av_byteenable
	wire          cpu1_data_master_translator_avalon_universal_master_0_readdatavalid;        // cpu1_data_master_agent:av_readdatavalid -> cpu1_data_master_translator:uav_readdatavalid
	wire          cpu1_data_master_translator_avalon_universal_master_0_lock;                 // cpu1_data_master_translator:uav_lock -> cpu1_data_master_agent:av_lock
	wire          cpu1_data_master_translator_avalon_universal_master_0_write;                // cpu1_data_master_translator:uav_write -> cpu1_data_master_agent:av_write
	wire   [31:0] cpu1_data_master_translator_avalon_universal_master_0_writedata;            // cpu1_data_master_translator:uav_writedata -> cpu1_data_master_agent:av_writedata
	wire    [2:0] cpu1_data_master_translator_avalon_universal_master_0_burstcount;           // cpu1_data_master_translator:uav_burstcount -> cpu1_data_master_agent:av_burstcount
	wire          cpu1_instruction_master_translator_avalon_universal_master_0_waitrequest;   // cpu1_instruction_master_agent:av_waitrequest -> cpu1_instruction_master_translator:uav_waitrequest
	wire   [31:0] cpu1_instruction_master_translator_avalon_universal_master_0_readdata;      // cpu1_instruction_master_agent:av_readdata -> cpu1_instruction_master_translator:uav_readdata
	wire          cpu1_instruction_master_translator_avalon_universal_master_0_debugaccess;   // cpu1_instruction_master_translator:uav_debugaccess -> cpu1_instruction_master_agent:av_debugaccess
	wire   [14:0] cpu1_instruction_master_translator_avalon_universal_master_0_address;       // cpu1_instruction_master_translator:uav_address -> cpu1_instruction_master_agent:av_address
	wire          cpu1_instruction_master_translator_avalon_universal_master_0_read;          // cpu1_instruction_master_translator:uav_read -> cpu1_instruction_master_agent:av_read
	wire    [3:0] cpu1_instruction_master_translator_avalon_universal_master_0_byteenable;    // cpu1_instruction_master_translator:uav_byteenable -> cpu1_instruction_master_agent:av_byteenable
	wire          cpu1_instruction_master_translator_avalon_universal_master_0_readdatavalid; // cpu1_instruction_master_agent:av_readdatavalid -> cpu1_instruction_master_translator:uav_readdatavalid
	wire          cpu1_instruction_master_translator_avalon_universal_master_0_lock;          // cpu1_instruction_master_translator:uav_lock -> cpu1_instruction_master_agent:av_lock
	wire          cpu1_instruction_master_translator_avalon_universal_master_0_write;         // cpu1_instruction_master_translator:uav_write -> cpu1_instruction_master_agent:av_write
	wire   [31:0] cpu1_instruction_master_translator_avalon_universal_master_0_writedata;     // cpu1_instruction_master_translator:uav_writedata -> cpu1_instruction_master_agent:av_writedata
	wire    [2:0] cpu1_instruction_master_translator_avalon_universal_master_0_burstcount;    // cpu1_instruction_master_translator:uav_burstcount -> cpu1_instruction_master_agent:av_burstcount
	wire   [31:0] cpu0_jtag_uart_avalon_jtag_slave_agent_m0_readdata;                         // cpu0_jtag_uart_avalon_jtag_slave_translator:uav_readdata -> cpu0_jtag_uart_avalon_jtag_slave_agent:m0_readdata
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_m0_waitrequest;                      // cpu0_jtag_uart_avalon_jtag_slave_translator:uav_waitrequest -> cpu0_jtag_uart_avalon_jtag_slave_agent:m0_waitrequest
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_m0_debugaccess;                      // cpu0_jtag_uart_avalon_jtag_slave_agent:m0_debugaccess -> cpu0_jtag_uart_avalon_jtag_slave_translator:uav_debugaccess
	wire   [14:0] cpu0_jtag_uart_avalon_jtag_slave_agent_m0_address;                          // cpu0_jtag_uart_avalon_jtag_slave_agent:m0_address -> cpu0_jtag_uart_avalon_jtag_slave_translator:uav_address
	wire    [3:0] cpu0_jtag_uart_avalon_jtag_slave_agent_m0_byteenable;                       // cpu0_jtag_uart_avalon_jtag_slave_agent:m0_byteenable -> cpu0_jtag_uart_avalon_jtag_slave_translator:uav_byteenable
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_m0_read;                             // cpu0_jtag_uart_avalon_jtag_slave_agent:m0_read -> cpu0_jtag_uart_avalon_jtag_slave_translator:uav_read
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid;                    // cpu0_jtag_uart_avalon_jtag_slave_translator:uav_readdatavalid -> cpu0_jtag_uart_avalon_jtag_slave_agent:m0_readdatavalid
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_m0_lock;                             // cpu0_jtag_uart_avalon_jtag_slave_agent:m0_lock -> cpu0_jtag_uart_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] cpu0_jtag_uart_avalon_jtag_slave_agent_m0_writedata;                        // cpu0_jtag_uart_avalon_jtag_slave_agent:m0_writedata -> cpu0_jtag_uart_avalon_jtag_slave_translator:uav_writedata
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_m0_write;                            // cpu0_jtag_uart_avalon_jtag_slave_agent:m0_write -> cpu0_jtag_uart_avalon_jtag_slave_translator:uav_write
	wire    [2:0] cpu0_jtag_uart_avalon_jtag_slave_agent_m0_burstcount;                       // cpu0_jtag_uart_avalon_jtag_slave_agent:m0_burstcount -> cpu0_jtag_uart_avalon_jtag_slave_translator:uav_burstcount
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_valid;                     // cpu0_jtag_uart_avalon_jtag_slave_agent:rf_source_valid -> cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire   [94:0] cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_data;                      // cpu0_jtag_uart_avalon_jtag_slave_agent:rf_source_data -> cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_ready;                     // cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_ready -> cpu0_jtag_uart_avalon_jtag_slave_agent:rf_source_ready
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket;             // cpu0_jtag_uart_avalon_jtag_slave_agent:rf_source_startofpacket -> cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket;               // cpu0_jtag_uart_avalon_jtag_slave_agent:rf_source_endofpacket -> cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid;                  // cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_valid -> cpu0_jtag_uart_avalon_jtag_slave_agent:rf_sink_valid
	wire   [94:0] cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data;                   // cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_data -> cpu0_jtag_uart_avalon_jtag_slave_agent:rf_sink_data
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready;                  // cpu0_jtag_uart_avalon_jtag_slave_agent:rf_sink_ready -> cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;          // cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> cpu0_jtag_uart_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;            // cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> cpu0_jtag_uart_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_src_valid;                                                          // cmd_mux:src_valid -> cpu0_jtag_uart_avalon_jtag_slave_agent:cp_valid
	wire   [93:0] cmd_mux_src_data;                                                           // cmd_mux:src_data -> cpu0_jtag_uart_avalon_jtag_slave_agent:cp_data
	wire          cmd_mux_src_ready;                                                          // cpu0_jtag_uart_avalon_jtag_slave_agent:cp_ready -> cmd_mux:src_ready
	wire    [9:0] cmd_mux_src_channel;                                                        // cmd_mux:src_channel -> cpu0_jtag_uart_avalon_jtag_slave_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                                  // cmd_mux:src_startofpacket -> cpu0_jtag_uart_avalon_jtag_slave_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                    // cmd_mux:src_endofpacket -> cpu0_jtag_uart_avalon_jtag_slave_agent:cp_endofpacket
	wire   [31:0] cpu0_debug_mem_slave_agent_m0_readdata;                                     // cpu0_debug_mem_slave_translator:uav_readdata -> cpu0_debug_mem_slave_agent:m0_readdata
	wire          cpu0_debug_mem_slave_agent_m0_waitrequest;                                  // cpu0_debug_mem_slave_translator:uav_waitrequest -> cpu0_debug_mem_slave_agent:m0_waitrequest
	wire          cpu0_debug_mem_slave_agent_m0_debugaccess;                                  // cpu0_debug_mem_slave_agent:m0_debugaccess -> cpu0_debug_mem_slave_translator:uav_debugaccess
	wire   [14:0] cpu0_debug_mem_slave_agent_m0_address;                                      // cpu0_debug_mem_slave_agent:m0_address -> cpu0_debug_mem_slave_translator:uav_address
	wire    [3:0] cpu0_debug_mem_slave_agent_m0_byteenable;                                   // cpu0_debug_mem_slave_agent:m0_byteenable -> cpu0_debug_mem_slave_translator:uav_byteenable
	wire          cpu0_debug_mem_slave_agent_m0_read;                                         // cpu0_debug_mem_slave_agent:m0_read -> cpu0_debug_mem_slave_translator:uav_read
	wire          cpu0_debug_mem_slave_agent_m0_readdatavalid;                                // cpu0_debug_mem_slave_translator:uav_readdatavalid -> cpu0_debug_mem_slave_agent:m0_readdatavalid
	wire          cpu0_debug_mem_slave_agent_m0_lock;                                         // cpu0_debug_mem_slave_agent:m0_lock -> cpu0_debug_mem_slave_translator:uav_lock
	wire   [31:0] cpu0_debug_mem_slave_agent_m0_writedata;                                    // cpu0_debug_mem_slave_agent:m0_writedata -> cpu0_debug_mem_slave_translator:uav_writedata
	wire          cpu0_debug_mem_slave_agent_m0_write;                                        // cpu0_debug_mem_slave_agent:m0_write -> cpu0_debug_mem_slave_translator:uav_write
	wire    [2:0] cpu0_debug_mem_slave_agent_m0_burstcount;                                   // cpu0_debug_mem_slave_agent:m0_burstcount -> cpu0_debug_mem_slave_translator:uav_burstcount
	wire          cpu0_debug_mem_slave_agent_rf_source_valid;                                 // cpu0_debug_mem_slave_agent:rf_source_valid -> cpu0_debug_mem_slave_agent_rsp_fifo:in_valid
	wire   [94:0] cpu0_debug_mem_slave_agent_rf_source_data;                                  // cpu0_debug_mem_slave_agent:rf_source_data -> cpu0_debug_mem_slave_agent_rsp_fifo:in_data
	wire          cpu0_debug_mem_slave_agent_rf_source_ready;                                 // cpu0_debug_mem_slave_agent_rsp_fifo:in_ready -> cpu0_debug_mem_slave_agent:rf_source_ready
	wire          cpu0_debug_mem_slave_agent_rf_source_startofpacket;                         // cpu0_debug_mem_slave_agent:rf_source_startofpacket -> cpu0_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire          cpu0_debug_mem_slave_agent_rf_source_endofpacket;                           // cpu0_debug_mem_slave_agent:rf_source_endofpacket -> cpu0_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire          cpu0_debug_mem_slave_agent_rsp_fifo_out_valid;                              // cpu0_debug_mem_slave_agent_rsp_fifo:out_valid -> cpu0_debug_mem_slave_agent:rf_sink_valid
	wire   [94:0] cpu0_debug_mem_slave_agent_rsp_fifo_out_data;                               // cpu0_debug_mem_slave_agent_rsp_fifo:out_data -> cpu0_debug_mem_slave_agent:rf_sink_data
	wire          cpu0_debug_mem_slave_agent_rsp_fifo_out_ready;                              // cpu0_debug_mem_slave_agent:rf_sink_ready -> cpu0_debug_mem_slave_agent_rsp_fifo:out_ready
	wire          cpu0_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // cpu0_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> cpu0_debug_mem_slave_agent:rf_sink_startofpacket
	wire          cpu0_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // cpu0_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> cpu0_debug_mem_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                      // cmd_mux_001:src_valid -> cpu0_debug_mem_slave_agent:cp_valid
	wire   [93:0] cmd_mux_001_src_data;                                                       // cmd_mux_001:src_data -> cpu0_debug_mem_slave_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                      // cpu0_debug_mem_slave_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [9:0] cmd_mux_001_src_channel;                                                    // cmd_mux_001:src_channel -> cpu0_debug_mem_slave_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                              // cmd_mux_001:src_startofpacket -> cpu0_debug_mem_slave_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                // cmd_mux_001:src_endofpacket -> cpu0_debug_mem_slave_agent:cp_endofpacket
	wire   [31:0] cpu0_ocm_s1_agent_m0_readdata;                                              // cpu0_ocm_s1_translator:uav_readdata -> cpu0_ocm_s1_agent:m0_readdata
	wire          cpu0_ocm_s1_agent_m0_waitrequest;                                           // cpu0_ocm_s1_translator:uav_waitrequest -> cpu0_ocm_s1_agent:m0_waitrequest
	wire          cpu0_ocm_s1_agent_m0_debugaccess;                                           // cpu0_ocm_s1_agent:m0_debugaccess -> cpu0_ocm_s1_translator:uav_debugaccess
	wire   [14:0] cpu0_ocm_s1_agent_m0_address;                                               // cpu0_ocm_s1_agent:m0_address -> cpu0_ocm_s1_translator:uav_address
	wire    [3:0] cpu0_ocm_s1_agent_m0_byteenable;                                            // cpu0_ocm_s1_agent:m0_byteenable -> cpu0_ocm_s1_translator:uav_byteenable
	wire          cpu0_ocm_s1_agent_m0_read;                                                  // cpu0_ocm_s1_agent:m0_read -> cpu0_ocm_s1_translator:uav_read
	wire          cpu0_ocm_s1_agent_m0_readdatavalid;                                         // cpu0_ocm_s1_translator:uav_readdatavalid -> cpu0_ocm_s1_agent:m0_readdatavalid
	wire          cpu0_ocm_s1_agent_m0_lock;                                                  // cpu0_ocm_s1_agent:m0_lock -> cpu0_ocm_s1_translator:uav_lock
	wire   [31:0] cpu0_ocm_s1_agent_m0_writedata;                                             // cpu0_ocm_s1_agent:m0_writedata -> cpu0_ocm_s1_translator:uav_writedata
	wire          cpu0_ocm_s1_agent_m0_write;                                                 // cpu0_ocm_s1_agent:m0_write -> cpu0_ocm_s1_translator:uav_write
	wire    [2:0] cpu0_ocm_s1_agent_m0_burstcount;                                            // cpu0_ocm_s1_agent:m0_burstcount -> cpu0_ocm_s1_translator:uav_burstcount
	wire          cpu0_ocm_s1_agent_rf_source_valid;                                          // cpu0_ocm_s1_agent:rf_source_valid -> cpu0_ocm_s1_agent_rsp_fifo:in_valid
	wire   [94:0] cpu0_ocm_s1_agent_rf_source_data;                                           // cpu0_ocm_s1_agent:rf_source_data -> cpu0_ocm_s1_agent_rsp_fifo:in_data
	wire          cpu0_ocm_s1_agent_rf_source_ready;                                          // cpu0_ocm_s1_agent_rsp_fifo:in_ready -> cpu0_ocm_s1_agent:rf_source_ready
	wire          cpu0_ocm_s1_agent_rf_source_startofpacket;                                  // cpu0_ocm_s1_agent:rf_source_startofpacket -> cpu0_ocm_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu0_ocm_s1_agent_rf_source_endofpacket;                                    // cpu0_ocm_s1_agent:rf_source_endofpacket -> cpu0_ocm_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu0_ocm_s1_agent_rsp_fifo_out_valid;                                       // cpu0_ocm_s1_agent_rsp_fifo:out_valid -> cpu0_ocm_s1_agent:rf_sink_valid
	wire   [94:0] cpu0_ocm_s1_agent_rsp_fifo_out_data;                                        // cpu0_ocm_s1_agent_rsp_fifo:out_data -> cpu0_ocm_s1_agent:rf_sink_data
	wire          cpu0_ocm_s1_agent_rsp_fifo_out_ready;                                       // cpu0_ocm_s1_agent:rf_sink_ready -> cpu0_ocm_s1_agent_rsp_fifo:out_ready
	wire          cpu0_ocm_s1_agent_rsp_fifo_out_startofpacket;                               // cpu0_ocm_s1_agent_rsp_fifo:out_startofpacket -> cpu0_ocm_s1_agent:rf_sink_startofpacket
	wire          cpu0_ocm_s1_agent_rsp_fifo_out_endofpacket;                                 // cpu0_ocm_s1_agent_rsp_fifo:out_endofpacket -> cpu0_ocm_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_002_src_valid;                                                      // cmd_mux_002:src_valid -> cpu0_ocm_s1_agent:cp_valid
	wire   [93:0] cmd_mux_002_src_data;                                                       // cmd_mux_002:src_data -> cpu0_ocm_s1_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                      // cpu0_ocm_s1_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [9:0] cmd_mux_002_src_channel;                                                    // cmd_mux_002:src_channel -> cpu0_ocm_s1_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                              // cmd_mux_002:src_startofpacket -> cpu0_ocm_s1_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                // cmd_mux_002:src_endofpacket -> cpu0_ocm_s1_agent:cp_endofpacket
	wire   [63:0] shared_mem_s1_agent_m0_readdata;                                            // shared_mem_s1_translator:uav_readdata -> shared_mem_s1_agent:m0_readdata
	wire          shared_mem_s1_agent_m0_waitrequest;                                         // shared_mem_s1_translator:uav_waitrequest -> shared_mem_s1_agent:m0_waitrequest
	wire          shared_mem_s1_agent_m0_debugaccess;                                         // shared_mem_s1_agent:m0_debugaccess -> shared_mem_s1_translator:uav_debugaccess
	wire   [14:0] shared_mem_s1_agent_m0_address;                                             // shared_mem_s1_agent:m0_address -> shared_mem_s1_translator:uav_address
	wire    [7:0] shared_mem_s1_agent_m0_byteenable;                                          // shared_mem_s1_agent:m0_byteenable -> shared_mem_s1_translator:uav_byteenable
	wire          shared_mem_s1_agent_m0_read;                                                // shared_mem_s1_agent:m0_read -> shared_mem_s1_translator:uav_read
	wire          shared_mem_s1_agent_m0_readdatavalid;                                       // shared_mem_s1_translator:uav_readdatavalid -> shared_mem_s1_agent:m0_readdatavalid
	wire          shared_mem_s1_agent_m0_lock;                                                // shared_mem_s1_agent:m0_lock -> shared_mem_s1_translator:uav_lock
	wire   [63:0] shared_mem_s1_agent_m0_writedata;                                           // shared_mem_s1_agent:m0_writedata -> shared_mem_s1_translator:uav_writedata
	wire          shared_mem_s1_agent_m0_write;                                               // shared_mem_s1_agent:m0_write -> shared_mem_s1_translator:uav_write
	wire    [3:0] shared_mem_s1_agent_m0_burstcount;                                          // shared_mem_s1_agent:m0_burstcount -> shared_mem_s1_translator:uav_burstcount
	wire          shared_mem_s1_agent_rf_source_valid;                                        // shared_mem_s1_agent:rf_source_valid -> shared_mem_s1_agent_rsp_fifo:in_valid
	wire  [130:0] shared_mem_s1_agent_rf_source_data;                                         // shared_mem_s1_agent:rf_source_data -> shared_mem_s1_agent_rsp_fifo:in_data
	wire          shared_mem_s1_agent_rf_source_ready;                                        // shared_mem_s1_agent_rsp_fifo:in_ready -> shared_mem_s1_agent:rf_source_ready
	wire          shared_mem_s1_agent_rf_source_startofpacket;                                // shared_mem_s1_agent:rf_source_startofpacket -> shared_mem_s1_agent_rsp_fifo:in_startofpacket
	wire          shared_mem_s1_agent_rf_source_endofpacket;                                  // shared_mem_s1_agent:rf_source_endofpacket -> shared_mem_s1_agent_rsp_fifo:in_endofpacket
	wire          shared_mem_s1_agent_rsp_fifo_out_valid;                                     // shared_mem_s1_agent_rsp_fifo:out_valid -> shared_mem_s1_agent:rf_sink_valid
	wire  [130:0] shared_mem_s1_agent_rsp_fifo_out_data;                                      // shared_mem_s1_agent_rsp_fifo:out_data -> shared_mem_s1_agent:rf_sink_data
	wire          shared_mem_s1_agent_rsp_fifo_out_ready;                                     // shared_mem_s1_agent:rf_sink_ready -> shared_mem_s1_agent_rsp_fifo:out_ready
	wire          shared_mem_s1_agent_rsp_fifo_out_startofpacket;                             // shared_mem_s1_agent_rsp_fifo:out_startofpacket -> shared_mem_s1_agent:rf_sink_startofpacket
	wire          shared_mem_s1_agent_rsp_fifo_out_endofpacket;                               // shared_mem_s1_agent_rsp_fifo:out_endofpacket -> shared_mem_s1_agent:rf_sink_endofpacket
	wire   [31:0] mutex_s1_agent_m0_readdata;                                                 // mutex_s1_translator:uav_readdata -> mutex_s1_agent:m0_readdata
	wire          mutex_s1_agent_m0_waitrequest;                                              // mutex_s1_translator:uav_waitrequest -> mutex_s1_agent:m0_waitrequest
	wire          mutex_s1_agent_m0_debugaccess;                                              // mutex_s1_agent:m0_debugaccess -> mutex_s1_translator:uav_debugaccess
	wire   [14:0] mutex_s1_agent_m0_address;                                                  // mutex_s1_agent:m0_address -> mutex_s1_translator:uav_address
	wire    [3:0] mutex_s1_agent_m0_byteenable;                                               // mutex_s1_agent:m0_byteenable -> mutex_s1_translator:uav_byteenable
	wire          mutex_s1_agent_m0_read;                                                     // mutex_s1_agent:m0_read -> mutex_s1_translator:uav_read
	wire          mutex_s1_agent_m0_readdatavalid;                                            // mutex_s1_translator:uav_readdatavalid -> mutex_s1_agent:m0_readdatavalid
	wire          mutex_s1_agent_m0_lock;                                                     // mutex_s1_agent:m0_lock -> mutex_s1_translator:uav_lock
	wire   [31:0] mutex_s1_agent_m0_writedata;                                                // mutex_s1_agent:m0_writedata -> mutex_s1_translator:uav_writedata
	wire          mutex_s1_agent_m0_write;                                                    // mutex_s1_agent:m0_write -> mutex_s1_translator:uav_write
	wire    [2:0] mutex_s1_agent_m0_burstcount;                                               // mutex_s1_agent:m0_burstcount -> mutex_s1_translator:uav_burstcount
	wire          mutex_s1_agent_rf_source_valid;                                             // mutex_s1_agent:rf_source_valid -> mutex_s1_agent_rsp_fifo:in_valid
	wire   [94:0] mutex_s1_agent_rf_source_data;                                              // mutex_s1_agent:rf_source_data -> mutex_s1_agent_rsp_fifo:in_data
	wire          mutex_s1_agent_rf_source_ready;                                             // mutex_s1_agent_rsp_fifo:in_ready -> mutex_s1_agent:rf_source_ready
	wire          mutex_s1_agent_rf_source_startofpacket;                                     // mutex_s1_agent:rf_source_startofpacket -> mutex_s1_agent_rsp_fifo:in_startofpacket
	wire          mutex_s1_agent_rf_source_endofpacket;                                       // mutex_s1_agent:rf_source_endofpacket -> mutex_s1_agent_rsp_fifo:in_endofpacket
	wire          mutex_s1_agent_rsp_fifo_out_valid;                                          // mutex_s1_agent_rsp_fifo:out_valid -> mutex_s1_agent:rf_sink_valid
	wire   [94:0] mutex_s1_agent_rsp_fifo_out_data;                                           // mutex_s1_agent_rsp_fifo:out_data -> mutex_s1_agent:rf_sink_data
	wire          mutex_s1_agent_rsp_fifo_out_ready;                                          // mutex_s1_agent:rf_sink_ready -> mutex_s1_agent_rsp_fifo:out_ready
	wire          mutex_s1_agent_rsp_fifo_out_startofpacket;                                  // mutex_s1_agent_rsp_fifo:out_startofpacket -> mutex_s1_agent:rf_sink_startofpacket
	wire          mutex_s1_agent_rsp_fifo_out_endofpacket;                                    // mutex_s1_agent_rsp_fifo:out_endofpacket -> mutex_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_004_src_valid;                                                      // cmd_mux_004:src_valid -> mutex_s1_agent:cp_valid
	wire   [93:0] cmd_mux_004_src_data;                                                       // cmd_mux_004:src_data -> mutex_s1_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                      // mutex_s1_agent:cp_ready -> cmd_mux_004:src_ready
	wire    [9:0] cmd_mux_004_src_channel;                                                    // cmd_mux_004:src_channel -> mutex_s1_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                              // cmd_mux_004:src_startofpacket -> mutex_s1_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                // cmd_mux_004:src_endofpacket -> mutex_s1_agent:cp_endofpacket
	wire   [31:0] cpu1_jtag_uart_avalon_jtag_slave_agent_m0_readdata;                         // cpu1_jtag_uart_avalon_jtag_slave_translator:uav_readdata -> cpu1_jtag_uart_avalon_jtag_slave_agent:m0_readdata
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_m0_waitrequest;                      // cpu1_jtag_uart_avalon_jtag_slave_translator:uav_waitrequest -> cpu1_jtag_uart_avalon_jtag_slave_agent:m0_waitrequest
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_m0_debugaccess;                      // cpu1_jtag_uart_avalon_jtag_slave_agent:m0_debugaccess -> cpu1_jtag_uart_avalon_jtag_slave_translator:uav_debugaccess
	wire   [14:0] cpu1_jtag_uart_avalon_jtag_slave_agent_m0_address;                          // cpu1_jtag_uart_avalon_jtag_slave_agent:m0_address -> cpu1_jtag_uart_avalon_jtag_slave_translator:uav_address
	wire    [3:0] cpu1_jtag_uart_avalon_jtag_slave_agent_m0_byteenable;                       // cpu1_jtag_uart_avalon_jtag_slave_agent:m0_byteenable -> cpu1_jtag_uart_avalon_jtag_slave_translator:uav_byteenable
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_m0_read;                             // cpu1_jtag_uart_avalon_jtag_slave_agent:m0_read -> cpu1_jtag_uart_avalon_jtag_slave_translator:uav_read
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid;                    // cpu1_jtag_uart_avalon_jtag_slave_translator:uav_readdatavalid -> cpu1_jtag_uart_avalon_jtag_slave_agent:m0_readdatavalid
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_m0_lock;                             // cpu1_jtag_uart_avalon_jtag_slave_agent:m0_lock -> cpu1_jtag_uart_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] cpu1_jtag_uart_avalon_jtag_slave_agent_m0_writedata;                        // cpu1_jtag_uart_avalon_jtag_slave_agent:m0_writedata -> cpu1_jtag_uart_avalon_jtag_slave_translator:uav_writedata
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_m0_write;                            // cpu1_jtag_uart_avalon_jtag_slave_agent:m0_write -> cpu1_jtag_uart_avalon_jtag_slave_translator:uav_write
	wire    [2:0] cpu1_jtag_uart_avalon_jtag_slave_agent_m0_burstcount;                       // cpu1_jtag_uart_avalon_jtag_slave_agent:m0_burstcount -> cpu1_jtag_uart_avalon_jtag_slave_translator:uav_burstcount
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_valid;                     // cpu1_jtag_uart_avalon_jtag_slave_agent:rf_source_valid -> cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire   [94:0] cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_data;                      // cpu1_jtag_uart_avalon_jtag_slave_agent:rf_source_data -> cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_ready;                     // cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_ready -> cpu1_jtag_uart_avalon_jtag_slave_agent:rf_source_ready
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket;             // cpu1_jtag_uart_avalon_jtag_slave_agent:rf_source_startofpacket -> cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket;               // cpu1_jtag_uart_avalon_jtag_slave_agent:rf_source_endofpacket -> cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid;                  // cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_valid -> cpu1_jtag_uart_avalon_jtag_slave_agent:rf_sink_valid
	wire   [94:0] cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data;                   // cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_data -> cpu1_jtag_uart_avalon_jtag_slave_agent:rf_sink_data
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready;                  // cpu1_jtag_uart_avalon_jtag_slave_agent:rf_sink_ready -> cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;          // cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> cpu1_jtag_uart_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;            // cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> cpu1_jtag_uart_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_005_src_valid;                                                      // cmd_mux_005:src_valid -> cpu1_jtag_uart_avalon_jtag_slave_agent:cp_valid
	wire   [93:0] cmd_mux_005_src_data;                                                       // cmd_mux_005:src_data -> cpu1_jtag_uart_avalon_jtag_slave_agent:cp_data
	wire          cmd_mux_005_src_ready;                                                      // cpu1_jtag_uart_avalon_jtag_slave_agent:cp_ready -> cmd_mux_005:src_ready
	wire    [9:0] cmd_mux_005_src_channel;                                                    // cmd_mux_005:src_channel -> cpu1_jtag_uart_avalon_jtag_slave_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                              // cmd_mux_005:src_startofpacket -> cpu1_jtag_uart_avalon_jtag_slave_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                // cmd_mux_005:src_endofpacket -> cpu1_jtag_uart_avalon_jtag_slave_agent:cp_endofpacket
	wire   [31:0] datagen_bus_agent_m0_readdata;                                              // datagen_bus_translator:uav_readdata -> datagen_bus_agent:m0_readdata
	wire          datagen_bus_agent_m0_waitrequest;                                           // datagen_bus_translator:uav_waitrequest -> datagen_bus_agent:m0_waitrequest
	wire          datagen_bus_agent_m0_debugaccess;                                           // datagen_bus_agent:m0_debugaccess -> datagen_bus_translator:uav_debugaccess
	wire   [14:0] datagen_bus_agent_m0_address;                                               // datagen_bus_agent:m0_address -> datagen_bus_translator:uav_address
	wire    [3:0] datagen_bus_agent_m0_byteenable;                                            // datagen_bus_agent:m0_byteenable -> datagen_bus_translator:uav_byteenable
	wire          datagen_bus_agent_m0_read;                                                  // datagen_bus_agent:m0_read -> datagen_bus_translator:uav_read
	wire          datagen_bus_agent_m0_readdatavalid;                                         // datagen_bus_translator:uav_readdatavalid -> datagen_bus_agent:m0_readdatavalid
	wire          datagen_bus_agent_m0_lock;                                                  // datagen_bus_agent:m0_lock -> datagen_bus_translator:uav_lock
	wire   [31:0] datagen_bus_agent_m0_writedata;                                             // datagen_bus_agent:m0_writedata -> datagen_bus_translator:uav_writedata
	wire          datagen_bus_agent_m0_write;                                                 // datagen_bus_agent:m0_write -> datagen_bus_translator:uav_write
	wire    [2:0] datagen_bus_agent_m0_burstcount;                                            // datagen_bus_agent:m0_burstcount -> datagen_bus_translator:uav_burstcount
	wire          datagen_bus_agent_rf_source_valid;                                          // datagen_bus_agent:rf_source_valid -> datagen_bus_agent_rsp_fifo:in_valid
	wire   [94:0] datagen_bus_agent_rf_source_data;                                           // datagen_bus_agent:rf_source_data -> datagen_bus_agent_rsp_fifo:in_data
	wire          datagen_bus_agent_rf_source_ready;                                          // datagen_bus_agent_rsp_fifo:in_ready -> datagen_bus_agent:rf_source_ready
	wire          datagen_bus_agent_rf_source_startofpacket;                                  // datagen_bus_agent:rf_source_startofpacket -> datagen_bus_agent_rsp_fifo:in_startofpacket
	wire          datagen_bus_agent_rf_source_endofpacket;                                    // datagen_bus_agent:rf_source_endofpacket -> datagen_bus_agent_rsp_fifo:in_endofpacket
	wire          datagen_bus_agent_rsp_fifo_out_valid;                                       // datagen_bus_agent_rsp_fifo:out_valid -> datagen_bus_agent:rf_sink_valid
	wire   [94:0] datagen_bus_agent_rsp_fifo_out_data;                                        // datagen_bus_agent_rsp_fifo:out_data -> datagen_bus_agent:rf_sink_data
	wire          datagen_bus_agent_rsp_fifo_out_ready;                                       // datagen_bus_agent:rf_sink_ready -> datagen_bus_agent_rsp_fifo:out_ready
	wire          datagen_bus_agent_rsp_fifo_out_startofpacket;                               // datagen_bus_agent_rsp_fifo:out_startofpacket -> datagen_bus_agent:rf_sink_startofpacket
	wire          datagen_bus_agent_rsp_fifo_out_endofpacket;                                 // datagen_bus_agent_rsp_fifo:out_endofpacket -> datagen_bus_agent:rf_sink_endofpacket
	wire          cmd_mux_006_src_valid;                                                      // cmd_mux_006:src_valid -> datagen_bus_agent:cp_valid
	wire   [93:0] cmd_mux_006_src_data;                                                       // cmd_mux_006:src_data -> datagen_bus_agent:cp_data
	wire          cmd_mux_006_src_ready;                                                      // datagen_bus_agent:cp_ready -> cmd_mux_006:src_ready
	wire    [9:0] cmd_mux_006_src_channel;                                                    // cmd_mux_006:src_channel -> datagen_bus_agent:cp_channel
	wire          cmd_mux_006_src_startofpacket;                                              // cmd_mux_006:src_startofpacket -> datagen_bus_agent:cp_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                // cmd_mux_006:src_endofpacket -> datagen_bus_agent:cp_endofpacket
	wire   [31:0] cpu1_debug_mem_slave_agent_m0_readdata;                                     // cpu1_debug_mem_slave_translator:uav_readdata -> cpu1_debug_mem_slave_agent:m0_readdata
	wire          cpu1_debug_mem_slave_agent_m0_waitrequest;                                  // cpu1_debug_mem_slave_translator:uav_waitrequest -> cpu1_debug_mem_slave_agent:m0_waitrequest
	wire          cpu1_debug_mem_slave_agent_m0_debugaccess;                                  // cpu1_debug_mem_slave_agent:m0_debugaccess -> cpu1_debug_mem_slave_translator:uav_debugaccess
	wire   [14:0] cpu1_debug_mem_slave_agent_m0_address;                                      // cpu1_debug_mem_slave_agent:m0_address -> cpu1_debug_mem_slave_translator:uav_address
	wire    [3:0] cpu1_debug_mem_slave_agent_m0_byteenable;                                   // cpu1_debug_mem_slave_agent:m0_byteenable -> cpu1_debug_mem_slave_translator:uav_byteenable
	wire          cpu1_debug_mem_slave_agent_m0_read;                                         // cpu1_debug_mem_slave_agent:m0_read -> cpu1_debug_mem_slave_translator:uav_read
	wire          cpu1_debug_mem_slave_agent_m0_readdatavalid;                                // cpu1_debug_mem_slave_translator:uav_readdatavalid -> cpu1_debug_mem_slave_agent:m0_readdatavalid
	wire          cpu1_debug_mem_slave_agent_m0_lock;                                         // cpu1_debug_mem_slave_agent:m0_lock -> cpu1_debug_mem_slave_translator:uav_lock
	wire   [31:0] cpu1_debug_mem_slave_agent_m0_writedata;                                    // cpu1_debug_mem_slave_agent:m0_writedata -> cpu1_debug_mem_slave_translator:uav_writedata
	wire          cpu1_debug_mem_slave_agent_m0_write;                                        // cpu1_debug_mem_slave_agent:m0_write -> cpu1_debug_mem_slave_translator:uav_write
	wire    [2:0] cpu1_debug_mem_slave_agent_m0_burstcount;                                   // cpu1_debug_mem_slave_agent:m0_burstcount -> cpu1_debug_mem_slave_translator:uav_burstcount
	wire          cpu1_debug_mem_slave_agent_rf_source_valid;                                 // cpu1_debug_mem_slave_agent:rf_source_valid -> cpu1_debug_mem_slave_agent_rsp_fifo:in_valid
	wire   [94:0] cpu1_debug_mem_slave_agent_rf_source_data;                                  // cpu1_debug_mem_slave_agent:rf_source_data -> cpu1_debug_mem_slave_agent_rsp_fifo:in_data
	wire          cpu1_debug_mem_slave_agent_rf_source_ready;                                 // cpu1_debug_mem_slave_agent_rsp_fifo:in_ready -> cpu1_debug_mem_slave_agent:rf_source_ready
	wire          cpu1_debug_mem_slave_agent_rf_source_startofpacket;                         // cpu1_debug_mem_slave_agent:rf_source_startofpacket -> cpu1_debug_mem_slave_agent_rsp_fifo:in_startofpacket
	wire          cpu1_debug_mem_slave_agent_rf_source_endofpacket;                           // cpu1_debug_mem_slave_agent:rf_source_endofpacket -> cpu1_debug_mem_slave_agent_rsp_fifo:in_endofpacket
	wire          cpu1_debug_mem_slave_agent_rsp_fifo_out_valid;                              // cpu1_debug_mem_slave_agent_rsp_fifo:out_valid -> cpu1_debug_mem_slave_agent:rf_sink_valid
	wire   [94:0] cpu1_debug_mem_slave_agent_rsp_fifo_out_data;                               // cpu1_debug_mem_slave_agent_rsp_fifo:out_data -> cpu1_debug_mem_slave_agent:rf_sink_data
	wire          cpu1_debug_mem_slave_agent_rsp_fifo_out_ready;                              // cpu1_debug_mem_slave_agent:rf_sink_ready -> cpu1_debug_mem_slave_agent_rsp_fifo:out_ready
	wire          cpu1_debug_mem_slave_agent_rsp_fifo_out_startofpacket;                      // cpu1_debug_mem_slave_agent_rsp_fifo:out_startofpacket -> cpu1_debug_mem_slave_agent:rf_sink_startofpacket
	wire          cpu1_debug_mem_slave_agent_rsp_fifo_out_endofpacket;                        // cpu1_debug_mem_slave_agent_rsp_fifo:out_endofpacket -> cpu1_debug_mem_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_007_src_valid;                                                      // cmd_mux_007:src_valid -> cpu1_debug_mem_slave_agent:cp_valid
	wire   [93:0] cmd_mux_007_src_data;                                                       // cmd_mux_007:src_data -> cpu1_debug_mem_slave_agent:cp_data
	wire          cmd_mux_007_src_ready;                                                      // cpu1_debug_mem_slave_agent:cp_ready -> cmd_mux_007:src_ready
	wire    [9:0] cmd_mux_007_src_channel;                                                    // cmd_mux_007:src_channel -> cpu1_debug_mem_slave_agent:cp_channel
	wire          cmd_mux_007_src_startofpacket;                                              // cmd_mux_007:src_startofpacket -> cpu1_debug_mem_slave_agent:cp_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                                // cmd_mux_007:src_endofpacket -> cpu1_debug_mem_slave_agent:cp_endofpacket
	wire   [31:0] cpu1_ocm_s1_agent_m0_readdata;                                              // cpu1_ocm_s1_translator:uav_readdata -> cpu1_ocm_s1_agent:m0_readdata
	wire          cpu1_ocm_s1_agent_m0_waitrequest;                                           // cpu1_ocm_s1_translator:uav_waitrequest -> cpu1_ocm_s1_agent:m0_waitrequest
	wire          cpu1_ocm_s1_agent_m0_debugaccess;                                           // cpu1_ocm_s1_agent:m0_debugaccess -> cpu1_ocm_s1_translator:uav_debugaccess
	wire   [14:0] cpu1_ocm_s1_agent_m0_address;                                               // cpu1_ocm_s1_agent:m0_address -> cpu1_ocm_s1_translator:uav_address
	wire    [3:0] cpu1_ocm_s1_agent_m0_byteenable;                                            // cpu1_ocm_s1_agent:m0_byteenable -> cpu1_ocm_s1_translator:uav_byteenable
	wire          cpu1_ocm_s1_agent_m0_read;                                                  // cpu1_ocm_s1_agent:m0_read -> cpu1_ocm_s1_translator:uav_read
	wire          cpu1_ocm_s1_agent_m0_readdatavalid;                                         // cpu1_ocm_s1_translator:uav_readdatavalid -> cpu1_ocm_s1_agent:m0_readdatavalid
	wire          cpu1_ocm_s1_agent_m0_lock;                                                  // cpu1_ocm_s1_agent:m0_lock -> cpu1_ocm_s1_translator:uav_lock
	wire   [31:0] cpu1_ocm_s1_agent_m0_writedata;                                             // cpu1_ocm_s1_agent:m0_writedata -> cpu1_ocm_s1_translator:uav_writedata
	wire          cpu1_ocm_s1_agent_m0_write;                                                 // cpu1_ocm_s1_agent:m0_write -> cpu1_ocm_s1_translator:uav_write
	wire    [2:0] cpu1_ocm_s1_agent_m0_burstcount;                                            // cpu1_ocm_s1_agent:m0_burstcount -> cpu1_ocm_s1_translator:uav_burstcount
	wire          cpu1_ocm_s1_agent_rf_source_valid;                                          // cpu1_ocm_s1_agent:rf_source_valid -> cpu1_ocm_s1_agent_rsp_fifo:in_valid
	wire   [94:0] cpu1_ocm_s1_agent_rf_source_data;                                           // cpu1_ocm_s1_agent:rf_source_data -> cpu1_ocm_s1_agent_rsp_fifo:in_data
	wire          cpu1_ocm_s1_agent_rf_source_ready;                                          // cpu1_ocm_s1_agent_rsp_fifo:in_ready -> cpu1_ocm_s1_agent:rf_source_ready
	wire          cpu1_ocm_s1_agent_rf_source_startofpacket;                                  // cpu1_ocm_s1_agent:rf_source_startofpacket -> cpu1_ocm_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu1_ocm_s1_agent_rf_source_endofpacket;                                    // cpu1_ocm_s1_agent:rf_source_endofpacket -> cpu1_ocm_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu1_ocm_s1_agent_rsp_fifo_out_valid;                                       // cpu1_ocm_s1_agent_rsp_fifo:out_valid -> cpu1_ocm_s1_agent:rf_sink_valid
	wire   [94:0] cpu1_ocm_s1_agent_rsp_fifo_out_data;                                        // cpu1_ocm_s1_agent_rsp_fifo:out_data -> cpu1_ocm_s1_agent:rf_sink_data
	wire          cpu1_ocm_s1_agent_rsp_fifo_out_ready;                                       // cpu1_ocm_s1_agent:rf_sink_ready -> cpu1_ocm_s1_agent_rsp_fifo:out_ready
	wire          cpu1_ocm_s1_agent_rsp_fifo_out_startofpacket;                               // cpu1_ocm_s1_agent_rsp_fifo:out_startofpacket -> cpu1_ocm_s1_agent:rf_sink_startofpacket
	wire          cpu1_ocm_s1_agent_rsp_fifo_out_endofpacket;                                 // cpu1_ocm_s1_agent_rsp_fifo:out_endofpacket -> cpu1_ocm_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_008_src_valid;                                                      // cmd_mux_008:src_valid -> cpu1_ocm_s1_agent:cp_valid
	wire   [93:0] cmd_mux_008_src_data;                                                       // cmd_mux_008:src_data -> cpu1_ocm_s1_agent:cp_data
	wire          cmd_mux_008_src_ready;                                                      // cpu1_ocm_s1_agent:cp_ready -> cmd_mux_008:src_ready
	wire    [9:0] cmd_mux_008_src_channel;                                                    // cmd_mux_008:src_channel -> cpu1_ocm_s1_agent:cp_channel
	wire          cmd_mux_008_src_startofpacket;                                              // cmd_mux_008:src_startofpacket -> cpu1_ocm_s1_agent:cp_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                                // cmd_mux_008:src_endofpacket -> cpu1_ocm_s1_agent:cp_endofpacket
	wire   [63:0] shared_mem_s2_agent_m0_readdata;                                            // shared_mem_s2_translator:uav_readdata -> shared_mem_s2_agent:m0_readdata
	wire          shared_mem_s2_agent_m0_waitrequest;                                         // shared_mem_s2_translator:uav_waitrequest -> shared_mem_s2_agent:m0_waitrequest
	wire          shared_mem_s2_agent_m0_debugaccess;                                         // shared_mem_s2_agent:m0_debugaccess -> shared_mem_s2_translator:uav_debugaccess
	wire   [14:0] shared_mem_s2_agent_m0_address;                                             // shared_mem_s2_agent:m0_address -> shared_mem_s2_translator:uav_address
	wire    [7:0] shared_mem_s2_agent_m0_byteenable;                                          // shared_mem_s2_agent:m0_byteenable -> shared_mem_s2_translator:uav_byteenable
	wire          shared_mem_s2_agent_m0_read;                                                // shared_mem_s2_agent:m0_read -> shared_mem_s2_translator:uav_read
	wire          shared_mem_s2_agent_m0_readdatavalid;                                       // shared_mem_s2_translator:uav_readdatavalid -> shared_mem_s2_agent:m0_readdatavalid
	wire          shared_mem_s2_agent_m0_lock;                                                // shared_mem_s2_agent:m0_lock -> shared_mem_s2_translator:uav_lock
	wire   [63:0] shared_mem_s2_agent_m0_writedata;                                           // shared_mem_s2_agent:m0_writedata -> shared_mem_s2_translator:uav_writedata
	wire          shared_mem_s2_agent_m0_write;                                               // shared_mem_s2_agent:m0_write -> shared_mem_s2_translator:uav_write
	wire    [3:0] shared_mem_s2_agent_m0_burstcount;                                          // shared_mem_s2_agent:m0_burstcount -> shared_mem_s2_translator:uav_burstcount
	wire          shared_mem_s2_agent_rf_source_valid;                                        // shared_mem_s2_agent:rf_source_valid -> shared_mem_s2_agent_rsp_fifo:in_valid
	wire  [130:0] shared_mem_s2_agent_rf_source_data;                                         // shared_mem_s2_agent:rf_source_data -> shared_mem_s2_agent_rsp_fifo:in_data
	wire          shared_mem_s2_agent_rf_source_ready;                                        // shared_mem_s2_agent_rsp_fifo:in_ready -> shared_mem_s2_agent:rf_source_ready
	wire          shared_mem_s2_agent_rf_source_startofpacket;                                // shared_mem_s2_agent:rf_source_startofpacket -> shared_mem_s2_agent_rsp_fifo:in_startofpacket
	wire          shared_mem_s2_agent_rf_source_endofpacket;                                  // shared_mem_s2_agent:rf_source_endofpacket -> shared_mem_s2_agent_rsp_fifo:in_endofpacket
	wire          shared_mem_s2_agent_rsp_fifo_out_valid;                                     // shared_mem_s2_agent_rsp_fifo:out_valid -> shared_mem_s2_agent:rf_sink_valid
	wire  [130:0] shared_mem_s2_agent_rsp_fifo_out_data;                                      // shared_mem_s2_agent_rsp_fifo:out_data -> shared_mem_s2_agent:rf_sink_data
	wire          shared_mem_s2_agent_rsp_fifo_out_ready;                                     // shared_mem_s2_agent:rf_sink_ready -> shared_mem_s2_agent_rsp_fifo:out_ready
	wire          shared_mem_s2_agent_rsp_fifo_out_startofpacket;                             // shared_mem_s2_agent_rsp_fifo:out_startofpacket -> shared_mem_s2_agent:rf_sink_startofpacket
	wire          shared_mem_s2_agent_rsp_fifo_out_endofpacket;                               // shared_mem_s2_agent_rsp_fifo:out_endofpacket -> shared_mem_s2_agent:rf_sink_endofpacket
	wire          cpu0_data_master_agent_cp_valid;                                            // cpu0_data_master_agent:cp_valid -> router:sink_valid
	wire   [93:0] cpu0_data_master_agent_cp_data;                                             // cpu0_data_master_agent:cp_data -> router:sink_data
	wire          cpu0_data_master_agent_cp_ready;                                            // router:sink_ready -> cpu0_data_master_agent:cp_ready
	wire          cpu0_data_master_agent_cp_startofpacket;                                    // cpu0_data_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          cpu0_data_master_agent_cp_endofpacket;                                      // cpu0_data_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          cpu0_instruction_master_agent_cp_valid;                                     // cpu0_instruction_master_agent:cp_valid -> router_001:sink_valid
	wire   [93:0] cpu0_instruction_master_agent_cp_data;                                      // cpu0_instruction_master_agent:cp_data -> router_001:sink_data
	wire          cpu0_instruction_master_agent_cp_ready;                                     // router_001:sink_ready -> cpu0_instruction_master_agent:cp_ready
	wire          cpu0_instruction_master_agent_cp_startofpacket;                             // cpu0_instruction_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          cpu0_instruction_master_agent_cp_endofpacket;                               // cpu0_instruction_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          cpu1_data_master_agent_cp_valid;                                            // cpu1_data_master_agent:cp_valid -> router_002:sink_valid
	wire   [93:0] cpu1_data_master_agent_cp_data;                                             // cpu1_data_master_agent:cp_data -> router_002:sink_data
	wire          cpu1_data_master_agent_cp_ready;                                            // router_002:sink_ready -> cpu1_data_master_agent:cp_ready
	wire          cpu1_data_master_agent_cp_startofpacket;                                    // cpu1_data_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          cpu1_data_master_agent_cp_endofpacket;                                      // cpu1_data_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          cpu1_instruction_master_agent_cp_valid;                                     // cpu1_instruction_master_agent:cp_valid -> router_003:sink_valid
	wire   [93:0] cpu1_instruction_master_agent_cp_data;                                      // cpu1_instruction_master_agent:cp_data -> router_003:sink_data
	wire          cpu1_instruction_master_agent_cp_ready;                                     // router_003:sink_ready -> cpu1_instruction_master_agent:cp_ready
	wire          cpu1_instruction_master_agent_cp_startofpacket;                             // cpu1_instruction_master_agent:cp_startofpacket -> router_003:sink_startofpacket
	wire          cpu1_instruction_master_agent_cp_endofpacket;                               // cpu1_instruction_master_agent:cp_endofpacket -> router_003:sink_endofpacket
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rp_valid;                            // cpu0_jtag_uart_avalon_jtag_slave_agent:rp_valid -> router_004:sink_valid
	wire   [93:0] cpu0_jtag_uart_avalon_jtag_slave_agent_rp_data;                             // cpu0_jtag_uart_avalon_jtag_slave_agent:rp_data -> router_004:sink_data
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rp_ready;                            // router_004:sink_ready -> cpu0_jtag_uart_avalon_jtag_slave_agent:rp_ready
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rp_startofpacket;                    // cpu0_jtag_uart_avalon_jtag_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rp_endofpacket;                      // cpu0_jtag_uart_avalon_jtag_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                       // router_004:src_valid -> rsp_demux:sink_valid
	wire   [93:0] router_004_src_data;                                                        // router_004:src_data -> rsp_demux:sink_data
	wire          router_004_src_ready;                                                       // rsp_demux:sink_ready -> router_004:src_ready
	wire    [9:0] router_004_src_channel;                                                     // router_004:src_channel -> rsp_demux:sink_channel
	wire          router_004_src_startofpacket;                                               // router_004:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_004_src_endofpacket;                                                 // router_004:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          cpu0_debug_mem_slave_agent_rp_valid;                                        // cpu0_debug_mem_slave_agent:rp_valid -> router_005:sink_valid
	wire   [93:0] cpu0_debug_mem_slave_agent_rp_data;                                         // cpu0_debug_mem_slave_agent:rp_data -> router_005:sink_data
	wire          cpu0_debug_mem_slave_agent_rp_ready;                                        // router_005:sink_ready -> cpu0_debug_mem_slave_agent:rp_ready
	wire          cpu0_debug_mem_slave_agent_rp_startofpacket;                                // cpu0_debug_mem_slave_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          cpu0_debug_mem_slave_agent_rp_endofpacket;                                  // cpu0_debug_mem_slave_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                       // router_005:src_valid -> rsp_demux_001:sink_valid
	wire   [93:0] router_005_src_data;                                                        // router_005:src_data -> rsp_demux_001:sink_data
	wire          router_005_src_ready;                                                       // rsp_demux_001:sink_ready -> router_005:src_ready
	wire    [9:0] router_005_src_channel;                                                     // router_005:src_channel -> rsp_demux_001:sink_channel
	wire          router_005_src_startofpacket;                                               // router_005:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_005_src_endofpacket;                                                 // router_005:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          cpu0_ocm_s1_agent_rp_valid;                                                 // cpu0_ocm_s1_agent:rp_valid -> router_006:sink_valid
	wire   [93:0] cpu0_ocm_s1_agent_rp_data;                                                  // cpu0_ocm_s1_agent:rp_data -> router_006:sink_data
	wire          cpu0_ocm_s1_agent_rp_ready;                                                 // router_006:sink_ready -> cpu0_ocm_s1_agent:rp_ready
	wire          cpu0_ocm_s1_agent_rp_startofpacket;                                         // cpu0_ocm_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          cpu0_ocm_s1_agent_rp_endofpacket;                                           // cpu0_ocm_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                       // router_006:src_valid -> rsp_demux_002:sink_valid
	wire   [93:0] router_006_src_data;                                                        // router_006:src_data -> rsp_demux_002:sink_data
	wire          router_006_src_ready;                                                       // rsp_demux_002:sink_ready -> router_006:src_ready
	wire    [9:0] router_006_src_channel;                                                     // router_006:src_channel -> rsp_demux_002:sink_channel
	wire          router_006_src_startofpacket;                                               // router_006:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_006_src_endofpacket;                                                 // router_006:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          shared_mem_s1_agent_rp_valid;                                               // shared_mem_s1_agent:rp_valid -> router_007:sink_valid
	wire  [129:0] shared_mem_s1_agent_rp_data;                                                // shared_mem_s1_agent:rp_data -> router_007:sink_data
	wire          shared_mem_s1_agent_rp_ready;                                               // router_007:sink_ready -> shared_mem_s1_agent:rp_ready
	wire          shared_mem_s1_agent_rp_startofpacket;                                       // shared_mem_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          shared_mem_s1_agent_rp_endofpacket;                                         // shared_mem_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          mutex_s1_agent_rp_valid;                                                    // mutex_s1_agent:rp_valid -> router_008:sink_valid
	wire   [93:0] mutex_s1_agent_rp_data;                                                     // mutex_s1_agent:rp_data -> router_008:sink_data
	wire          mutex_s1_agent_rp_ready;                                                    // router_008:sink_ready -> mutex_s1_agent:rp_ready
	wire          mutex_s1_agent_rp_startofpacket;                                            // mutex_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          mutex_s1_agent_rp_endofpacket;                                              // mutex_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                       // router_008:src_valid -> rsp_demux_004:sink_valid
	wire   [93:0] router_008_src_data;                                                        // router_008:src_data -> rsp_demux_004:sink_data
	wire          router_008_src_ready;                                                       // rsp_demux_004:sink_ready -> router_008:src_ready
	wire    [9:0] router_008_src_channel;                                                     // router_008:src_channel -> rsp_demux_004:sink_channel
	wire          router_008_src_startofpacket;                                               // router_008:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_008_src_endofpacket;                                                 // router_008:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rp_valid;                            // cpu1_jtag_uart_avalon_jtag_slave_agent:rp_valid -> router_009:sink_valid
	wire   [93:0] cpu1_jtag_uart_avalon_jtag_slave_agent_rp_data;                             // cpu1_jtag_uart_avalon_jtag_slave_agent:rp_data -> router_009:sink_data
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rp_ready;                            // router_009:sink_ready -> cpu1_jtag_uart_avalon_jtag_slave_agent:rp_ready
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rp_startofpacket;                    // cpu1_jtag_uart_avalon_jtag_slave_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rp_endofpacket;                      // cpu1_jtag_uart_avalon_jtag_slave_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          router_009_src_valid;                                                       // router_009:src_valid -> rsp_demux_005:sink_valid
	wire   [93:0] router_009_src_data;                                                        // router_009:src_data -> rsp_demux_005:sink_data
	wire          router_009_src_ready;                                                       // rsp_demux_005:sink_ready -> router_009:src_ready
	wire    [9:0] router_009_src_channel;                                                     // router_009:src_channel -> rsp_demux_005:sink_channel
	wire          router_009_src_startofpacket;                                               // router_009:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_009_src_endofpacket;                                                 // router_009:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          datagen_bus_agent_rp_valid;                                                 // datagen_bus_agent:rp_valid -> router_010:sink_valid
	wire   [93:0] datagen_bus_agent_rp_data;                                                  // datagen_bus_agent:rp_data -> router_010:sink_data
	wire          datagen_bus_agent_rp_ready;                                                 // router_010:sink_ready -> datagen_bus_agent:rp_ready
	wire          datagen_bus_agent_rp_startofpacket;                                         // datagen_bus_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          datagen_bus_agent_rp_endofpacket;                                           // datagen_bus_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                                       // router_010:src_valid -> rsp_demux_006:sink_valid
	wire   [93:0] router_010_src_data;                                                        // router_010:src_data -> rsp_demux_006:sink_data
	wire          router_010_src_ready;                                                       // rsp_demux_006:sink_ready -> router_010:src_ready
	wire    [9:0] router_010_src_channel;                                                     // router_010:src_channel -> rsp_demux_006:sink_channel
	wire          router_010_src_startofpacket;                                               // router_010:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_010_src_endofpacket;                                                 // router_010:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          cpu1_debug_mem_slave_agent_rp_valid;                                        // cpu1_debug_mem_slave_agent:rp_valid -> router_011:sink_valid
	wire   [93:0] cpu1_debug_mem_slave_agent_rp_data;                                         // cpu1_debug_mem_slave_agent:rp_data -> router_011:sink_data
	wire          cpu1_debug_mem_slave_agent_rp_ready;                                        // router_011:sink_ready -> cpu1_debug_mem_slave_agent:rp_ready
	wire          cpu1_debug_mem_slave_agent_rp_startofpacket;                                // cpu1_debug_mem_slave_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          cpu1_debug_mem_slave_agent_rp_endofpacket;                                  // cpu1_debug_mem_slave_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                                       // router_011:src_valid -> rsp_demux_007:sink_valid
	wire   [93:0] router_011_src_data;                                                        // router_011:src_data -> rsp_demux_007:sink_data
	wire          router_011_src_ready;                                                       // rsp_demux_007:sink_ready -> router_011:src_ready
	wire    [9:0] router_011_src_channel;                                                     // router_011:src_channel -> rsp_demux_007:sink_channel
	wire          router_011_src_startofpacket;                                               // router_011:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_011_src_endofpacket;                                                 // router_011:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          cpu1_ocm_s1_agent_rp_valid;                                                 // cpu1_ocm_s1_agent:rp_valid -> router_012:sink_valid
	wire   [93:0] cpu1_ocm_s1_agent_rp_data;                                                  // cpu1_ocm_s1_agent:rp_data -> router_012:sink_data
	wire          cpu1_ocm_s1_agent_rp_ready;                                                 // router_012:sink_ready -> cpu1_ocm_s1_agent:rp_ready
	wire          cpu1_ocm_s1_agent_rp_startofpacket;                                         // cpu1_ocm_s1_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          cpu1_ocm_s1_agent_rp_endofpacket;                                           // cpu1_ocm_s1_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          router_012_src_valid;                                                       // router_012:src_valid -> rsp_demux_008:sink_valid
	wire   [93:0] router_012_src_data;                                                        // router_012:src_data -> rsp_demux_008:sink_data
	wire          router_012_src_ready;                                                       // rsp_demux_008:sink_ready -> router_012:src_ready
	wire    [9:0] router_012_src_channel;                                                     // router_012:src_channel -> rsp_demux_008:sink_channel
	wire          router_012_src_startofpacket;                                               // router_012:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_012_src_endofpacket;                                                 // router_012:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          shared_mem_s2_agent_rp_valid;                                               // shared_mem_s2_agent:rp_valid -> router_013:sink_valid
	wire  [129:0] shared_mem_s2_agent_rp_data;                                                // shared_mem_s2_agent:rp_data -> router_013:sink_data
	wire          shared_mem_s2_agent_rp_ready;                                               // router_013:sink_ready -> shared_mem_s2_agent:rp_ready
	wire          shared_mem_s2_agent_rp_startofpacket;                                       // shared_mem_s2_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire          shared_mem_s2_agent_rp_endofpacket;                                         // shared_mem_s2_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire          router_src_valid;                                                           // router:src_valid -> cpu0_data_master_limiter:cmd_sink_valid
	wire   [93:0] router_src_data;                                                            // router:src_data -> cpu0_data_master_limiter:cmd_sink_data
	wire          router_src_ready;                                                           // cpu0_data_master_limiter:cmd_sink_ready -> router:src_ready
	wire    [9:0] router_src_channel;                                                         // router:src_channel -> cpu0_data_master_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                   // router:src_startofpacket -> cpu0_data_master_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                     // router:src_endofpacket -> cpu0_data_master_limiter:cmd_sink_endofpacket
	wire   [93:0] cpu0_data_master_limiter_cmd_src_data;                                      // cpu0_data_master_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          cpu0_data_master_limiter_cmd_src_ready;                                     // cmd_demux:sink_ready -> cpu0_data_master_limiter:cmd_src_ready
	wire    [9:0] cpu0_data_master_limiter_cmd_src_channel;                                   // cpu0_data_master_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          cpu0_data_master_limiter_cmd_src_startofpacket;                             // cpu0_data_master_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          cpu0_data_master_limiter_cmd_src_endofpacket;                               // cpu0_data_master_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                          // rsp_mux:src_valid -> cpu0_data_master_limiter:rsp_sink_valid
	wire   [93:0] rsp_mux_src_data;                                                           // rsp_mux:src_data -> cpu0_data_master_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                          // cpu0_data_master_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [9:0] rsp_mux_src_channel;                                                        // rsp_mux:src_channel -> cpu0_data_master_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                  // rsp_mux:src_startofpacket -> cpu0_data_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                    // rsp_mux:src_endofpacket -> cpu0_data_master_limiter:rsp_sink_endofpacket
	wire          cpu0_data_master_limiter_rsp_src_valid;                                     // cpu0_data_master_limiter:rsp_src_valid -> cpu0_data_master_agent:rp_valid
	wire   [93:0] cpu0_data_master_limiter_rsp_src_data;                                      // cpu0_data_master_limiter:rsp_src_data -> cpu0_data_master_agent:rp_data
	wire          cpu0_data_master_limiter_rsp_src_ready;                                     // cpu0_data_master_agent:rp_ready -> cpu0_data_master_limiter:rsp_src_ready
	wire    [9:0] cpu0_data_master_limiter_rsp_src_channel;                                   // cpu0_data_master_limiter:rsp_src_channel -> cpu0_data_master_agent:rp_channel
	wire          cpu0_data_master_limiter_rsp_src_startofpacket;                             // cpu0_data_master_limiter:rsp_src_startofpacket -> cpu0_data_master_agent:rp_startofpacket
	wire          cpu0_data_master_limiter_rsp_src_endofpacket;                               // cpu0_data_master_limiter:rsp_src_endofpacket -> cpu0_data_master_agent:rp_endofpacket
	wire          router_001_src_valid;                                                       // router_001:src_valid -> cpu0_instruction_master_limiter:cmd_sink_valid
	wire   [93:0] router_001_src_data;                                                        // router_001:src_data -> cpu0_instruction_master_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                       // cpu0_instruction_master_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [9:0] router_001_src_channel;                                                     // router_001:src_channel -> cpu0_instruction_master_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                               // router_001:src_startofpacket -> cpu0_instruction_master_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                 // router_001:src_endofpacket -> cpu0_instruction_master_limiter:cmd_sink_endofpacket
	wire   [93:0] cpu0_instruction_master_limiter_cmd_src_data;                               // cpu0_instruction_master_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          cpu0_instruction_master_limiter_cmd_src_ready;                              // cmd_demux_001:sink_ready -> cpu0_instruction_master_limiter:cmd_src_ready
	wire    [9:0] cpu0_instruction_master_limiter_cmd_src_channel;                            // cpu0_instruction_master_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          cpu0_instruction_master_limiter_cmd_src_startofpacket;                      // cpu0_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          cpu0_instruction_master_limiter_cmd_src_endofpacket;                        // cpu0_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                      // rsp_mux_001:src_valid -> cpu0_instruction_master_limiter:rsp_sink_valid
	wire   [93:0] rsp_mux_001_src_data;                                                       // rsp_mux_001:src_data -> cpu0_instruction_master_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                      // cpu0_instruction_master_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire    [9:0] rsp_mux_001_src_channel;                                                    // rsp_mux_001:src_channel -> cpu0_instruction_master_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                              // rsp_mux_001:src_startofpacket -> cpu0_instruction_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                // rsp_mux_001:src_endofpacket -> cpu0_instruction_master_limiter:rsp_sink_endofpacket
	wire          cpu0_instruction_master_limiter_rsp_src_valid;                              // cpu0_instruction_master_limiter:rsp_src_valid -> cpu0_instruction_master_agent:rp_valid
	wire   [93:0] cpu0_instruction_master_limiter_rsp_src_data;                               // cpu0_instruction_master_limiter:rsp_src_data -> cpu0_instruction_master_agent:rp_data
	wire          cpu0_instruction_master_limiter_rsp_src_ready;                              // cpu0_instruction_master_agent:rp_ready -> cpu0_instruction_master_limiter:rsp_src_ready
	wire    [9:0] cpu0_instruction_master_limiter_rsp_src_channel;                            // cpu0_instruction_master_limiter:rsp_src_channel -> cpu0_instruction_master_agent:rp_channel
	wire          cpu0_instruction_master_limiter_rsp_src_startofpacket;                      // cpu0_instruction_master_limiter:rsp_src_startofpacket -> cpu0_instruction_master_agent:rp_startofpacket
	wire          cpu0_instruction_master_limiter_rsp_src_endofpacket;                        // cpu0_instruction_master_limiter:rsp_src_endofpacket -> cpu0_instruction_master_agent:rp_endofpacket
	wire          router_002_src_valid;                                                       // router_002:src_valid -> cpu1_data_master_limiter:cmd_sink_valid
	wire   [93:0] router_002_src_data;                                                        // router_002:src_data -> cpu1_data_master_limiter:cmd_sink_data
	wire          router_002_src_ready;                                                       // cpu1_data_master_limiter:cmd_sink_ready -> router_002:src_ready
	wire    [9:0] router_002_src_channel;                                                     // router_002:src_channel -> cpu1_data_master_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                               // router_002:src_startofpacket -> cpu1_data_master_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                                 // router_002:src_endofpacket -> cpu1_data_master_limiter:cmd_sink_endofpacket
	wire   [93:0] cpu1_data_master_limiter_cmd_src_data;                                      // cpu1_data_master_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire          cpu1_data_master_limiter_cmd_src_ready;                                     // cmd_demux_002:sink_ready -> cpu1_data_master_limiter:cmd_src_ready
	wire    [9:0] cpu1_data_master_limiter_cmd_src_channel;                                   // cpu1_data_master_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire          cpu1_data_master_limiter_cmd_src_startofpacket;                             // cpu1_data_master_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          cpu1_data_master_limiter_cmd_src_endofpacket;                               // cpu1_data_master_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                                      // rsp_mux_002:src_valid -> cpu1_data_master_limiter:rsp_sink_valid
	wire   [93:0] rsp_mux_002_src_data;                                                       // rsp_mux_002:src_data -> cpu1_data_master_limiter:rsp_sink_data
	wire          rsp_mux_002_src_ready;                                                      // cpu1_data_master_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire    [9:0] rsp_mux_002_src_channel;                                                    // rsp_mux_002:src_channel -> cpu1_data_master_limiter:rsp_sink_channel
	wire          rsp_mux_002_src_startofpacket;                                              // rsp_mux_002:src_startofpacket -> cpu1_data_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                // rsp_mux_002:src_endofpacket -> cpu1_data_master_limiter:rsp_sink_endofpacket
	wire          cpu1_data_master_limiter_rsp_src_valid;                                     // cpu1_data_master_limiter:rsp_src_valid -> cpu1_data_master_agent:rp_valid
	wire   [93:0] cpu1_data_master_limiter_rsp_src_data;                                      // cpu1_data_master_limiter:rsp_src_data -> cpu1_data_master_agent:rp_data
	wire          cpu1_data_master_limiter_rsp_src_ready;                                     // cpu1_data_master_agent:rp_ready -> cpu1_data_master_limiter:rsp_src_ready
	wire    [9:0] cpu1_data_master_limiter_rsp_src_channel;                                   // cpu1_data_master_limiter:rsp_src_channel -> cpu1_data_master_agent:rp_channel
	wire          cpu1_data_master_limiter_rsp_src_startofpacket;                             // cpu1_data_master_limiter:rsp_src_startofpacket -> cpu1_data_master_agent:rp_startofpacket
	wire          cpu1_data_master_limiter_rsp_src_endofpacket;                               // cpu1_data_master_limiter:rsp_src_endofpacket -> cpu1_data_master_agent:rp_endofpacket
	wire          router_003_src_valid;                                                       // router_003:src_valid -> cpu1_instruction_master_limiter:cmd_sink_valid
	wire   [93:0] router_003_src_data;                                                        // router_003:src_data -> cpu1_instruction_master_limiter:cmd_sink_data
	wire          router_003_src_ready;                                                       // cpu1_instruction_master_limiter:cmd_sink_ready -> router_003:src_ready
	wire    [9:0] router_003_src_channel;                                                     // router_003:src_channel -> cpu1_instruction_master_limiter:cmd_sink_channel
	wire          router_003_src_startofpacket;                                               // router_003:src_startofpacket -> cpu1_instruction_master_limiter:cmd_sink_startofpacket
	wire          router_003_src_endofpacket;                                                 // router_003:src_endofpacket -> cpu1_instruction_master_limiter:cmd_sink_endofpacket
	wire   [93:0] cpu1_instruction_master_limiter_cmd_src_data;                               // cpu1_instruction_master_limiter:cmd_src_data -> cmd_demux_003:sink_data
	wire          cpu1_instruction_master_limiter_cmd_src_ready;                              // cmd_demux_003:sink_ready -> cpu1_instruction_master_limiter:cmd_src_ready
	wire    [9:0] cpu1_instruction_master_limiter_cmd_src_channel;                            // cpu1_instruction_master_limiter:cmd_src_channel -> cmd_demux_003:sink_channel
	wire          cpu1_instruction_master_limiter_cmd_src_startofpacket;                      // cpu1_instruction_master_limiter:cmd_src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire          cpu1_instruction_master_limiter_cmd_src_endofpacket;                        // cpu1_instruction_master_limiter:cmd_src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire          rsp_mux_003_src_valid;                                                      // rsp_mux_003:src_valid -> cpu1_instruction_master_limiter:rsp_sink_valid
	wire   [93:0] rsp_mux_003_src_data;                                                       // rsp_mux_003:src_data -> cpu1_instruction_master_limiter:rsp_sink_data
	wire          rsp_mux_003_src_ready;                                                      // cpu1_instruction_master_limiter:rsp_sink_ready -> rsp_mux_003:src_ready
	wire    [9:0] rsp_mux_003_src_channel;                                                    // rsp_mux_003:src_channel -> cpu1_instruction_master_limiter:rsp_sink_channel
	wire          rsp_mux_003_src_startofpacket;                                              // rsp_mux_003:src_startofpacket -> cpu1_instruction_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_003_src_endofpacket;                                                // rsp_mux_003:src_endofpacket -> cpu1_instruction_master_limiter:rsp_sink_endofpacket
	wire          cpu1_instruction_master_limiter_rsp_src_valid;                              // cpu1_instruction_master_limiter:rsp_src_valid -> cpu1_instruction_master_agent:rp_valid
	wire   [93:0] cpu1_instruction_master_limiter_rsp_src_data;                               // cpu1_instruction_master_limiter:rsp_src_data -> cpu1_instruction_master_agent:rp_data
	wire          cpu1_instruction_master_limiter_rsp_src_ready;                              // cpu1_instruction_master_agent:rp_ready -> cpu1_instruction_master_limiter:rsp_src_ready
	wire    [9:0] cpu1_instruction_master_limiter_rsp_src_channel;                            // cpu1_instruction_master_limiter:rsp_src_channel -> cpu1_instruction_master_agent:rp_channel
	wire          cpu1_instruction_master_limiter_rsp_src_startofpacket;                      // cpu1_instruction_master_limiter:rsp_src_startofpacket -> cpu1_instruction_master_agent:rp_startofpacket
	wire          cpu1_instruction_master_limiter_rsp_src_endofpacket;                        // cpu1_instruction_master_limiter:rsp_src_endofpacket -> cpu1_instruction_master_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                                       // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire   [93:0] cmd_demux_src0_data;                                                        // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                       // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [9:0] cmd_demux_src0_channel;                                                     // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                               // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                 // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                       // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire   [93:0] cmd_demux_src1_data;                                                        // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                       // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [9:0] cmd_demux_src1_channel;                                                     // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                               // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                 // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                       // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire   [93:0] cmd_demux_src2_data;                                                        // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                       // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [9:0] cmd_demux_src2_channel;                                                     // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                               // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                 // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                                       // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire   [93:0] cmd_demux_src3_data;                                                        // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                                       // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire    [9:0] cmd_demux_src3_channel;                                                     // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                               // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                 // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                                       // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire   [93:0] cmd_demux_src4_data;                                                        // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src4_ready;                                                       // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire    [9:0] cmd_demux_src4_channel;                                                     // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src4_startofpacket;                                               // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src4_endofpacket;                                                 // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                   // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire   [93:0] cmd_demux_001_src0_data;                                                    // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                                   // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire    [9:0] cmd_demux_001_src0_channel;                                                 // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                           // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                             // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                                   // cmd_demux_001:src1_valid -> cmd_mux_001:sink1_valid
	wire   [93:0] cmd_demux_001_src1_data;                                                    // cmd_demux_001:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_001_src1_ready;                                                   // cmd_mux_001:sink1_ready -> cmd_demux_001:src1_ready
	wire    [9:0] cmd_demux_001_src1_channel;                                                 // cmd_demux_001:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                                           // cmd_demux_001:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                             // cmd_demux_001:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_001_src2_valid;                                                   // cmd_demux_001:src2_valid -> cmd_mux_002:sink1_valid
	wire   [93:0] cmd_demux_001_src2_data;                                                    // cmd_demux_001:src2_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_001_src2_ready;                                                   // cmd_mux_002:sink1_ready -> cmd_demux_001:src2_ready
	wire    [9:0] cmd_demux_001_src2_channel;                                                 // cmd_demux_001:src2_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_001_src2_startofpacket;                                           // cmd_demux_001:src2_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                             // cmd_demux_001:src2_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                                   // cmd_demux_002:src0_valid -> cmd_mux_004:sink1_valid
	wire   [93:0] cmd_demux_002_src0_data;                                                    // cmd_demux_002:src0_data -> cmd_mux_004:sink1_data
	wire          cmd_demux_002_src0_ready;                                                   // cmd_mux_004:sink1_ready -> cmd_demux_002:src0_ready
	wire    [9:0] cmd_demux_002_src0_channel;                                                 // cmd_demux_002:src0_channel -> cmd_mux_004:sink1_channel
	wire          cmd_demux_002_src0_startofpacket;                                           // cmd_demux_002:src0_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                             // cmd_demux_002:src0_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire          cmd_demux_002_src1_valid;                                                   // cmd_demux_002:src1_valid -> cmd_mux_005:sink0_valid
	wire   [93:0] cmd_demux_002_src1_data;                                                    // cmd_demux_002:src1_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_002_src1_ready;                                                   // cmd_mux_005:sink0_ready -> cmd_demux_002:src1_ready
	wire    [9:0] cmd_demux_002_src1_channel;                                                 // cmd_demux_002:src1_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_002_src1_startofpacket;                                           // cmd_demux_002:src1_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                             // cmd_demux_002:src1_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_002_src2_valid;                                                   // cmd_demux_002:src2_valid -> cmd_mux_006:sink0_valid
	wire   [93:0] cmd_demux_002_src2_data;                                                    // cmd_demux_002:src2_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_002_src2_ready;                                                   // cmd_mux_006:sink0_ready -> cmd_demux_002:src2_ready
	wire    [9:0] cmd_demux_002_src2_channel;                                                 // cmd_demux_002:src2_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_002_src2_startofpacket;                                           // cmd_demux_002:src2_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_002_src2_endofpacket;                                             // cmd_demux_002:src2_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_002_src3_valid;                                                   // cmd_demux_002:src3_valid -> cmd_mux_007:sink0_valid
	wire   [93:0] cmd_demux_002_src3_data;                                                    // cmd_demux_002:src3_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_002_src3_ready;                                                   // cmd_mux_007:sink0_ready -> cmd_demux_002:src3_ready
	wire    [9:0] cmd_demux_002_src3_channel;                                                 // cmd_demux_002:src3_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_002_src3_startofpacket;                                           // cmd_demux_002:src3_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_002_src3_endofpacket;                                             // cmd_demux_002:src3_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_002_src4_valid;                                                   // cmd_demux_002:src4_valid -> cmd_mux_008:sink0_valid
	wire   [93:0] cmd_demux_002_src4_data;                                                    // cmd_demux_002:src4_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_002_src4_ready;                                                   // cmd_mux_008:sink0_ready -> cmd_demux_002:src4_ready
	wire    [9:0] cmd_demux_002_src4_channel;                                                 // cmd_demux_002:src4_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_002_src4_startofpacket;                                           // cmd_demux_002:src4_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_002_src4_endofpacket;                                             // cmd_demux_002:src4_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_002_src5_valid;                                                   // cmd_demux_002:src5_valid -> cmd_mux_009:sink0_valid
	wire   [93:0] cmd_demux_002_src5_data;                                                    // cmd_demux_002:src5_data -> cmd_mux_009:sink0_data
	wire          cmd_demux_002_src5_ready;                                                   // cmd_mux_009:sink0_ready -> cmd_demux_002:src5_ready
	wire    [9:0] cmd_demux_002_src5_channel;                                                 // cmd_demux_002:src5_channel -> cmd_mux_009:sink0_channel
	wire          cmd_demux_002_src5_startofpacket;                                           // cmd_demux_002:src5_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          cmd_demux_002_src5_endofpacket;                                             // cmd_demux_002:src5_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          cmd_demux_003_src0_valid;                                                   // cmd_demux_003:src0_valid -> cmd_mux_005:sink1_valid
	wire   [93:0] cmd_demux_003_src0_data;                                                    // cmd_demux_003:src0_data -> cmd_mux_005:sink1_data
	wire          cmd_demux_003_src0_ready;                                                   // cmd_mux_005:sink1_ready -> cmd_demux_003:src0_ready
	wire    [9:0] cmd_demux_003_src0_channel;                                                 // cmd_demux_003:src0_channel -> cmd_mux_005:sink1_channel
	wire          cmd_demux_003_src0_startofpacket;                                           // cmd_demux_003:src0_startofpacket -> cmd_mux_005:sink1_startofpacket
	wire          cmd_demux_003_src0_endofpacket;                                             // cmd_demux_003:src0_endofpacket -> cmd_mux_005:sink1_endofpacket
	wire          cmd_demux_003_src1_valid;                                                   // cmd_demux_003:src1_valid -> cmd_mux_007:sink1_valid
	wire   [93:0] cmd_demux_003_src1_data;                                                    // cmd_demux_003:src1_data -> cmd_mux_007:sink1_data
	wire          cmd_demux_003_src1_ready;                                                   // cmd_mux_007:sink1_ready -> cmd_demux_003:src1_ready
	wire    [9:0] cmd_demux_003_src1_channel;                                                 // cmd_demux_003:src1_channel -> cmd_mux_007:sink1_channel
	wire          cmd_demux_003_src1_startofpacket;                                           // cmd_demux_003:src1_startofpacket -> cmd_mux_007:sink1_startofpacket
	wire          cmd_demux_003_src1_endofpacket;                                             // cmd_demux_003:src1_endofpacket -> cmd_mux_007:sink1_endofpacket
	wire          cmd_demux_003_src2_valid;                                                   // cmd_demux_003:src2_valid -> cmd_mux_008:sink1_valid
	wire   [93:0] cmd_demux_003_src2_data;                                                    // cmd_demux_003:src2_data -> cmd_mux_008:sink1_data
	wire          cmd_demux_003_src2_ready;                                                   // cmd_mux_008:sink1_ready -> cmd_demux_003:src2_ready
	wire    [9:0] cmd_demux_003_src2_channel;                                                 // cmd_demux_003:src2_channel -> cmd_mux_008:sink1_channel
	wire          cmd_demux_003_src2_startofpacket;                                           // cmd_demux_003:src2_startofpacket -> cmd_mux_008:sink1_startofpacket
	wire          cmd_demux_003_src2_endofpacket;                                             // cmd_demux_003:src2_endofpacket -> cmd_mux_008:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                                       // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire   [93:0] rsp_demux_src0_data;                                                        // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                       // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [9:0] rsp_demux_src0_channel;                                                     // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                               // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                 // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                       // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire   [93:0] rsp_demux_src1_data;                                                        // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                                       // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire    [9:0] rsp_demux_src1_channel;                                                     // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                               // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                 // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                   // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire   [93:0] rsp_demux_001_src0_data;                                                    // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                   // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [9:0] rsp_demux_001_src0_channel;                                                 // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                           // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                             // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                                   // rsp_demux_001:src1_valid -> rsp_mux_001:sink1_valid
	wire   [93:0] rsp_demux_001_src1_data;                                                    // rsp_demux_001:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_001_src1_ready;                                                   // rsp_mux_001:sink1_ready -> rsp_demux_001:src1_ready
	wire    [9:0] rsp_demux_001_src1_channel;                                                 // rsp_demux_001:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                                           // rsp_demux_001:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                             // rsp_demux_001:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                   // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire   [93:0] rsp_demux_002_src0_data;                                                    // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                                   // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [9:0] rsp_demux_002_src0_channel;                                                 // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                           // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                             // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                                   // rsp_demux_002:src1_valid -> rsp_mux_001:sink2_valid
	wire   [93:0] rsp_demux_002_src1_data;                                                    // rsp_demux_002:src1_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_002_src1_ready;                                                   // rsp_mux_001:sink2_ready -> rsp_demux_002:src1_ready
	wire    [9:0] rsp_demux_002_src1_channel;                                                 // rsp_demux_002:src1_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_002_src1_startofpacket;                                           // rsp_demux_002:src1_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                             // rsp_demux_002:src1_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                   // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire   [93:0] rsp_demux_003_src0_data;                                                    // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                                   // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire    [9:0] rsp_demux_003_src0_channel;                                                 // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                           // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                             // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                                   // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire   [93:0] rsp_demux_004_src0_data;                                                    // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire          rsp_demux_004_src0_ready;                                                   // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire    [9:0] rsp_demux_004_src0_channel;                                                 // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                                           // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                             // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_004_src1_valid;                                                   // rsp_demux_004:src1_valid -> rsp_mux_002:sink0_valid
	wire   [93:0] rsp_demux_004_src1_data;                                                    // rsp_demux_004:src1_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_004_src1_ready;                                                   // rsp_mux_002:sink0_ready -> rsp_demux_004:src1_ready
	wire    [9:0] rsp_demux_004_src1_channel;                                                 // rsp_demux_004:src1_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_004_src1_startofpacket;                                           // rsp_demux_004:src1_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_004_src1_endofpacket;                                             // rsp_demux_004:src1_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_005_src0_valid;                                                   // rsp_demux_005:src0_valid -> rsp_mux_002:sink1_valid
	wire   [93:0] rsp_demux_005_src0_data;                                                    // rsp_demux_005:src0_data -> rsp_mux_002:sink1_data
	wire          rsp_demux_005_src0_ready;                                                   // rsp_mux_002:sink1_ready -> rsp_demux_005:src0_ready
	wire    [9:0] rsp_demux_005_src0_channel;                                                 // rsp_demux_005:src0_channel -> rsp_mux_002:sink1_channel
	wire          rsp_demux_005_src0_startofpacket;                                           // rsp_demux_005:src0_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                             // rsp_demux_005:src0_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_005_src1_valid;                                                   // rsp_demux_005:src1_valid -> rsp_mux_003:sink0_valid
	wire   [93:0] rsp_demux_005_src1_data;                                                    // rsp_demux_005:src1_data -> rsp_mux_003:sink0_data
	wire          rsp_demux_005_src1_ready;                                                   // rsp_mux_003:sink0_ready -> rsp_demux_005:src1_ready
	wire    [9:0] rsp_demux_005_src1_channel;                                                 // rsp_demux_005:src1_channel -> rsp_mux_003:sink0_channel
	wire          rsp_demux_005_src1_startofpacket;                                           // rsp_demux_005:src1_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire          rsp_demux_005_src1_endofpacket;                                             // rsp_demux_005:src1_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire          rsp_demux_006_src0_valid;                                                   // rsp_demux_006:src0_valid -> rsp_mux_002:sink2_valid
	wire   [93:0] rsp_demux_006_src0_data;                                                    // rsp_demux_006:src0_data -> rsp_mux_002:sink2_data
	wire          rsp_demux_006_src0_ready;                                                   // rsp_mux_002:sink2_ready -> rsp_demux_006:src0_ready
	wire    [9:0] rsp_demux_006_src0_channel;                                                 // rsp_demux_006:src0_channel -> rsp_mux_002:sink2_channel
	wire          rsp_demux_006_src0_startofpacket;                                           // rsp_demux_006:src0_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                             // rsp_demux_006:src0_endofpacket -> rsp_mux_002:sink2_endofpacket
	wire          rsp_demux_007_src0_valid;                                                   // rsp_demux_007:src0_valid -> rsp_mux_002:sink3_valid
	wire   [93:0] rsp_demux_007_src0_data;                                                    // rsp_demux_007:src0_data -> rsp_mux_002:sink3_data
	wire          rsp_demux_007_src0_ready;                                                   // rsp_mux_002:sink3_ready -> rsp_demux_007:src0_ready
	wire    [9:0] rsp_demux_007_src0_channel;                                                 // rsp_demux_007:src0_channel -> rsp_mux_002:sink3_channel
	wire          rsp_demux_007_src0_startofpacket;                                           // rsp_demux_007:src0_startofpacket -> rsp_mux_002:sink3_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                             // rsp_demux_007:src0_endofpacket -> rsp_mux_002:sink3_endofpacket
	wire          rsp_demux_007_src1_valid;                                                   // rsp_demux_007:src1_valid -> rsp_mux_003:sink1_valid
	wire   [93:0] rsp_demux_007_src1_data;                                                    // rsp_demux_007:src1_data -> rsp_mux_003:sink1_data
	wire          rsp_demux_007_src1_ready;                                                   // rsp_mux_003:sink1_ready -> rsp_demux_007:src1_ready
	wire    [9:0] rsp_demux_007_src1_channel;                                                 // rsp_demux_007:src1_channel -> rsp_mux_003:sink1_channel
	wire          rsp_demux_007_src1_startofpacket;                                           // rsp_demux_007:src1_startofpacket -> rsp_mux_003:sink1_startofpacket
	wire          rsp_demux_007_src1_endofpacket;                                             // rsp_demux_007:src1_endofpacket -> rsp_mux_003:sink1_endofpacket
	wire          rsp_demux_008_src0_valid;                                                   // rsp_demux_008:src0_valid -> rsp_mux_002:sink4_valid
	wire   [93:0] rsp_demux_008_src0_data;                                                    // rsp_demux_008:src0_data -> rsp_mux_002:sink4_data
	wire          rsp_demux_008_src0_ready;                                                   // rsp_mux_002:sink4_ready -> rsp_demux_008:src0_ready
	wire    [9:0] rsp_demux_008_src0_channel;                                                 // rsp_demux_008:src0_channel -> rsp_mux_002:sink4_channel
	wire          rsp_demux_008_src0_startofpacket;                                           // rsp_demux_008:src0_startofpacket -> rsp_mux_002:sink4_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                             // rsp_demux_008:src0_endofpacket -> rsp_mux_002:sink4_endofpacket
	wire          rsp_demux_008_src1_valid;                                                   // rsp_demux_008:src1_valid -> rsp_mux_003:sink2_valid
	wire   [93:0] rsp_demux_008_src1_data;                                                    // rsp_demux_008:src1_data -> rsp_mux_003:sink2_data
	wire          rsp_demux_008_src1_ready;                                                   // rsp_mux_003:sink2_ready -> rsp_demux_008:src1_ready
	wire    [9:0] rsp_demux_008_src1_channel;                                                 // rsp_demux_008:src1_channel -> rsp_mux_003:sink2_channel
	wire          rsp_demux_008_src1_startofpacket;                                           // rsp_demux_008:src1_startofpacket -> rsp_mux_003:sink2_startofpacket
	wire          rsp_demux_008_src1_endofpacket;                                             // rsp_demux_008:src1_endofpacket -> rsp_mux_003:sink2_endofpacket
	wire          rsp_demux_009_src0_valid;                                                   // rsp_demux_009:src0_valid -> rsp_mux_002:sink5_valid
	wire   [93:0] rsp_demux_009_src0_data;                                                    // rsp_demux_009:src0_data -> rsp_mux_002:sink5_data
	wire          rsp_demux_009_src0_ready;                                                   // rsp_mux_002:sink5_ready -> rsp_demux_009:src0_ready
	wire    [9:0] rsp_demux_009_src0_channel;                                                 // rsp_demux_009:src0_channel -> rsp_mux_002:sink5_channel
	wire          rsp_demux_009_src0_startofpacket;                                           // rsp_demux_009:src0_startofpacket -> rsp_mux_002:sink5_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                                             // rsp_demux_009:src0_endofpacket -> rsp_mux_002:sink5_endofpacket
	wire          cmd_mux_003_src_valid;                                                      // cmd_mux_003:src_valid -> shared_mem_s1_cmd_width_adapter:in_valid
	wire   [93:0] cmd_mux_003_src_data;                                                       // cmd_mux_003:src_data -> shared_mem_s1_cmd_width_adapter:in_data
	wire          cmd_mux_003_src_ready;                                                      // shared_mem_s1_cmd_width_adapter:in_ready -> cmd_mux_003:src_ready
	wire    [9:0] cmd_mux_003_src_channel;                                                    // cmd_mux_003:src_channel -> shared_mem_s1_cmd_width_adapter:in_channel
	wire          cmd_mux_003_src_startofpacket;                                              // cmd_mux_003:src_startofpacket -> shared_mem_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                // cmd_mux_003:src_endofpacket -> shared_mem_s1_cmd_width_adapter:in_endofpacket
	wire          shared_mem_s1_cmd_width_adapter_src_valid;                                  // shared_mem_s1_cmd_width_adapter:out_valid -> shared_mem_s1_agent:cp_valid
	wire  [129:0] shared_mem_s1_cmd_width_adapter_src_data;                                   // shared_mem_s1_cmd_width_adapter:out_data -> shared_mem_s1_agent:cp_data
	wire          shared_mem_s1_cmd_width_adapter_src_ready;                                  // shared_mem_s1_agent:cp_ready -> shared_mem_s1_cmd_width_adapter:out_ready
	wire    [9:0] shared_mem_s1_cmd_width_adapter_src_channel;                                // shared_mem_s1_cmd_width_adapter:out_channel -> shared_mem_s1_agent:cp_channel
	wire          shared_mem_s1_cmd_width_adapter_src_startofpacket;                          // shared_mem_s1_cmd_width_adapter:out_startofpacket -> shared_mem_s1_agent:cp_startofpacket
	wire          shared_mem_s1_cmd_width_adapter_src_endofpacket;                            // shared_mem_s1_cmd_width_adapter:out_endofpacket -> shared_mem_s1_agent:cp_endofpacket
	wire          cmd_mux_009_src_valid;                                                      // cmd_mux_009:src_valid -> shared_mem_s2_cmd_width_adapter:in_valid
	wire   [93:0] cmd_mux_009_src_data;                                                       // cmd_mux_009:src_data -> shared_mem_s2_cmd_width_adapter:in_data
	wire          cmd_mux_009_src_ready;                                                      // shared_mem_s2_cmd_width_adapter:in_ready -> cmd_mux_009:src_ready
	wire    [9:0] cmd_mux_009_src_channel;                                                    // cmd_mux_009:src_channel -> shared_mem_s2_cmd_width_adapter:in_channel
	wire          cmd_mux_009_src_startofpacket;                                              // cmd_mux_009:src_startofpacket -> shared_mem_s2_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_009_src_endofpacket;                                                // cmd_mux_009:src_endofpacket -> shared_mem_s2_cmd_width_adapter:in_endofpacket
	wire          shared_mem_s2_cmd_width_adapter_src_valid;                                  // shared_mem_s2_cmd_width_adapter:out_valid -> shared_mem_s2_agent:cp_valid
	wire  [129:0] shared_mem_s2_cmd_width_adapter_src_data;                                   // shared_mem_s2_cmd_width_adapter:out_data -> shared_mem_s2_agent:cp_data
	wire          shared_mem_s2_cmd_width_adapter_src_ready;                                  // shared_mem_s2_agent:cp_ready -> shared_mem_s2_cmd_width_adapter:out_ready
	wire    [9:0] shared_mem_s2_cmd_width_adapter_src_channel;                                // shared_mem_s2_cmd_width_adapter:out_channel -> shared_mem_s2_agent:cp_channel
	wire          shared_mem_s2_cmd_width_adapter_src_startofpacket;                          // shared_mem_s2_cmd_width_adapter:out_startofpacket -> shared_mem_s2_agent:cp_startofpacket
	wire          shared_mem_s2_cmd_width_adapter_src_endofpacket;                            // shared_mem_s2_cmd_width_adapter:out_endofpacket -> shared_mem_s2_agent:cp_endofpacket
	wire          router_007_src_valid;                                                       // router_007:src_valid -> shared_mem_s1_rsp_width_adapter:in_valid
	wire  [129:0] router_007_src_data;                                                        // router_007:src_data -> shared_mem_s1_rsp_width_adapter:in_data
	wire          router_007_src_ready;                                                       // shared_mem_s1_rsp_width_adapter:in_ready -> router_007:src_ready
	wire    [9:0] router_007_src_channel;                                                     // router_007:src_channel -> shared_mem_s1_rsp_width_adapter:in_channel
	wire          router_007_src_startofpacket;                                               // router_007:src_startofpacket -> shared_mem_s1_rsp_width_adapter:in_startofpacket
	wire          router_007_src_endofpacket;                                                 // router_007:src_endofpacket -> shared_mem_s1_rsp_width_adapter:in_endofpacket
	wire          shared_mem_s1_rsp_width_adapter_src_valid;                                  // shared_mem_s1_rsp_width_adapter:out_valid -> rsp_demux_003:sink_valid
	wire   [93:0] shared_mem_s1_rsp_width_adapter_src_data;                                   // shared_mem_s1_rsp_width_adapter:out_data -> rsp_demux_003:sink_data
	wire          shared_mem_s1_rsp_width_adapter_src_ready;                                  // rsp_demux_003:sink_ready -> shared_mem_s1_rsp_width_adapter:out_ready
	wire    [9:0] shared_mem_s1_rsp_width_adapter_src_channel;                                // shared_mem_s1_rsp_width_adapter:out_channel -> rsp_demux_003:sink_channel
	wire          shared_mem_s1_rsp_width_adapter_src_startofpacket;                          // shared_mem_s1_rsp_width_adapter:out_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          shared_mem_s1_rsp_width_adapter_src_endofpacket;                            // shared_mem_s1_rsp_width_adapter:out_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          router_013_src_valid;                                                       // router_013:src_valid -> shared_mem_s2_rsp_width_adapter:in_valid
	wire  [129:0] router_013_src_data;                                                        // router_013:src_data -> shared_mem_s2_rsp_width_adapter:in_data
	wire          router_013_src_ready;                                                       // shared_mem_s2_rsp_width_adapter:in_ready -> router_013:src_ready
	wire    [9:0] router_013_src_channel;                                                     // router_013:src_channel -> shared_mem_s2_rsp_width_adapter:in_channel
	wire          router_013_src_startofpacket;                                               // router_013:src_startofpacket -> shared_mem_s2_rsp_width_adapter:in_startofpacket
	wire          router_013_src_endofpacket;                                                 // router_013:src_endofpacket -> shared_mem_s2_rsp_width_adapter:in_endofpacket
	wire          shared_mem_s2_rsp_width_adapter_src_valid;                                  // shared_mem_s2_rsp_width_adapter:out_valid -> rsp_demux_009:sink_valid
	wire   [93:0] shared_mem_s2_rsp_width_adapter_src_data;                                   // shared_mem_s2_rsp_width_adapter:out_data -> rsp_demux_009:sink_data
	wire          shared_mem_s2_rsp_width_adapter_src_ready;                                  // rsp_demux_009:sink_ready -> shared_mem_s2_rsp_width_adapter:out_ready
	wire    [9:0] shared_mem_s2_rsp_width_adapter_src_channel;                                // shared_mem_s2_rsp_width_adapter:out_channel -> rsp_demux_009:sink_channel
	wire          shared_mem_s2_rsp_width_adapter_src_startofpacket;                          // shared_mem_s2_rsp_width_adapter:out_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          shared_mem_s2_rsp_width_adapter_src_endofpacket;                            // shared_mem_s2_rsp_width_adapter:out_endofpacket -> rsp_demux_009:sink_endofpacket
	wire    [9:0] cpu0_data_master_limiter_cmd_valid_data;                                    // cpu0_data_master_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire    [9:0] cpu0_instruction_master_limiter_cmd_valid_data;                             // cpu0_instruction_master_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire    [9:0] cpu1_data_master_limiter_cmd_valid_data;                                    // cpu1_data_master_limiter:cmd_src_valid -> cmd_demux_002:sink_valid
	wire    [9:0] cpu1_instruction_master_limiter_cmd_valid_data;                             // cpu1_instruction_master_limiter:cmd_src_valid -> cmd_demux_003:sink_valid
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid;                // cpu0_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire   [33:0] cpu0_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data;                 // cpu0_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire          cpu0_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready;                // avalon_st_adapter:in_0_ready -> cpu0_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_out_0_valid;                                              // avalon_st_adapter:out_0_valid -> cpu0_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_out_0_data;                                               // avalon_st_adapter:out_0_data -> cpu0_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                              // cpu0_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                              // avalon_st_adapter:out_0_error -> cpu0_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_error
	wire          cpu0_debug_mem_slave_agent_rdata_fifo_src_valid;                            // cpu0_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] cpu0_debug_mem_slave_agent_rdata_fifo_src_data;                             // cpu0_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          cpu0_debug_mem_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_001:in_0_ready -> cpu0_debug_mem_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                          // avalon_st_adapter_001:out_0_valid -> cpu0_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                           // avalon_st_adapter_001:out_0_data -> cpu0_debug_mem_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                          // cpu0_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                          // avalon_st_adapter_001:out_0_error -> cpu0_debug_mem_slave_agent:rdata_fifo_sink_error
	wire          cpu0_ocm_s1_agent_rdata_fifo_src_valid;                                     // cpu0_ocm_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] cpu0_ocm_s1_agent_rdata_fifo_src_data;                                      // cpu0_ocm_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          cpu0_ocm_s1_agent_rdata_fifo_src_ready;                                     // avalon_st_adapter_002:in_0_ready -> cpu0_ocm_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                          // avalon_st_adapter_002:out_0_valid -> cpu0_ocm_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                           // avalon_st_adapter_002:out_0_data -> cpu0_ocm_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                          // cpu0_ocm_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                          // avalon_st_adapter_002:out_0_error -> cpu0_ocm_s1_agent:rdata_fifo_sink_error
	wire          shared_mem_s1_agent_rdata_fifo_src_valid;                                   // shared_mem_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire   [65:0] shared_mem_s1_agent_rdata_fifo_src_data;                                    // shared_mem_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire          shared_mem_s1_agent_rdata_fifo_src_ready;                                   // avalon_st_adapter_003:in_0_ready -> shared_mem_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_003_out_0_valid;                                          // avalon_st_adapter_003:out_0_valid -> shared_mem_s1_agent:rdata_fifo_sink_valid
	wire   [65:0] avalon_st_adapter_003_out_0_data;                                           // avalon_st_adapter_003:out_0_data -> shared_mem_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                          // shared_mem_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                          // avalon_st_adapter_003:out_0_error -> shared_mem_s1_agent:rdata_fifo_sink_error
	wire          mutex_s1_agent_rdata_fifo_src_valid;                                        // mutex_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] mutex_s1_agent_rdata_fifo_src_data;                                         // mutex_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire          mutex_s1_agent_rdata_fifo_src_ready;                                        // avalon_st_adapter_004:in_0_ready -> mutex_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_004_out_0_valid;                                          // avalon_st_adapter_004:out_0_valid -> mutex_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                                           // avalon_st_adapter_004:out_0_data -> mutex_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                          // mutex_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                          // avalon_st_adapter_004:out_0_error -> mutex_s1_agent:rdata_fifo_sink_error
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid;                // cpu1_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire   [33:0] cpu1_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data;                 // cpu1_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          cpu1_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready;                // avalon_st_adapter_005:in_0_ready -> cpu1_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                          // avalon_st_adapter_005:out_0_valid -> cpu1_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_005_out_0_data;                                           // avalon_st_adapter_005:out_0_data -> cpu1_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                          // cpu1_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                          // avalon_st_adapter_005:out_0_error -> cpu1_jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_error
	wire          datagen_bus_agent_rdata_fifo_src_valid;                                     // datagen_bus_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire   [33:0] datagen_bus_agent_rdata_fifo_src_data;                                      // datagen_bus_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire          datagen_bus_agent_rdata_fifo_src_ready;                                     // avalon_st_adapter_006:in_0_ready -> datagen_bus_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_006_out_0_valid;                                          // avalon_st_adapter_006:out_0_valid -> datagen_bus_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_006_out_0_data;                                           // avalon_st_adapter_006:out_0_data -> datagen_bus_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                                          // datagen_bus_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                                          // avalon_st_adapter_006:out_0_error -> datagen_bus_agent:rdata_fifo_sink_error
	wire          cpu1_debug_mem_slave_agent_rdata_fifo_src_valid;                            // cpu1_debug_mem_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire   [33:0] cpu1_debug_mem_slave_agent_rdata_fifo_src_data;                             // cpu1_debug_mem_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire          cpu1_debug_mem_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_007:in_0_ready -> cpu1_debug_mem_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_007_out_0_valid;                                          // avalon_st_adapter_007:out_0_valid -> cpu1_debug_mem_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_007_out_0_data;                                           // avalon_st_adapter_007:out_0_data -> cpu1_debug_mem_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                                          // cpu1_debug_mem_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                                          // avalon_st_adapter_007:out_0_error -> cpu1_debug_mem_slave_agent:rdata_fifo_sink_error
	wire          cpu1_ocm_s1_agent_rdata_fifo_src_valid;                                     // cpu1_ocm_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire   [33:0] cpu1_ocm_s1_agent_rdata_fifo_src_data;                                      // cpu1_ocm_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire          cpu1_ocm_s1_agent_rdata_fifo_src_ready;                                     // avalon_st_adapter_008:in_0_ready -> cpu1_ocm_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_008_out_0_valid;                                          // avalon_st_adapter_008:out_0_valid -> cpu1_ocm_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_008_out_0_data;                                           // avalon_st_adapter_008:out_0_data -> cpu1_ocm_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                                          // cpu1_ocm_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                                          // avalon_st_adapter_008:out_0_error -> cpu1_ocm_s1_agent:rdata_fifo_sink_error
	wire          shared_mem_s2_agent_rdata_fifo_src_valid;                                   // shared_mem_s2_agent:rdata_fifo_src_valid -> avalon_st_adapter_009:in_0_valid
	wire   [65:0] shared_mem_s2_agent_rdata_fifo_src_data;                                    // shared_mem_s2_agent:rdata_fifo_src_data -> avalon_st_adapter_009:in_0_data
	wire          shared_mem_s2_agent_rdata_fifo_src_ready;                                   // avalon_st_adapter_009:in_0_ready -> shared_mem_s2_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_009_out_0_valid;                                          // avalon_st_adapter_009:out_0_valid -> shared_mem_s2_agent:rdata_fifo_sink_valid
	wire   [65:0] avalon_st_adapter_009_out_0_data;                                           // avalon_st_adapter_009:out_0_data -> shared_mem_s2_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_009_out_0_ready;                                          // shared_mem_s2_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire    [0:0] avalon_st_adapter_009_out_0_error;                                          // avalon_st_adapter_009:out_0_error -> shared_mem_s2_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (15),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (15),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu0_data_master_translator (
		.clk                    (pll_0_outclk0_clk),                                                   //                       clk.clk
		.reset                  (cpu0_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (cpu0_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu0_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu0_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu0_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu0_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu0_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu0_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu0_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu0_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu0_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu0_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (cpu0_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (cpu0_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (cpu0_data_master_byteenable),                                         //                          .byteenable
		.av_read                (cpu0_data_master_read),                                               //                          .read
		.av_readdata            (cpu0_data_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (cpu0_data_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (cpu0_data_master_write),                                              //                          .write
		.av_writedata           (cpu0_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (cpu0_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                //               (terminated)
		.av_chipselect          (1'b0),                                                                //               (terminated)
		.av_lock                (1'b0),                                                                //               (terminated)
		.uav_clken              (),                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                //               (terminated)
		.uav_response           (2'b00),                                                               //               (terminated)
		.av_response            (),                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                     //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (15),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (15),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu0_instruction_master_translator (
		.clk                    (pll_0_outclk0_clk),                                                          //                       clk.clk
		.reset                  (cpu0_reset_reset_bridge_in_reset_reset),                                     //                     reset.reset
		.uav_address            (cpu0_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu0_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu0_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu0_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu0_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu0_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu0_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu0_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu0_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu0_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu0_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (cpu0_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (cpu0_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (cpu0_instruction_master_read),                                               //                          .read
		.av_readdata            (cpu0_instruction_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (cpu0_instruction_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                       //               (terminated)
		.av_byteenable          (4'b1111),                                                                    //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                       //               (terminated)
		.av_begintransfer       (1'b0),                                                                       //               (terminated)
		.av_chipselect          (1'b0),                                                                       //               (terminated)
		.av_write               (1'b0),                                                                       //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                       //               (terminated)
		.av_lock                (1'b0),                                                                       //               (terminated)
		.av_debugaccess         (1'b0),                                                                       //               (terminated)
		.uav_clken              (),                                                                           //               (terminated)
		.av_clken               (1'b1),                                                                       //               (terminated)
		.uav_response           (2'b00),                                                                      //               (terminated)
		.av_response            (),                                                                           //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                       //               (terminated)
		.av_writeresponsevalid  ()                                                                            //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (15),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (15),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu1_data_master_translator (
		.clk                    (pll_0_outclk0_clk),                                                   //                       clk.clk
		.reset                  (cpu1_reset_reset_bridge_in_reset_reset),                              //                     reset.reset
		.uav_address            (cpu1_data_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu1_data_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu1_data_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu1_data_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu1_data_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu1_data_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu1_data_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu1_data_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu1_data_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu1_data_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu1_data_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (cpu1_data_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (cpu1_data_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (cpu1_data_master_byteenable),                                         //                          .byteenable
		.av_read                (cpu1_data_master_read),                                               //                          .read
		.av_readdata            (cpu1_data_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (cpu1_data_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (cpu1_data_master_write),                                              //                          .write
		.av_writedata           (cpu1_data_master_writedata),                                          //                          .writedata
		.av_debugaccess         (cpu1_data_master_debugaccess),                                        //                          .debugaccess
		.av_burstcount          (1'b1),                                                                //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                //               (terminated)
		.av_chipselect          (1'b0),                                                                //               (terminated)
		.av_lock                (1'b0),                                                                //               (terminated)
		.uav_clken              (),                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                //               (terminated)
		.uav_response           (2'b00),                                                               //               (terminated)
		.av_response            (),                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                     //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (15),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (15),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (1),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) cpu1_instruction_master_translator (
		.clk                    (pll_0_outclk0_clk),                                                          //                       clk.clk
		.reset                  (cpu1_reset_reset_bridge_in_reset_reset),                                     //                     reset.reset
		.uav_address            (cpu1_instruction_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (cpu1_instruction_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (cpu1_instruction_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (cpu1_instruction_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (cpu1_instruction_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (cpu1_instruction_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (cpu1_instruction_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (cpu1_instruction_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (cpu1_instruction_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (cpu1_instruction_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (cpu1_instruction_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (cpu1_instruction_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (cpu1_instruction_master_waitrequest),                                        //                          .waitrequest
		.av_read                (cpu1_instruction_master_read),                                               //                          .read
		.av_readdata            (cpu1_instruction_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (cpu1_instruction_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                       //               (terminated)
		.av_byteenable          (4'b1111),                                                                    //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                       //               (terminated)
		.av_begintransfer       (1'b0),                                                                       //               (terminated)
		.av_chipselect          (1'b0),                                                                       //               (terminated)
		.av_write               (1'b0),                                                                       //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                       //               (terminated)
		.av_lock                (1'b0),                                                                       //               (terminated)
		.av_debugaccess         (1'b0),                                                                       //               (terminated)
		.uav_clken              (),                                                                           //               (terminated)
		.av_clken               (1'b1),                                                                       //               (terminated)
		.uav_response           (2'b00),                                                                      //               (terminated)
		.av_response            (),                                                                           //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                       //               (terminated)
		.av_writeresponsevalid  ()                                                                            //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu0_jtag_uart_avalon_jtag_slave_translator (
		.clk                    (pll_0_outclk0_clk),                                       //                      clk.clk
		.reset                  (cpu0_reset_reset_bridge_in_reset_reset),                  //                    reset.reset
		.uav_address            (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_read),          //                         .read
		.uav_write              (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (cpu0_jtag_uart_avalon_jtag_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (cpu0_jtag_uart_avalon_jtag_slave_write),                  //                         .write
		.av_read                (cpu0_jtag_uart_avalon_jtag_slave_read),                   //                         .read
		.av_readdata            (cpu0_jtag_uart_avalon_jtag_slave_readdata),               //                         .readdata
		.av_writedata           (cpu0_jtag_uart_avalon_jtag_slave_writedata),              //                         .writedata
		.av_waitrequest         (cpu0_jtag_uart_avalon_jtag_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (cpu0_jtag_uart_avalon_jtag_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                        //              (terminated)
		.av_beginbursttransfer  (),                                                        //              (terminated)
		.av_burstcount          (),                                                        //              (terminated)
		.av_byteenable          (),                                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                                    //              (terminated)
		.av_writebyteenable     (),                                                        //              (terminated)
		.av_lock                (),                                                        //              (terminated)
		.av_clken               (),                                                        //              (terminated)
		.uav_clken              (1'b0),                                                    //              (terminated)
		.av_debugaccess         (),                                                        //              (terminated)
		.av_outputenable        (),                                                        //              (terminated)
		.uav_response           (),                                                        //              (terminated)
		.av_response            (2'b00),                                                   //              (terminated)
		.uav_writeresponsevalid (),                                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu0_debug_mem_slave_translator (
		.clk                    (pll_0_outclk0_clk),                           //                      clk.clk
		.reset                  (cpu0_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (cpu0_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (cpu0_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (cpu0_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (cpu0_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (cpu0_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (cpu0_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (cpu0_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (cpu0_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (cpu0_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (cpu0_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (cpu0_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (cpu0_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (cpu0_debug_mem_slave_write),                  //                         .write
		.av_read                (cpu0_debug_mem_slave_read),                   //                         .read
		.av_readdata            (cpu0_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (cpu0_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (cpu0_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (cpu0_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (cpu0_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_chipselect          (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (11),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu0_ocm_s1_translator (
		.clk                    (pll_0_outclk0_clk),                      //                      clk.clk
		.reset                  (cpu0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (cpu0_ocm_s1_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (cpu0_ocm_s1_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (cpu0_ocm_s1_agent_m0_read),              //                         .read
		.uav_write              (cpu0_ocm_s1_agent_m0_write),             //                         .write
		.uav_waitrequest        (cpu0_ocm_s1_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (cpu0_ocm_s1_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (cpu0_ocm_s1_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (cpu0_ocm_s1_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (cpu0_ocm_s1_agent_m0_writedata),         //                         .writedata
		.uav_lock               (cpu0_ocm_s1_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (cpu0_ocm_s1_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (cpu0_ocm_s1_address),                    //      avalon_anti_slave_0.address
		.av_write               (cpu0_ocm_s1_write),                      //                         .write
		.av_readdata            (cpu0_ocm_s1_readdata),                   //                         .readdata
		.av_writedata           (cpu0_ocm_s1_writedata),                  //                         .writedata
		.av_byteenable          (cpu0_ocm_s1_byteenable),                 //                         .byteenable
		.av_chipselect          (cpu0_ocm_s1_chipselect),                 //                         .chipselect
		.av_clken               (cpu0_ocm_s1_clken),                      //                         .clken
		.av_read                (),                                       //              (terminated)
		.av_begintransfer       (),                                       //              (terminated)
		.av_beginbursttransfer  (),                                       //              (terminated)
		.av_burstcount          (),                                       //              (terminated)
		.av_readdatavalid       (1'b0),                                   //              (terminated)
		.av_waitrequest         (1'b0),                                   //              (terminated)
		.av_writebyteenable     (),                                       //              (terminated)
		.av_lock                (),                                       //              (terminated)
		.uav_clken              (1'b0),                                   //              (terminated)
		.av_debugaccess         (),                                       //              (terminated)
		.av_outputenable        (),                                       //              (terminated)
		.uav_response           (),                                       //              (terminated)
		.av_response            (2'b00),                                  //              (terminated)
		.uav_writeresponsevalid (),                                       //              (terminated)
		.av_writeresponsevalid  (1'b0)                                    //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (7),
		.AV_DATA_W                      (64),
		.UAV_DATA_W                     (64),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (8),
		.UAV_BYTEENABLE_W               (8),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (4),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (8),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) shared_mem_s1_translator (
		.clk                    (pll_0_outclk0_clk),                             //                      clk.clk
		.reset                  (shared_mem_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (shared_mem_s1_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (shared_mem_s1_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (shared_mem_s1_agent_m0_read),                   //                         .read
		.uav_write              (shared_mem_s1_agent_m0_write),                  //                         .write
		.uav_waitrequest        (shared_mem_s1_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (shared_mem_s1_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (shared_mem_s1_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (shared_mem_s1_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (shared_mem_s1_agent_m0_writedata),              //                         .writedata
		.uav_lock               (shared_mem_s1_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (shared_mem_s1_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (shared_mem_s1_address),                         //      avalon_anti_slave_0.address
		.av_write               (shared_mem_s1_write),                           //                         .write
		.av_readdata            (shared_mem_s1_readdata),                        //                         .readdata
		.av_writedata           (shared_mem_s1_writedata),                       //                         .writedata
		.av_byteenable          (shared_mem_s1_byteenable),                      //                         .byteenable
		.av_chipselect          (shared_mem_s1_chipselect),                      //                         .chipselect
		.av_clken               (shared_mem_s1_clken),                           //                         .clken
		.av_read                (),                                              //              (terminated)
		.av_begintransfer       (),                                              //              (terminated)
		.av_beginbursttransfer  (),                                              //              (terminated)
		.av_burstcount          (),                                              //              (terminated)
		.av_readdatavalid       (1'b0),                                          //              (terminated)
		.av_waitrequest         (1'b0),                                          //              (terminated)
		.av_writebyteenable     (),                                              //              (terminated)
		.av_lock                (),                                              //              (terminated)
		.uav_clken              (1'b0),                                          //              (terminated)
		.av_debugaccess         (),                                              //              (terminated)
		.av_outputenable        (),                                              //              (terminated)
		.uav_response           (),                                              //              (terminated)
		.av_response            (2'b00),                                         //              (terminated)
		.uav_writeresponsevalid (),                                              //              (terminated)
		.av_writeresponsevalid  (1'b0)                                           //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) mutex_s1_translator (
		.clk                    (pll_0_outclk0_clk),                      //                      clk.clk
		.reset                  (cpu1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (mutex_s1_agent_m0_address),              // avalon_universal_slave_0.address
		.uav_burstcount         (mutex_s1_agent_m0_burstcount),           //                         .burstcount
		.uav_read               (mutex_s1_agent_m0_read),                 //                         .read
		.uav_write              (mutex_s1_agent_m0_write),                //                         .write
		.uav_waitrequest        (mutex_s1_agent_m0_waitrequest),          //                         .waitrequest
		.uav_readdatavalid      (mutex_s1_agent_m0_readdatavalid),        //                         .readdatavalid
		.uav_byteenable         (mutex_s1_agent_m0_byteenable),           //                         .byteenable
		.uav_readdata           (mutex_s1_agent_m0_readdata),             //                         .readdata
		.uav_writedata          (mutex_s1_agent_m0_writedata),            //                         .writedata
		.uav_lock               (mutex_s1_agent_m0_lock),                 //                         .lock
		.uav_debugaccess        (mutex_s1_agent_m0_debugaccess),          //                         .debugaccess
		.av_address             (mutex_s1_address),                       //      avalon_anti_slave_0.address
		.av_write               (mutex_s1_write),                         //                         .write
		.av_read                (mutex_s1_read),                          //                         .read
		.av_readdata            (mutex_s1_readdata),                      //                         .readdata
		.av_writedata           (mutex_s1_writedata),                     //                         .writedata
		.av_chipselect          (mutex_s1_chipselect),                    //                         .chipselect
		.av_begintransfer       (),                                       //              (terminated)
		.av_beginbursttransfer  (),                                       //              (terminated)
		.av_burstcount          (),                                       //              (terminated)
		.av_byteenable          (),                                       //              (terminated)
		.av_readdatavalid       (1'b0),                                   //              (terminated)
		.av_waitrequest         (1'b0),                                   //              (terminated)
		.av_writebyteenable     (),                                       //              (terminated)
		.av_lock                (),                                       //              (terminated)
		.av_clken               (),                                       //              (terminated)
		.uav_clken              (1'b0),                                   //              (terminated)
		.av_debugaccess         (),                                       //              (terminated)
		.av_outputenable        (),                                       //              (terminated)
		.uav_response           (),                                       //              (terminated)
		.av_response            (2'b00),                                  //              (terminated)
		.uav_writeresponsevalid (),                                       //              (terminated)
		.av_writeresponsevalid  (1'b0)                                    //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu1_jtag_uart_avalon_jtag_slave_translator (
		.clk                    (pll_0_outclk0_clk),                                       //                      clk.clk
		.reset                  (cpu1_reset_reset_bridge_in_reset_reset),                  //                    reset.reset
		.uav_address            (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_read),          //                         .read
		.uav_write              (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (cpu1_jtag_uart_avalon_jtag_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (cpu1_jtag_uart_avalon_jtag_slave_write),                  //                         .write
		.av_read                (cpu1_jtag_uart_avalon_jtag_slave_read),                   //                         .read
		.av_readdata            (cpu1_jtag_uart_avalon_jtag_slave_readdata),               //                         .readdata
		.av_writedata           (cpu1_jtag_uart_avalon_jtag_slave_writedata),              //                         .writedata
		.av_waitrequest         (cpu1_jtag_uart_avalon_jtag_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (cpu1_jtag_uart_avalon_jtag_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                                        //              (terminated)
		.av_beginbursttransfer  (),                                                        //              (terminated)
		.av_burstcount          (),                                                        //              (terminated)
		.av_byteenable          (),                                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                                    //              (terminated)
		.av_writebyteenable     (),                                                        //              (terminated)
		.av_lock                (),                                                        //              (terminated)
		.av_clken               (),                                                        //              (terminated)
		.uav_clken              (1'b0),                                                    //              (terminated)
		.av_debugaccess         (),                                                        //              (terminated)
		.av_outputenable        (),                                                        //              (terminated)
		.uav_response           (),                                                        //              (terminated)
		.av_response            (2'b00),                                                   //              (terminated)
		.uav_writeresponsevalid (),                                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) datagen_bus_translator (
		.clk                    (pll_0_outclk0_clk),                      //                      clk.clk
		.reset                  (cpu1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (datagen_bus_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (datagen_bus_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (datagen_bus_agent_m0_read),              //                         .read
		.uav_write              (datagen_bus_agent_m0_write),             //                         .write
		.uav_waitrequest        (datagen_bus_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (datagen_bus_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (datagen_bus_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (datagen_bus_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (datagen_bus_agent_m0_writedata),         //                         .writedata
		.uav_lock               (datagen_bus_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (datagen_bus_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (datagen_bus_address),                    //      avalon_anti_slave_0.address
		.av_write               (datagen_bus_write),                      //                         .write
		.av_read                (datagen_bus_read),                       //                         .read
		.av_readdata            (datagen_bus_readdata),                   //                         .readdata
		.av_writedata           (datagen_bus_writedata),                  //                         .writedata
		.av_waitrequest         (datagen_bus_waitrequest),                //                         .waitrequest
		.av_begintransfer       (),                                       //              (terminated)
		.av_beginbursttransfer  (),                                       //              (terminated)
		.av_burstcount          (),                                       //              (terminated)
		.av_byteenable          (),                                       //              (terminated)
		.av_readdatavalid       (1'b0),                                   //              (terminated)
		.av_writebyteenable     (),                                       //              (terminated)
		.av_lock                (),                                       //              (terminated)
		.av_chipselect          (),                                       //              (terminated)
		.av_clken               (),                                       //              (terminated)
		.uav_clken              (1'b0),                                   //              (terminated)
		.av_debugaccess         (),                                       //              (terminated)
		.av_outputenable        (),                                       //              (terminated)
		.uav_response           (),                                       //              (terminated)
		.av_response            (2'b00),                                  //              (terminated)
		.uav_writeresponsevalid (),                                       //              (terminated)
		.av_writeresponsevalid  (1'b0)                                    //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu1_debug_mem_slave_translator (
		.clk                    (pll_0_outclk0_clk),                           //                      clk.clk
		.reset                  (cpu1_reset_reset_bridge_in_reset_reset),      //                    reset.reset
		.uav_address            (cpu1_debug_mem_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (cpu1_debug_mem_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (cpu1_debug_mem_slave_agent_m0_read),          //                         .read
		.uav_write              (cpu1_debug_mem_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (cpu1_debug_mem_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (cpu1_debug_mem_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (cpu1_debug_mem_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (cpu1_debug_mem_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (cpu1_debug_mem_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (cpu1_debug_mem_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (cpu1_debug_mem_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (cpu1_debug_mem_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (cpu1_debug_mem_slave_write),                  //                         .write
		.av_read                (cpu1_debug_mem_slave_read),                   //                         .read
		.av_readdata            (cpu1_debug_mem_slave_readdata),               //                         .readdata
		.av_writedata           (cpu1_debug_mem_slave_writedata),              //                         .writedata
		.av_byteenable          (cpu1_debug_mem_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (cpu1_debug_mem_slave_waitrequest),            //                         .waitrequest
		.av_debugaccess         (cpu1_debug_mem_slave_debugaccess),            //                         .debugaccess
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_chipselect          (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (11),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) cpu1_ocm_s1_translator (
		.clk                    (pll_0_outclk0_clk),                      //                      clk.clk
		.reset                  (cpu1_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (cpu1_ocm_s1_agent_m0_address),           // avalon_universal_slave_0.address
		.uav_burstcount         (cpu1_ocm_s1_agent_m0_burstcount),        //                         .burstcount
		.uav_read               (cpu1_ocm_s1_agent_m0_read),              //                         .read
		.uav_write              (cpu1_ocm_s1_agent_m0_write),             //                         .write
		.uav_waitrequest        (cpu1_ocm_s1_agent_m0_waitrequest),       //                         .waitrequest
		.uav_readdatavalid      (cpu1_ocm_s1_agent_m0_readdatavalid),     //                         .readdatavalid
		.uav_byteenable         (cpu1_ocm_s1_agent_m0_byteenable),        //                         .byteenable
		.uav_readdata           (cpu1_ocm_s1_agent_m0_readdata),          //                         .readdata
		.uav_writedata          (cpu1_ocm_s1_agent_m0_writedata),         //                         .writedata
		.uav_lock               (cpu1_ocm_s1_agent_m0_lock),              //                         .lock
		.uav_debugaccess        (cpu1_ocm_s1_agent_m0_debugaccess),       //                         .debugaccess
		.av_address             (cpu1_ocm_s1_address),                    //      avalon_anti_slave_0.address
		.av_write               (cpu1_ocm_s1_write),                      //                         .write
		.av_readdata            (cpu1_ocm_s1_readdata),                   //                         .readdata
		.av_writedata           (cpu1_ocm_s1_writedata),                  //                         .writedata
		.av_byteenable          (cpu1_ocm_s1_byteenable),                 //                         .byteenable
		.av_chipselect          (cpu1_ocm_s1_chipselect),                 //                         .chipselect
		.av_clken               (cpu1_ocm_s1_clken),                      //                         .clken
		.av_read                (),                                       //              (terminated)
		.av_begintransfer       (),                                       //              (terminated)
		.av_beginbursttransfer  (),                                       //              (terminated)
		.av_burstcount          (),                                       //              (terminated)
		.av_readdatavalid       (1'b0),                                   //              (terminated)
		.av_waitrequest         (1'b0),                                   //              (terminated)
		.av_writebyteenable     (),                                       //              (terminated)
		.av_lock                (),                                       //              (terminated)
		.uav_clken              (1'b0),                                   //              (terminated)
		.av_debugaccess         (),                                       //              (terminated)
		.av_outputenable        (),                                       //              (terminated)
		.uav_response           (),                                       //              (terminated)
		.av_response            (2'b00),                                  //              (terminated)
		.uav_writeresponsevalid (),                                       //              (terminated)
		.av_writeresponsevalid  (1'b0)                                    //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (7),
		.AV_DATA_W                      (64),
		.UAV_DATA_W                     (64),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (8),
		.UAV_BYTEENABLE_W               (8),
		.UAV_ADDRESS_W                  (15),
		.UAV_BURSTCOUNT_W               (4),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (8),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) shared_mem_s2_translator (
		.clk                    (pll_0_outclk0_clk),                             //                      clk.clk
		.reset                  (shared_mem_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (shared_mem_s2_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (shared_mem_s2_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (shared_mem_s2_agent_m0_read),                   //                         .read
		.uav_write              (shared_mem_s2_agent_m0_write),                  //                         .write
		.uav_waitrequest        (shared_mem_s2_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (shared_mem_s2_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (shared_mem_s2_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (shared_mem_s2_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (shared_mem_s2_agent_m0_writedata),              //                         .writedata
		.uav_lock               (shared_mem_s2_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (shared_mem_s2_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (shared_mem_s2_address),                         //      avalon_anti_slave_0.address
		.av_write               (shared_mem_s2_write),                           //                         .write
		.av_readdata            (shared_mem_s2_readdata),                        //                         .readdata
		.av_writedata           (shared_mem_s2_writedata),                       //                         .writedata
		.av_byteenable          (shared_mem_s2_byteenable),                      //                         .byteenable
		.av_chipselect          (shared_mem_s2_chipselect),                      //                         .chipselect
		.av_clken               (shared_mem_s2_clken),                           //                         .clken
		.av_read                (),                                              //              (terminated)
		.av_begintransfer       (),                                              //              (terminated)
		.av_beginbursttransfer  (),                                              //              (terminated)
		.av_burstcount          (),                                              //              (terminated)
		.av_readdatavalid       (1'b0),                                          //              (terminated)
		.av_waitrequest         (1'b0),                                          //              (terminated)
		.av_writebyteenable     (),                                              //              (terminated)
		.av_lock                (),                                              //              (terminated)
		.uav_clken              (1'b0),                                          //              (terminated)
		.av_debugaccess         (),                                              //              (terminated)
		.av_outputenable        (),                                              //              (terminated)
		.uav_response           (),                                              //              (terminated)
		.av_response            (2'b00),                                         //              (terminated)
		.uav_writeresponsevalid (),                                              //              (terminated)
		.av_writeresponsevalid  (1'b0)                                           //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_QOS_H                 (72),
		.PKT_QOS_L                 (72),
		.PKT_DATA_SIDEBAND_H       (70),
		.PKT_DATA_SIDEBAND_L       (70),
		.PKT_ADDR_SIDEBAND_H       (69),
		.PKT_ADDR_SIDEBAND_L       (69),
		.PKT_BURST_TYPE_H          (68),
		.PKT_BURST_TYPE_L          (67),
		.PKT_CACHE_H               (88),
		.PKT_CACHE_L               (85),
		.PKT_THREAD_ID_H           (81),
		.PKT_THREAD_ID_L           (81),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_EXCLUSIVE       (56),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (0),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu0_data_master_agent (
		.clk                   (pll_0_outclk0_clk),                                                   //       clk.clk
		.reset                 (cpu0_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (cpu0_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu0_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu0_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu0_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu0_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu0_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu0_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu0_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu0_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu0_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu0_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu0_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu0_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu0_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu0_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu0_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu0_data_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu0_data_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu0_data_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu0_data_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu0_data_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu0_data_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                     // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_QOS_H                 (72),
		.PKT_QOS_L                 (72),
		.PKT_DATA_SIDEBAND_H       (70),
		.PKT_DATA_SIDEBAND_L       (70),
		.PKT_ADDR_SIDEBAND_H       (69),
		.PKT_ADDR_SIDEBAND_L       (69),
		.PKT_BURST_TYPE_H          (68),
		.PKT_BURST_TYPE_L          (67),
		.PKT_CACHE_H               (88),
		.PKT_CACHE_L               (85),
		.PKT_THREAD_ID_H           (81),
		.PKT_THREAD_ID_L           (81),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_EXCLUSIVE       (56),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (1),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu0_instruction_master_agent (
		.clk                   (pll_0_outclk0_clk),                                                          //       clk.clk
		.reset                 (cpu0_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.av_address            (cpu0_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu0_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu0_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu0_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu0_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu0_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu0_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu0_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu0_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu0_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu0_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu0_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu0_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu0_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu0_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu0_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu0_instruction_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu0_instruction_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu0_instruction_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu0_instruction_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu0_instruction_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu0_instruction_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                           // (terminated)
		.av_writeresponsevalid ()                                                                            // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_QOS_H                 (72),
		.PKT_QOS_L                 (72),
		.PKT_DATA_SIDEBAND_H       (70),
		.PKT_DATA_SIDEBAND_L       (70),
		.PKT_ADDR_SIDEBAND_H       (69),
		.PKT_ADDR_SIDEBAND_L       (69),
		.PKT_BURST_TYPE_H          (68),
		.PKT_BURST_TYPE_L          (67),
		.PKT_CACHE_H               (88),
		.PKT_CACHE_L               (85),
		.PKT_THREAD_ID_H           (81),
		.PKT_THREAD_ID_L           (81),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_EXCLUSIVE       (56),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (2),
		.BURSTWRAP_VALUE           (7),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu1_data_master_agent (
		.clk                   (pll_0_outclk0_clk),                                                   //       clk.clk
		.reset                 (cpu1_reset_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.av_address            (cpu1_data_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu1_data_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu1_data_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu1_data_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu1_data_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu1_data_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu1_data_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu1_data_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu1_data_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu1_data_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu1_data_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu1_data_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu1_data_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu1_data_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu1_data_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu1_data_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu1_data_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu1_data_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu1_data_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu1_data_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu1_data_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu1_data_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                     // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_QOS_H                 (72),
		.PKT_QOS_L                 (72),
		.PKT_DATA_SIDEBAND_H       (70),
		.PKT_DATA_SIDEBAND_L       (70),
		.PKT_ADDR_SIDEBAND_H       (69),
		.PKT_ADDR_SIDEBAND_L       (69),
		.PKT_BURST_TYPE_H          (68),
		.PKT_BURST_TYPE_L          (67),
		.PKT_CACHE_H               (88),
		.PKT_CACHE_L               (85),
		.PKT_THREAD_ID_H           (81),
		.PKT_THREAD_ID_L           (81),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_EXCLUSIVE       (56),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (3),
		.BURSTWRAP_VALUE           (3),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) cpu1_instruction_master_agent (
		.clk                   (pll_0_outclk0_clk),                                                          //       clk.clk
		.reset                 (cpu1_reset_reset_bridge_in_reset_reset),                                     // clk_reset.reset
		.av_address            (cpu1_instruction_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (cpu1_instruction_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (cpu1_instruction_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (cpu1_instruction_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (cpu1_instruction_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (cpu1_instruction_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (cpu1_instruction_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (cpu1_instruction_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (cpu1_instruction_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (cpu1_instruction_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (cpu1_instruction_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (cpu1_instruction_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (cpu1_instruction_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (cpu1_instruction_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (cpu1_instruction_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (cpu1_instruction_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (cpu1_instruction_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (cpu1_instruction_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (cpu1_instruction_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (cpu1_instruction_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (cpu1_instruction_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (cpu1_instruction_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                           // (terminated)
		.av_writeresponsevalid ()                                                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu0_jtag_uart_avalon_jtag_slave_agent (
		.clk                     (pll_0_outclk0_clk),                                                 //             clk.clk
		.reset                   (cpu0_reset_reset_bridge_in_reset_reset),                            //       clk_reset.reset
		.m0_address              (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu0_jtag_uart_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu0_jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu0_jtag_uart_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu0_jtag_uart_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu0_jtag_uart_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu0_jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                                 //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                                 //                .valid
		.cp_data                 (cmd_mux_src_data),                                                  //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                         //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                           //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                               //                .channel
		.rf_sink_ready           (cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                     //                .error
		.rdata_fifo_src_ready    (cpu0_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu0_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu0_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                                 //       clk.clk
		.reset             (cpu0_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.in_data           (cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu0_jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                             // (terminated)
		.csr_read          (1'b0),                                                              // (terminated)
		.csr_write         (1'b0),                                                              // (terminated)
		.csr_readdata      (),                                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                              // (terminated)
		.almost_full_data  (),                                                                  // (terminated)
		.almost_empty_data (),                                                                  // (terminated)
		.in_empty          (1'b0),                                                              // (terminated)
		.out_empty         (),                                                                  // (terminated)
		.in_error          (1'b0),                                                              // (terminated)
		.out_error         (),                                                                  // (terminated)
		.in_channel        (1'b0),                                                              // (terminated)
		.out_channel       ()                                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu0_debug_mem_slave_agent (
		.clk                     (pll_0_outclk0_clk),                                     //             clk.clk
		.reset                   (cpu0_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (cpu0_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu0_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu0_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu0_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu0_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu0_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu0_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu0_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu0_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu0_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu0_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu0_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu0_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu0_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu0_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu0_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                 //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                 //                .valid
		.cp_data                 (cmd_mux_001_src_data),                                  //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                         //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                           //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                               //                .channel
		.rf_sink_ready           (cpu0_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu0_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu0_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu0_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu0_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu0_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu0_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu0_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu0_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu0_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (cpu0_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu0_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu0_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu0_debug_mem_slave_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                     //       clk.clk
		.reset             (cpu0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (cpu0_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (cpu0_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu0_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu0_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu0_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu0_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu0_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu0_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu0_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu0_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu0_ocm_s1_agent (
		.clk                     (pll_0_outclk0_clk),                            //             clk.clk
		.reset                   (cpu0_reset_reset_bridge_in_reset_reset),       //       clk_reset.reset
		.m0_address              (cpu0_ocm_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu0_ocm_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu0_ocm_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu0_ocm_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu0_ocm_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu0_ocm_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu0_ocm_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu0_ocm_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu0_ocm_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu0_ocm_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu0_ocm_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu0_ocm_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu0_ocm_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu0_ocm_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu0_ocm_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu0_ocm_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_002_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                      //                .channel
		.rf_sink_ready           (cpu0_ocm_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu0_ocm_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu0_ocm_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu0_ocm_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu0_ocm_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu0_ocm_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu0_ocm_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu0_ocm_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu0_ocm_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu0_ocm_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),            //                .error
		.rdata_fifo_src_ready    (cpu0_ocm_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu0_ocm_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu0_ocm_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu0_ocm_s1_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                            //       clk.clk
		.reset             (cpu0_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (cpu0_ocm_s1_agent_rf_source_data),             //        in.data
		.in_valid          (cpu0_ocm_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu0_ocm_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu0_ocm_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu0_ocm_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu0_ocm_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu0_ocm_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu0_ocm_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu0_ocm_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu0_ocm_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (129),
		.PKT_ORI_BURST_SIZE_L      (127),
		.PKT_RESPONSE_STATUS_H     (126),
		.PKT_RESPONSE_STATUS_L     (125),
		.PKT_BURST_SIZE_H          (102),
		.PKT_BURST_SIZE_L          (100),
		.PKT_TRANS_LOCK            (91),
		.PKT_BEGIN_BURST           (107),
		.PKT_PROTECTION_H          (120),
		.PKT_PROTECTION_L          (118),
		.PKT_BURSTWRAP_H           (99),
		.PKT_BURSTWRAP_L           (97),
		.PKT_BYTE_CNT_H            (96),
		.PKT_BYTE_CNT_L            (93),
		.PKT_ADDR_H                (86),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (87),
		.PKT_TRANS_POSTED          (88),
		.PKT_TRANS_WRITE           (89),
		.PKT_TRANS_READ            (90),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (112),
		.PKT_SRC_ID_L              (109),
		.PKT_DEST_ID_H             (116),
		.PKT_DEST_ID_L             (113),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (130),
		.AVS_BURSTCOUNT_W          (4),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) shared_mem_s1_agent (
		.clk                     (pll_0_outclk0_clk),                                 //             clk.clk
		.reset                   (shared_mem_reset1_reset_bridge_in_reset_reset),     //       clk_reset.reset
		.m0_address              (shared_mem_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (shared_mem_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (shared_mem_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (shared_mem_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (shared_mem_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (shared_mem_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (shared_mem_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (shared_mem_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (shared_mem_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (shared_mem_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (shared_mem_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (shared_mem_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (shared_mem_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (shared_mem_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (shared_mem_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (shared_mem_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (shared_mem_s1_cmd_width_adapter_src_ready),         //              cp.ready
		.cp_valid                (shared_mem_s1_cmd_width_adapter_src_valid),         //                .valid
		.cp_data                 (shared_mem_s1_cmd_width_adapter_src_data),          //                .data
		.cp_startofpacket        (shared_mem_s1_cmd_width_adapter_src_startofpacket), //                .startofpacket
		.cp_endofpacket          (shared_mem_s1_cmd_width_adapter_src_endofpacket),   //                .endofpacket
		.cp_channel              (shared_mem_s1_cmd_width_adapter_src_channel),       //                .channel
		.rf_sink_ready           (shared_mem_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (shared_mem_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (shared_mem_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (shared_mem_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (shared_mem_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (shared_mem_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (shared_mem_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (shared_mem_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (shared_mem_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (shared_mem_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (shared_mem_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (shared_mem_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (shared_mem_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (131),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) shared_mem_s1_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                              //       clk.clk
		.reset             (shared_mem_reset1_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (shared_mem_s1_agent_rf_source_data),             //        in.data
		.in_valid          (shared_mem_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (shared_mem_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (shared_mem_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (shared_mem_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (shared_mem_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (shared_mem_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (shared_mem_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (shared_mem_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (shared_mem_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) mutex_s1_agent (
		.clk                     (pll_0_outclk0_clk),                         //             clk.clk
		.reset                   (cpu1_reset_reset_bridge_in_reset_reset),    //       clk_reset.reset
		.m0_address              (mutex_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (mutex_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (mutex_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (mutex_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (mutex_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (mutex_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (mutex_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (mutex_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (mutex_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (mutex_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (mutex_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (mutex_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (mutex_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (mutex_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (mutex_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (mutex_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                     //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                     //                .valid
		.cp_data                 (cmd_mux_004_src_data),                      //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),             //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),               //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                   //                .channel
		.rf_sink_ready           (mutex_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (mutex_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (mutex_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (mutex_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (mutex_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (mutex_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (mutex_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (mutex_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (mutex_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (mutex_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),         //                .error
		.rdata_fifo_src_ready    (mutex_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (mutex_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (mutex_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                       //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) mutex_s1_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                         //       clk.clk
		.reset             (cpu1_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_data           (mutex_s1_agent_rf_source_data),             //        in.data
		.in_valid          (mutex_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (mutex_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (mutex_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (mutex_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (mutex_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (mutex_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (mutex_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (mutex_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (mutex_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                     // (terminated)
		.csr_read          (1'b0),                                      // (terminated)
		.csr_write         (1'b0),                                      // (terminated)
		.csr_readdata      (),                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),      // (terminated)
		.almost_full_data  (),                                          // (terminated)
		.almost_empty_data (),                                          // (terminated)
		.in_empty          (1'b0),                                      // (terminated)
		.out_empty         (),                                          // (terminated)
		.in_error          (1'b0),                                      // (terminated)
		.out_error         (),                                          // (terminated)
		.in_channel        (1'b0),                                      // (terminated)
		.out_channel       ()                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu1_jtag_uart_avalon_jtag_slave_agent (
		.clk                     (pll_0_outclk0_clk),                                                 //             clk.clk
		.reset                   (cpu1_reset_reset_bridge_in_reset_reset),                            //       clk_reset.reset
		.m0_address              (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu1_jtag_uart_avalon_jtag_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu1_jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu1_jtag_uart_avalon_jtag_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu1_jtag_uart_avalon_jtag_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu1_jtag_uart_avalon_jtag_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu1_jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                                             //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                                             //                .valid
		.cp_data                 (cmd_mux_005_src_data),                                              //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                                     //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                                       //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                                           //                .channel
		.rf_sink_ready           (cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                                 //                .error
		.rdata_fifo_src_ready    (cpu1_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu1_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu1_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                                 //       clk.clk
		.reset             (cpu1_reset_reset_bridge_in_reset_reset),                            // clk_reset.reset
		.in_data           (cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //        in.data
		.in_valid          (cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu1_jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                             // (terminated)
		.csr_read          (1'b0),                                                              // (terminated)
		.csr_write         (1'b0),                                                              // (terminated)
		.csr_readdata      (),                                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                              // (terminated)
		.almost_full_data  (),                                                                  // (terminated)
		.almost_empty_data (),                                                                  // (terminated)
		.in_empty          (1'b0),                                                              // (terminated)
		.out_empty         (),                                                                  // (terminated)
		.in_error          (1'b0),                                                              // (terminated)
		.out_error         (),                                                                  // (terminated)
		.in_channel        (1'b0),                                                              // (terminated)
		.out_channel       ()                                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) datagen_bus_agent (
		.clk                     (pll_0_outclk0_clk),                            //             clk.clk
		.reset                   (cpu1_reset_reset_bridge_in_reset_reset),       //       clk_reset.reset
		.m0_address              (datagen_bus_agent_m0_address),                 //              m0.address
		.m0_burstcount           (datagen_bus_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (datagen_bus_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (datagen_bus_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (datagen_bus_agent_m0_lock),                    //                .lock
		.m0_readdata             (datagen_bus_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (datagen_bus_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (datagen_bus_agent_m0_read),                    //                .read
		.m0_waitrequest          (datagen_bus_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (datagen_bus_agent_m0_writedata),               //                .writedata
		.m0_write                (datagen_bus_agent_m0_write),                   //                .write
		.rp_endofpacket          (datagen_bus_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (datagen_bus_agent_rp_ready),                   //                .ready
		.rp_valid                (datagen_bus_agent_rp_valid),                   //                .valid
		.rp_data                 (datagen_bus_agent_rp_data),                    //                .data
		.rp_startofpacket        (datagen_bus_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_006_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                      //                .channel
		.rf_sink_ready           (datagen_bus_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (datagen_bus_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (datagen_bus_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (datagen_bus_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (datagen_bus_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (datagen_bus_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (datagen_bus_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (datagen_bus_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (datagen_bus_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (datagen_bus_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),            //                .error
		.rdata_fifo_src_ready    (datagen_bus_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (datagen_bus_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (datagen_bus_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) datagen_bus_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                            //       clk.clk
		.reset             (cpu1_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (datagen_bus_agent_rf_source_data),             //        in.data
		.in_valid          (datagen_bus_agent_rf_source_valid),            //          .valid
		.in_ready          (datagen_bus_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (datagen_bus_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (datagen_bus_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (datagen_bus_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (datagen_bus_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (datagen_bus_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (datagen_bus_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (datagen_bus_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu1_debug_mem_slave_agent (
		.clk                     (pll_0_outclk0_clk),                                     //             clk.clk
		.reset                   (cpu1_reset_reset_bridge_in_reset_reset),                //       clk_reset.reset
		.m0_address              (cpu1_debug_mem_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu1_debug_mem_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu1_debug_mem_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu1_debug_mem_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu1_debug_mem_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu1_debug_mem_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu1_debug_mem_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu1_debug_mem_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu1_debug_mem_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu1_debug_mem_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu1_debug_mem_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu1_debug_mem_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu1_debug_mem_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu1_debug_mem_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu1_debug_mem_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu1_debug_mem_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                                 //              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                                 //                .valid
		.cp_data                 (cmd_mux_007_src_data),                                  //                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),                         //                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),                           //                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                               //                .channel
		.rf_sink_ready           (cpu1_debug_mem_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu1_debug_mem_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu1_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu1_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu1_debug_mem_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu1_debug_mem_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu1_debug_mem_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu1_debug_mem_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu1_debug_mem_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu1_debug_mem_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (cpu1_debug_mem_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu1_debug_mem_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu1_debug_mem_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu1_debug_mem_slave_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                                     //       clk.clk
		.reset             (cpu1_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.in_data           (cpu1_debug_mem_slave_agent_rf_source_data),             //        in.data
		.in_valid          (cpu1_debug_mem_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu1_debug_mem_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu1_debug_mem_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu1_debug_mem_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu1_debug_mem_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu1_debug_mem_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu1_debug_mem_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu1_debug_mem_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu1_debug_mem_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (93),
		.PKT_ORI_BURST_SIZE_L      (91),
		.PKT_RESPONSE_STATUS_H     (90),
		.PKT_RESPONSE_STATUS_L     (89),
		.PKT_BURST_SIZE_H          (66),
		.PKT_BURST_SIZE_L          (64),
		.PKT_TRANS_LOCK            (55),
		.PKT_BEGIN_BURST           (71),
		.PKT_PROTECTION_H          (84),
		.PKT_PROTECTION_L          (82),
		.PKT_BURSTWRAP_H           (63),
		.PKT_BURSTWRAP_L           (61),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_ADDR_H                (50),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (51),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.PKT_TRANS_READ            (54),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (94),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) cpu1_ocm_s1_agent (
		.clk                     (pll_0_outclk0_clk),                            //             clk.clk
		.reset                   (cpu1_reset_reset_bridge_in_reset_reset),       //       clk_reset.reset
		.m0_address              (cpu1_ocm_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (cpu1_ocm_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (cpu1_ocm_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (cpu1_ocm_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (cpu1_ocm_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (cpu1_ocm_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (cpu1_ocm_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (cpu1_ocm_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (cpu1_ocm_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (cpu1_ocm_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (cpu1_ocm_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (cpu1_ocm_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (cpu1_ocm_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (cpu1_ocm_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (cpu1_ocm_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (cpu1_ocm_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                        //              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                        //                .valid
		.cp_data                 (cmd_mux_008_src_data),                         //                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                //                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                  //                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                      //                .channel
		.rf_sink_ready           (cpu1_ocm_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (cpu1_ocm_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (cpu1_ocm_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (cpu1_ocm_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (cpu1_ocm_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (cpu1_ocm_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (cpu1_ocm_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (cpu1_ocm_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (cpu1_ocm_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (cpu1_ocm_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),            //                .error
		.rdata_fifo_src_ready    (cpu1_ocm_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu1_ocm_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (cpu1_ocm_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (95),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) cpu1_ocm_s1_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                            //       clk.clk
		.reset             (cpu1_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_data           (cpu1_ocm_s1_agent_rf_source_data),             //        in.data
		.in_valid          (cpu1_ocm_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (cpu1_ocm_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (cpu1_ocm_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (cpu1_ocm_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (cpu1_ocm_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (cpu1_ocm_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (cpu1_ocm_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (cpu1_ocm_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (cpu1_ocm_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                        // (terminated)
		.csr_read          (1'b0),                                         // (terminated)
		.csr_write         (1'b0),                                         // (terminated)
		.csr_readdata      (),                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated)
		.almost_full_data  (),                                             // (terminated)
		.almost_empty_data (),                                             // (terminated)
		.in_empty          (1'b0),                                         // (terminated)
		.out_empty         (),                                             // (terminated)
		.in_error          (1'b0),                                         // (terminated)
		.out_error         (),                                             // (terminated)
		.in_channel        (1'b0),                                         // (terminated)
		.out_channel       ()                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (129),
		.PKT_ORI_BURST_SIZE_L      (127),
		.PKT_RESPONSE_STATUS_H     (126),
		.PKT_RESPONSE_STATUS_L     (125),
		.PKT_BURST_SIZE_H          (102),
		.PKT_BURST_SIZE_L          (100),
		.PKT_TRANS_LOCK            (91),
		.PKT_BEGIN_BURST           (107),
		.PKT_PROTECTION_H          (120),
		.PKT_PROTECTION_L          (118),
		.PKT_BURSTWRAP_H           (99),
		.PKT_BURSTWRAP_L           (97),
		.PKT_BYTE_CNT_H            (96),
		.PKT_BYTE_CNT_L            (93),
		.PKT_ADDR_H                (86),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (87),
		.PKT_TRANS_POSTED          (88),
		.PKT_TRANS_WRITE           (89),
		.PKT_TRANS_READ            (90),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (112),
		.PKT_SRC_ID_L              (109),
		.PKT_DEST_ID_H             (116),
		.PKT_DEST_ID_L             (113),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (130),
		.AVS_BURSTCOUNT_W          (4),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) shared_mem_s2_agent (
		.clk                     (pll_0_outclk0_clk),                                 //             clk.clk
		.reset                   (shared_mem_reset1_reset_bridge_in_reset_reset),     //       clk_reset.reset
		.m0_address              (shared_mem_s2_agent_m0_address),                    //              m0.address
		.m0_burstcount           (shared_mem_s2_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (shared_mem_s2_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (shared_mem_s2_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (shared_mem_s2_agent_m0_lock),                       //                .lock
		.m0_readdata             (shared_mem_s2_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (shared_mem_s2_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (shared_mem_s2_agent_m0_read),                       //                .read
		.m0_waitrequest          (shared_mem_s2_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (shared_mem_s2_agent_m0_writedata),                  //                .writedata
		.m0_write                (shared_mem_s2_agent_m0_write),                      //                .write
		.rp_endofpacket          (shared_mem_s2_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (shared_mem_s2_agent_rp_ready),                      //                .ready
		.rp_valid                (shared_mem_s2_agent_rp_valid),                      //                .valid
		.rp_data                 (shared_mem_s2_agent_rp_data),                       //                .data
		.rp_startofpacket        (shared_mem_s2_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (shared_mem_s2_cmd_width_adapter_src_ready),         //              cp.ready
		.cp_valid                (shared_mem_s2_cmd_width_adapter_src_valid),         //                .valid
		.cp_data                 (shared_mem_s2_cmd_width_adapter_src_data),          //                .data
		.cp_startofpacket        (shared_mem_s2_cmd_width_adapter_src_startofpacket), //                .startofpacket
		.cp_endofpacket          (shared_mem_s2_cmd_width_adapter_src_endofpacket),   //                .endofpacket
		.cp_channel              (shared_mem_s2_cmd_width_adapter_src_channel),       //                .channel
		.rf_sink_ready           (shared_mem_s2_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (shared_mem_s2_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (shared_mem_s2_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (shared_mem_s2_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (shared_mem_s2_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (shared_mem_s2_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (shared_mem_s2_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (shared_mem_s2_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (shared_mem_s2_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (shared_mem_s2_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),                 //                .error
		.rdata_fifo_src_ready    (shared_mem_s2_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (shared_mem_s2_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (shared_mem_s2_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (131),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) shared_mem_s2_agent_rsp_fifo (
		.clk               (pll_0_outclk0_clk),                              //       clk.clk
		.reset             (shared_mem_reset1_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (shared_mem_s2_agent_rf_source_data),             //        in.data
		.in_valid          (shared_mem_s2_agent_rf_source_valid),            //          .valid
		.in_ready          (shared_mem_s2_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (shared_mem_s2_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (shared_mem_s2_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (shared_mem_s2_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (shared_mem_s2_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (shared_mem_s2_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (shared_mem_s2_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (shared_mem_s2_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	system_mm_interconnect_0_router router (
		.sink_ready         (cpu0_data_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu0_data_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu0_data_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu0_data_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu0_data_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (pll_0_outclk0_clk),                       //       clk.clk
		.reset              (cpu0_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_src_ready),                        //       src.ready
		.src_valid          (router_src_valid),                        //          .valid
		.src_data           (router_src_data),                         //          .data
		.src_channel        (router_src_channel),                      //          .channel
		.src_startofpacket  (router_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                   //          .endofpacket
	);

	system_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (cpu0_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu0_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu0_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu0_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu0_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (pll_0_outclk0_clk),                              //       clk.clk
		.reset              (cpu0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_001_src_ready),                           //       src.ready
		.src_valid          (router_001_src_valid),                           //          .valid
		.src_data           (router_001_src_data),                            //          .data
		.src_channel        (router_001_src_channel),                         //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                      //          .endofpacket
	);

	system_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (cpu1_data_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu1_data_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu1_data_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu1_data_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu1_data_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (pll_0_outclk0_clk),                       //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.src_ready          (router_002_src_ready),                    //       src.ready
		.src_valid          (router_002_src_valid),                    //          .valid
		.src_data           (router_002_src_data),                     //          .data
		.src_channel        (router_002_src_channel),                  //          .channel
		.src_startofpacket  (router_002_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)               //          .endofpacket
	);

	system_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (cpu1_instruction_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (cpu1_instruction_master_agent_cp_valid),         //          .valid
		.sink_data          (cpu1_instruction_master_agent_cp_data),          //          .data
		.sink_startofpacket (cpu1_instruction_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu1_instruction_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (pll_0_outclk0_clk),                              //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready          (router_003_src_ready),                           //       src.ready
		.src_valid          (router_003_src_valid),                           //          .valid
		.src_data           (router_003_src_data),                            //          .data
		.src_channel        (router_003_src_channel),                         //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                      //          .endofpacket
	);

	system_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (cpu0_jtag_uart_avalon_jtag_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (cpu0_jtag_uart_avalon_jtag_slave_agent_rp_valid),         //          .valid
		.sink_data          (cpu0_jtag_uart_avalon_jtag_slave_agent_rp_data),          //          .data
		.sink_startofpacket (cpu0_jtag_uart_avalon_jtag_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu0_jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                       //       clk.clk
		.reset              (cpu0_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.src_ready          (router_004_src_ready),                                    //       src.ready
		.src_valid          (router_004_src_valid),                                    //          .valid
		.src_data           (router_004_src_data),                                     //          .data
		.src_channel        (router_004_src_channel),                                  //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                            //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                               //          .endofpacket
	);

	system_mm_interconnect_0_router_004 router_005 (
		.sink_ready         (cpu0_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (cpu0_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (cpu0_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (cpu0_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu0_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_0_outclk0_clk),                           //       clk.clk
		.reset              (cpu0_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_005_src_ready),                        //       src.ready
		.src_valid          (router_005_src_valid),                        //          .valid
		.src_data           (router_005_src_data),                         //          .data
		.src_channel        (router_005_src_channel),                      //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                   //          .endofpacket
	);

	system_mm_interconnect_0_router_004 router_006 (
		.sink_ready         (cpu0_ocm_s1_agent_rp_ready),             //      sink.ready
		.sink_valid         (cpu0_ocm_s1_agent_rp_valid),             //          .valid
		.sink_data          (cpu0_ocm_s1_agent_rp_data),              //          .data
		.sink_startofpacket (cpu0_ocm_s1_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (cpu0_ocm_s1_agent_rp_endofpacket),       //          .endofpacket
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                   //       src.ready
		.src_valid          (router_006_src_valid),                   //          .valid
		.src_data           (router_006_src_data),                    //          .data
		.src_channel        (router_006_src_channel),                 //          .channel
		.src_startofpacket  (router_006_src_startofpacket),           //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)              //          .endofpacket
	);

	system_mm_interconnect_0_router_007 router_007 (
		.sink_ready         (shared_mem_s1_agent_rp_ready),                  //      sink.ready
		.sink_valid         (shared_mem_s1_agent_rp_valid),                  //          .valid
		.sink_data          (shared_mem_s1_agent_rp_data),                   //          .data
		.sink_startofpacket (shared_mem_s1_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (shared_mem_s1_agent_rp_endofpacket),            //          .endofpacket
		.clk                (pll_0_outclk0_clk),                             //       clk.clk
		.reset              (shared_mem_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                          //       src.ready
		.src_valid          (router_007_src_valid),                          //          .valid
		.src_data           (router_007_src_data),                           //          .data
		.src_channel        (router_007_src_channel),                        //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                  //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                     //          .endofpacket
	);

	system_mm_interconnect_0_router_008 router_008 (
		.sink_ready         (mutex_s1_agent_rp_ready),                //      sink.ready
		.sink_valid         (mutex_s1_agent_rp_valid),                //          .valid
		.sink_data          (mutex_s1_agent_rp_data),                 //          .data
		.sink_startofpacket (mutex_s1_agent_rp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (mutex_s1_agent_rp_endofpacket),          //          .endofpacket
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                   //       src.ready
		.src_valid          (router_008_src_valid),                   //          .valid
		.src_data           (router_008_src_data),                    //          .data
		.src_channel        (router_008_src_channel),                 //          .channel
		.src_startofpacket  (router_008_src_startofpacket),           //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)              //          .endofpacket
	);

	system_mm_interconnect_0_router_009 router_009 (
		.sink_ready         (cpu1_jtag_uart_avalon_jtag_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (cpu1_jtag_uart_avalon_jtag_slave_agent_rp_valid),         //          .valid
		.sink_data          (cpu1_jtag_uart_avalon_jtag_slave_agent_rp_data),          //          .data
		.sink_startofpacket (cpu1_jtag_uart_avalon_jtag_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu1_jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_0_outclk0_clk),                                       //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.src_ready          (router_009_src_ready),                                    //       src.ready
		.src_valid          (router_009_src_valid),                                    //          .valid
		.src_data           (router_009_src_data),                                     //          .data
		.src_channel        (router_009_src_channel),                                  //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                            //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                               //          .endofpacket
	);

	system_mm_interconnect_0_router_010 router_010 (
		.sink_ready         (datagen_bus_agent_rp_ready),             //      sink.ready
		.sink_valid         (datagen_bus_agent_rp_valid),             //          .valid
		.sink_data          (datagen_bus_agent_rp_data),              //          .data
		.sink_startofpacket (datagen_bus_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (datagen_bus_agent_rp_endofpacket),       //          .endofpacket
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                   //       src.ready
		.src_valid          (router_010_src_valid),                   //          .valid
		.src_data           (router_010_src_data),                    //          .data
		.src_channel        (router_010_src_channel),                 //          .channel
		.src_startofpacket  (router_010_src_startofpacket),           //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)              //          .endofpacket
	);

	system_mm_interconnect_0_router_009 router_011 (
		.sink_ready         (cpu1_debug_mem_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (cpu1_debug_mem_slave_agent_rp_valid),         //          .valid
		.sink_data          (cpu1_debug_mem_slave_agent_rp_data),          //          .data
		.sink_startofpacket (cpu1_debug_mem_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (cpu1_debug_mem_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (pll_0_outclk0_clk),                           //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.src_ready          (router_011_src_ready),                        //       src.ready
		.src_valid          (router_011_src_valid),                        //          .valid
		.src_data           (router_011_src_data),                         //          .data
		.src_channel        (router_011_src_channel),                      //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                   //          .endofpacket
	);

	system_mm_interconnect_0_router_009 router_012 (
		.sink_ready         (cpu1_ocm_s1_agent_rp_ready),             //      sink.ready
		.sink_valid         (cpu1_ocm_s1_agent_rp_valid),             //          .valid
		.sink_data          (cpu1_ocm_s1_agent_rp_data),              //          .data
		.sink_startofpacket (cpu1_ocm_s1_agent_rp_startofpacket),     //          .startofpacket
		.sink_endofpacket   (cpu1_ocm_s1_agent_rp_endofpacket),       //          .endofpacket
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                   //       src.ready
		.src_valid          (router_012_src_valid),                   //          .valid
		.src_data           (router_012_src_data),                    //          .data
		.src_channel        (router_012_src_channel),                 //          .channel
		.src_startofpacket  (router_012_src_startofpacket),           //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)              //          .endofpacket
	);

	system_mm_interconnect_0_router_013 router_013 (
		.sink_ready         (shared_mem_s2_agent_rp_ready),                  //      sink.ready
		.sink_valid         (shared_mem_s2_agent_rp_valid),                  //          .valid
		.sink_data          (shared_mem_s2_agent_rp_data),                   //          .data
		.sink_startofpacket (shared_mem_s2_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (shared_mem_s2_agent_rp_endofpacket),            //          .endofpacket
		.clk                (pll_0_outclk0_clk),                             //       clk.clk
		.reset              (shared_mem_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                          //       src.ready
		.src_valid          (router_013_src_valid),                          //          .valid
		.src_data           (router_013_src_data),                           //          .data
		.src_channel        (router_013_src_channel),                        //          .channel
		.src_startofpacket  (router_013_src_startofpacket),                  //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)                     //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (10),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu0_data_master_limiter (
		.clk                    (pll_0_outclk0_clk),                              //       clk.clk
		.reset                  (cpu0_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                               //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                               //          .valid
		.cmd_sink_data          (router_src_data),                                //          .data
		.cmd_sink_channel       (router_src_channel),                             //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                       //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                         //          .endofpacket
		.cmd_src_ready          (cpu0_data_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu0_data_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu0_data_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu0_data_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu0_data_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                              //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                              //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                            //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                               //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                      //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                        //          .endofpacket
		.rsp_src_ready          (cpu0_data_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu0_data_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu0_data_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu0_data_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu0_data_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu0_data_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu0_data_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (10),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu0_instruction_master_limiter (
		.clk                    (pll_0_outclk0_clk),                                     //       clk.clk
		.reset                  (cpu0_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                  //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                  //          .valid
		.cmd_sink_data          (router_001_src_data),                                   //          .data
		.cmd_sink_channel       (router_001_src_channel),                                //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                          //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                            //          .endofpacket
		.cmd_src_ready          (cpu0_instruction_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu0_instruction_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu0_instruction_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu0_instruction_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu0_instruction_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                 //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                 //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                               //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                  //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                         //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                           //          .endofpacket
		.rsp_src_ready          (cpu0_instruction_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu0_instruction_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu0_instruction_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu0_instruction_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu0_instruction_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu0_instruction_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu0_instruction_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (10),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu1_data_master_limiter (
		.clk                    (pll_0_outclk0_clk),                              //       clk.clk
		.reset                  (cpu1_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                           //  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                           //          .valid
		.cmd_sink_data          (router_002_src_data),                            //          .data
		.cmd_sink_channel       (router_002_src_channel),                         //          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                   //          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                     //          .endofpacket
		.cmd_src_ready          (cpu1_data_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu1_data_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu1_data_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu1_data_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu1_data_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                          //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                          //          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                        //          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                           //          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                  //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                    //          .endofpacket
		.rsp_src_ready          (cpu1_data_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu1_data_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu1_data_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu1_data_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu1_data_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu1_data_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu1_data_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (80),
		.PKT_DEST_ID_L             (77),
		.PKT_SRC_ID_H              (76),
		.PKT_SRC_ID_L              (73),
		.PKT_BYTE_CNT_H            (60),
		.PKT_BYTE_CNT_L            (57),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (52),
		.PKT_TRANS_WRITE           (53),
		.MAX_OUTSTANDING_RESPONSES (1),
		.PIPELINED                 (0),
		.ST_DATA_W                 (94),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (10),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) cpu1_instruction_master_limiter (
		.clk                    (pll_0_outclk0_clk),                                     //       clk.clk
		.reset                  (cpu1_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.cmd_sink_ready         (router_003_src_ready),                                  //  cmd_sink.ready
		.cmd_sink_valid         (router_003_src_valid),                                  //          .valid
		.cmd_sink_data          (router_003_src_data),                                   //          .data
		.cmd_sink_channel       (router_003_src_channel),                                //          .channel
		.cmd_sink_startofpacket (router_003_src_startofpacket),                          //          .startofpacket
		.cmd_sink_endofpacket   (router_003_src_endofpacket),                            //          .endofpacket
		.cmd_src_ready          (cpu1_instruction_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (cpu1_instruction_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (cpu1_instruction_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (cpu1_instruction_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (cpu1_instruction_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_003_src_ready),                                 //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_003_src_valid),                                 //          .valid
		.rsp_sink_channel       (rsp_mux_003_src_channel),                               //          .channel
		.rsp_sink_data          (rsp_mux_003_src_data),                                  //          .data
		.rsp_sink_startofpacket (rsp_mux_003_src_startofpacket),                         //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_003_src_endofpacket),                           //          .endofpacket
		.rsp_src_ready          (cpu1_instruction_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (cpu1_instruction_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (cpu1_instruction_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (cpu1_instruction_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (cpu1_instruction_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (cpu1_instruction_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (cpu1_instruction_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	system_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (pll_0_outclk0_clk),                              //        clk.clk
		.reset              (cpu0_reset_reset_bridge_in_reset_reset),         //  clk_reset.reset
		.sink_ready         (cpu0_data_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu0_data_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu0_data_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu0_data_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu0_data_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu0_data_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                           //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                           //           .valid
		.src0_data          (cmd_demux_src0_data),                            //           .data
		.src0_channel       (cmd_demux_src0_channel),                         //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                   //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                     //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                           //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                           //           .valid
		.src1_data          (cmd_demux_src1_data),                            //           .data
		.src1_channel       (cmd_demux_src1_channel),                         //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                   //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                     //           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                           //       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                           //           .valid
		.src2_data          (cmd_demux_src2_data),                            //           .data
		.src2_channel       (cmd_demux_src2_channel),                         //           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                   //           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                     //           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                           //       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                           //           .valid
		.src3_data          (cmd_demux_src3_data),                            //           .data
		.src3_channel       (cmd_demux_src3_channel),                         //           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                   //           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                     //           .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                           //       src4.ready
		.src4_valid         (cmd_demux_src4_valid),                           //           .valid
		.src4_data          (cmd_demux_src4_data),                            //           .data
		.src4_channel       (cmd_demux_src4_channel),                         //           .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),                   //           .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket)                      //           .endofpacket
	);

	system_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (pll_0_outclk0_clk),                                     //        clk.clk
		.reset              (cpu0_reset_reset_bridge_in_reset_reset),                //  clk_reset.reset
		.sink_ready         (cpu0_instruction_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu0_instruction_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu0_instruction_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu0_instruction_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu0_instruction_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu0_instruction_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                              //       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                              //           .valid
		.src0_data          (cmd_demux_001_src0_data),                               //           .data
		.src0_channel       (cmd_demux_001_src0_channel),                            //           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                      //           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                        //           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                              //       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                              //           .valid
		.src1_data          (cmd_demux_001_src1_data),                               //           .data
		.src1_channel       (cmd_demux_001_src1_channel),                            //           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                      //           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                        //           .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                              //       src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                              //           .valid
		.src2_data          (cmd_demux_001_src2_data),                               //           .data
		.src2_channel       (cmd_demux_001_src2_channel),                            //           .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),                      //           .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket)                         //           .endofpacket
	);

	system_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (
		.clk                (pll_0_outclk0_clk),                              //        clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset),         //  clk_reset.reset
		.sink_ready         (cpu1_data_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu1_data_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu1_data_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu1_data_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu1_data_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu1_data_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                       //       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                       //           .valid
		.src0_data          (cmd_demux_002_src0_data),                        //           .data
		.src0_channel       (cmd_demux_002_src0_channel),                     //           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),               //           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                 //           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                       //       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                       //           .valid
		.src1_data          (cmd_demux_002_src1_data),                        //           .data
		.src1_channel       (cmd_demux_002_src1_channel),                     //           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),               //           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),                 //           .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                       //       src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                       //           .valid
		.src2_data          (cmd_demux_002_src2_data),                        //           .data
		.src2_channel       (cmd_demux_002_src2_channel),                     //           .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),               //           .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket),                 //           .endofpacket
		.src3_ready         (cmd_demux_002_src3_ready),                       //       src3.ready
		.src3_valid         (cmd_demux_002_src3_valid),                       //           .valid
		.src3_data          (cmd_demux_002_src3_data),                        //           .data
		.src3_channel       (cmd_demux_002_src3_channel),                     //           .channel
		.src3_startofpacket (cmd_demux_002_src3_startofpacket),               //           .startofpacket
		.src3_endofpacket   (cmd_demux_002_src3_endofpacket),                 //           .endofpacket
		.src4_ready         (cmd_demux_002_src4_ready),                       //       src4.ready
		.src4_valid         (cmd_demux_002_src4_valid),                       //           .valid
		.src4_data          (cmd_demux_002_src4_data),                        //           .data
		.src4_channel       (cmd_demux_002_src4_channel),                     //           .channel
		.src4_startofpacket (cmd_demux_002_src4_startofpacket),               //           .startofpacket
		.src4_endofpacket   (cmd_demux_002_src4_endofpacket),                 //           .endofpacket
		.src5_ready         (cmd_demux_002_src5_ready),                       //       src5.ready
		.src5_valid         (cmd_demux_002_src5_valid),                       //           .valid
		.src5_data          (cmd_demux_002_src5_data),                        //           .data
		.src5_channel       (cmd_demux_002_src5_channel),                     //           .channel
		.src5_startofpacket (cmd_demux_002_src5_startofpacket),               //           .startofpacket
		.src5_endofpacket   (cmd_demux_002_src5_endofpacket)                  //           .endofpacket
	);

	system_mm_interconnect_0_cmd_demux_001 cmd_demux_003 (
		.clk                (pll_0_outclk0_clk),                                     //        clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset),                //  clk_reset.reset
		.sink_ready         (cpu1_instruction_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (cpu1_instruction_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (cpu1_instruction_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (cpu1_instruction_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (cpu1_instruction_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (cpu1_instruction_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_003_src0_ready),                              //       src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                              //           .valid
		.src0_data          (cmd_demux_003_src0_data),                               //           .data
		.src0_channel       (cmd_demux_003_src0_channel),                            //           .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),                      //           .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket),                        //           .endofpacket
		.src1_ready         (cmd_demux_003_src1_ready),                              //       src1.ready
		.src1_valid         (cmd_demux_003_src1_valid),                              //           .valid
		.src1_data          (cmd_demux_003_src1_data),                               //           .data
		.src1_channel       (cmd_demux_003_src1_channel),                            //           .channel
		.src1_startofpacket (cmd_demux_003_src1_startofpacket),                      //           .startofpacket
		.src1_endofpacket   (cmd_demux_003_src1_endofpacket),                        //           .endofpacket
		.src2_ready         (cmd_demux_003_src2_ready),                              //       src2.ready
		.src2_valid         (cmd_demux_003_src2_valid),                              //           .valid
		.src2_data          (cmd_demux_003_src2_data),                               //           .data
		.src2_channel       (cmd_demux_003_src2_channel),                            //           .channel
		.src2_startofpacket (cmd_demux_003_src2_startofpacket),                      //           .startofpacket
		.src2_endofpacket   (cmd_demux_003_src2_endofpacket)                         //           .endofpacket
	);

	system_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                      //       src.ready
		.src_valid           (cmd_mux_src_valid),                      //          .valid
		.src_data            (cmd_mux_src_data),                       //          .data
		.src_channel         (cmd_mux_src_channel),                    //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                   //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                 //          .channel
		.sink0_data          (cmd_demux_src0_data),                    //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),             //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),               //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),             //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_cmd_mux cmd_mux_001 (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                  //          .valid
		.src_data            (cmd_mux_001_src_data),                   //          .data
		.src_channel         (cmd_mux_001_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                   //          .valid
		.sink0_channel       (cmd_demux_src1_channel),                 //          .channel
		.sink0_data          (cmd_demux_src1_data),                    //          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),             //          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),               //          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),             //          .channel
		.sink1_data          (cmd_demux_001_src1_data),                //          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_cmd_mux cmd_mux_002 (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                  //          .valid
		.src_data            (cmd_mux_002_src_data),                   //          .data
		.src_channel         (cmd_mux_002_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                   //          .valid
		.sink0_channel       (cmd_demux_src2_channel),                 //          .channel
		.sink0_data          (cmd_demux_src2_data),                    //          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),             //          .endofpacket
		.sink1_ready         (cmd_demux_001_src2_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_001_src2_valid),               //          .valid
		.sink1_channel       (cmd_demux_001_src2_channel),             //          .channel
		.sink1_data          (cmd_demux_001_src2_data),                //          .data
		.sink1_startofpacket (cmd_demux_001_src2_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src2_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_cmd_mux_003 cmd_mux_003 (
		.clk                 (pll_0_outclk0_clk),                             //       clk.clk
		.reset               (shared_mem_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                         //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                         //          .valid
		.src_data            (cmd_mux_003_src_data),                          //          .data
		.src_channel         (cmd_mux_003_src_channel),                       //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                 //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                   //          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                          //     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                          //          .valid
		.sink0_channel       (cmd_demux_src3_channel),                        //          .channel
		.sink0_data          (cmd_demux_src3_data),                           //          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket)                     //          .endofpacket
	);

	system_mm_interconnect_0_cmd_mux cmd_mux_004 (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                  //          .valid
		.src_data            (cmd_mux_004_src_data),                   //          .data
		.src_channel         (cmd_mux_004_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                   //     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                   //          .valid
		.sink0_channel       (cmd_demux_src4_channel),                 //          .channel
		.sink0_data          (cmd_demux_src4_data),                    //          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket),             //          .endofpacket
		.sink1_ready         (cmd_demux_002_src0_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_002_src0_valid),               //          .valid
		.sink1_channel       (cmd_demux_002_src0_channel),             //          .channel
		.sink1_data          (cmd_demux_002_src0_data),                //          .data
		.sink1_startofpacket (cmd_demux_002_src0_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src0_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_cmd_mux cmd_mux_005 (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                  //          .valid
		.src_data            (cmd_mux_005_src_data),                   //          .data
		.src_channel         (cmd_mux_005_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_002_src1_ready),               //     sink0.ready
		.sink0_valid         (cmd_demux_002_src1_valid),               //          .valid
		.sink0_channel       (cmd_demux_002_src1_channel),             //          .channel
		.sink0_data          (cmd_demux_002_src1_data),                //          .data
		.sink0_startofpacket (cmd_demux_002_src1_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src1_endofpacket),         //          .endofpacket
		.sink1_ready         (cmd_demux_003_src0_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_003_src0_valid),               //          .valid
		.sink1_channel       (cmd_demux_003_src0_channel),             //          .channel
		.sink1_data          (cmd_demux_003_src0_data),                //          .data
		.sink1_startofpacket (cmd_demux_003_src0_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_003_src0_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_cmd_mux_003 cmd_mux_006 (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                  //          .valid
		.src_data            (cmd_mux_006_src_data),                   //          .data
		.src_channel         (cmd_mux_006_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_002_src2_ready),               //     sink0.ready
		.sink0_valid         (cmd_demux_002_src2_valid),               //          .valid
		.sink0_channel       (cmd_demux_002_src2_channel),             //          .channel
		.sink0_data          (cmd_demux_002_src2_data),                //          .data
		.sink0_startofpacket (cmd_demux_002_src2_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src2_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_cmd_mux cmd_mux_007 (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                  //          .valid
		.src_data            (cmd_mux_007_src_data),                   //          .data
		.src_channel         (cmd_mux_007_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_002_src3_ready),               //     sink0.ready
		.sink0_valid         (cmd_demux_002_src3_valid),               //          .valid
		.sink0_channel       (cmd_demux_002_src3_channel),             //          .channel
		.sink0_data          (cmd_demux_002_src3_data),                //          .data
		.sink0_startofpacket (cmd_demux_002_src3_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src3_endofpacket),         //          .endofpacket
		.sink1_ready         (cmd_demux_003_src1_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_003_src1_valid),               //          .valid
		.sink1_channel       (cmd_demux_003_src1_channel),             //          .channel
		.sink1_data          (cmd_demux_003_src1_data),                //          .data
		.sink1_startofpacket (cmd_demux_003_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_003_src1_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_cmd_mux cmd_mux_008 (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                  //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                  //          .valid
		.src_data            (cmd_mux_008_src_data),                   //          .data
		.src_channel         (cmd_mux_008_src_channel),                //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),            //          .endofpacket
		.sink0_ready         (cmd_demux_002_src4_ready),               //     sink0.ready
		.sink0_valid         (cmd_demux_002_src4_valid),               //          .valid
		.sink0_channel       (cmd_demux_002_src4_channel),             //          .channel
		.sink0_data          (cmd_demux_002_src4_data),                //          .data
		.sink0_startofpacket (cmd_demux_002_src4_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src4_endofpacket),         //          .endofpacket
		.sink1_ready         (cmd_demux_003_src2_ready),               //     sink1.ready
		.sink1_valid         (cmd_demux_003_src2_valid),               //          .valid
		.sink1_channel       (cmd_demux_003_src2_channel),             //          .channel
		.sink1_data          (cmd_demux_003_src2_data),                //          .data
		.sink1_startofpacket (cmd_demux_003_src2_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (cmd_demux_003_src2_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_cmd_mux_003 cmd_mux_009 (
		.clk                 (pll_0_outclk0_clk),                             //       clk.clk
		.reset               (shared_mem_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                         //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                         //          .valid
		.src_data            (cmd_mux_009_src_data),                          //          .data
		.src_channel         (cmd_mux_009_src_channel),                       //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),                 //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),                   //          .endofpacket
		.sink0_ready         (cmd_demux_002_src5_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_002_src5_valid),                      //          .valid
		.sink0_channel       (cmd_demux_002_src5_channel),                    //          .channel
		.sink0_data          (cmd_demux_002_src5_data),                       //          .data
		.sink0_startofpacket (cmd_demux_002_src5_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src5_endofpacket)                 //          .endofpacket
	);

	system_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                   //      sink.ready
		.sink_channel       (router_004_src_channel),                 //          .channel
		.sink_data          (router_004_src_data),                    //          .data
		.sink_startofpacket (router_004_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_004_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_src0_ready),                   //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                   //          .valid
		.src0_data          (rsp_demux_src0_data),                    //          .data
		.src0_channel       (rsp_demux_src0_channel),                 //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),           //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),             //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                   //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                   //          .valid
		.src1_data          (rsp_demux_src1_data),                    //          .data
		.src1_channel       (rsp_demux_src1_channel),                 //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),           //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)              //          .endofpacket
	);

	system_mm_interconnect_0_rsp_demux rsp_demux_001 (
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                   //      sink.ready
		.sink_channel       (router_005_src_channel),                 //          .channel
		.sink_data          (router_005_src_data),                    //          .data
		.sink_startofpacket (router_005_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_005_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),               //          .valid
		.src0_data          (rsp_demux_001_src0_data),                //          .data
		.src0_channel       (rsp_demux_001_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),         //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),               //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),               //          .valid
		.src1_data          (rsp_demux_001_src1_data),                //          .data
		.src1_channel       (rsp_demux_001_src1_channel),             //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),       //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_rsp_demux rsp_demux_002 (
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                   //      sink.ready
		.sink_channel       (router_006_src_channel),                 //          .channel
		.sink_data          (router_006_src_data),                    //          .data
		.sink_startofpacket (router_006_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_006_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),               //          .valid
		.src0_data          (rsp_demux_002_src0_data),                //          .data
		.src0_channel       (rsp_demux_002_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),         //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),               //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),               //          .valid
		.src1_data          (rsp_demux_002_src1_data),                //          .data
		.src1_channel       (rsp_demux_002_src1_channel),             //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),       //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_rsp_demux_003 rsp_demux_003 (
		.clk                (pll_0_outclk0_clk),                                 //       clk.clk
		.reset              (shared_mem_reset1_reset_bridge_in_reset_reset),     // clk_reset.reset
		.sink_ready         (shared_mem_s1_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (shared_mem_s1_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (shared_mem_s1_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (shared_mem_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (shared_mem_s1_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (shared_mem_s1_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                          //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                          //          .valid
		.src0_data          (rsp_demux_003_src0_data),                           //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                        //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                  //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                     //          .endofpacket
	);

	system_mm_interconnect_0_rsp_demux rsp_demux_004 (
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                   //      sink.ready
		.sink_channel       (router_008_src_channel),                 //          .channel
		.sink_data          (router_008_src_data),                    //          .data
		.sink_startofpacket (router_008_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_008_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),               //          .valid
		.src0_data          (rsp_demux_004_src0_data),                //          .data
		.src0_channel       (rsp_demux_004_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),         //          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),               //      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),               //          .valid
		.src1_data          (rsp_demux_004_src1_data),                //          .data
		.src1_channel       (rsp_demux_004_src1_channel),             //          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),       //          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_rsp_demux rsp_demux_005 (
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                   //      sink.ready
		.sink_channel       (router_009_src_channel),                 //          .channel
		.sink_data          (router_009_src_data),                    //          .data
		.sink_startofpacket (router_009_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_009_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),               //          .valid
		.src0_data          (rsp_demux_005_src0_data),                //          .data
		.src0_channel       (rsp_demux_005_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket),         //          .endofpacket
		.src1_ready         (rsp_demux_005_src1_ready),               //      src1.ready
		.src1_valid         (rsp_demux_005_src1_valid),               //          .valid
		.src1_data          (rsp_demux_005_src1_data),                //          .data
		.src1_channel       (rsp_demux_005_src1_channel),             //          .channel
		.src1_startofpacket (rsp_demux_005_src1_startofpacket),       //          .startofpacket
		.src1_endofpacket   (rsp_demux_005_src1_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_rsp_demux_003 rsp_demux_006 (
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                   //      sink.ready
		.sink_channel       (router_010_src_channel),                 //          .channel
		.sink_data          (router_010_src_data),                    //          .data
		.sink_startofpacket (router_010_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_010_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),               //          .valid
		.src0_data          (rsp_demux_006_src0_data),                //          .data
		.src0_channel       (rsp_demux_006_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_rsp_demux rsp_demux_007 (
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                   //      sink.ready
		.sink_channel       (router_011_src_channel),                 //          .channel
		.sink_data          (router_011_src_data),                    //          .data
		.sink_startofpacket (router_011_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_011_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),               //          .valid
		.src0_data          (rsp_demux_007_src0_data),                //          .data
		.src0_channel       (rsp_demux_007_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket),         //          .endofpacket
		.src1_ready         (rsp_demux_007_src1_ready),               //      src1.ready
		.src1_valid         (rsp_demux_007_src1_valid),               //          .valid
		.src1_data          (rsp_demux_007_src1_data),                //          .data
		.src1_channel       (rsp_demux_007_src1_channel),             //          .channel
		.src1_startofpacket (rsp_demux_007_src1_startofpacket),       //          .startofpacket
		.src1_endofpacket   (rsp_demux_007_src1_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_rsp_demux rsp_demux_008 (
		.clk                (pll_0_outclk0_clk),                      //       clk.clk
		.reset              (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                   //      sink.ready
		.sink_channel       (router_012_src_channel),                 //          .channel
		.sink_data          (router_012_src_data),                    //          .data
		.sink_startofpacket (router_012_src_startofpacket),           //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),             //          .endofpacket
		.sink_valid         (router_012_src_valid),                   //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),               //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),               //          .valid
		.src0_data          (rsp_demux_008_src0_data),                //          .data
		.src0_channel       (rsp_demux_008_src0_channel),             //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),       //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket),         //          .endofpacket
		.src1_ready         (rsp_demux_008_src1_ready),               //      src1.ready
		.src1_valid         (rsp_demux_008_src1_valid),               //          .valid
		.src1_data          (rsp_demux_008_src1_data),                //          .data
		.src1_channel       (rsp_demux_008_src1_channel),             //          .channel
		.src1_startofpacket (rsp_demux_008_src1_startofpacket),       //          .startofpacket
		.src1_endofpacket   (rsp_demux_008_src1_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_rsp_demux_003 rsp_demux_009 (
		.clk                (pll_0_outclk0_clk),                                 //       clk.clk
		.reset              (shared_mem_reset1_reset_bridge_in_reset_reset),     // clk_reset.reset
		.sink_ready         (shared_mem_s2_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (shared_mem_s2_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (shared_mem_s2_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (shared_mem_s2_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (shared_mem_s2_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (shared_mem_s2_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                          //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                          //          .valid
		.src0_data          (rsp_demux_009_src0_data),                           //          .data
		.src0_channel       (rsp_demux_009_src0_channel),                        //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),                  //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket)                     //          .endofpacket
	);

	system_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                      //       src.ready
		.src_valid           (rsp_mux_src_valid),                      //          .valid
		.src_data            (rsp_mux_src_data),                       //          .data
		.src_channel         (rsp_mux_src_channel),                    //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),              //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                   //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                   //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                 //          .channel
		.sink0_data          (rsp_demux_src0_data),                    //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),             //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),               //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),             //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),         //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),               //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),               //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),             //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),       //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),         //          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),               //     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),               //          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),             //          .channel
		.sink3_data          (rsp_demux_003_src0_data),                //          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),       //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),         //          .endofpacket
		.sink4_ready         (rsp_demux_004_src0_ready),               //     sink4.ready
		.sink4_valid         (rsp_demux_004_src0_valid),               //          .valid
		.sink4_channel       (rsp_demux_004_src0_channel),             //          .channel
		.sink4_data          (rsp_demux_004_src0_data),                //          .data
		.sink4_startofpacket (rsp_demux_004_src0_startofpacket),       //          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src0_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                  //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                  //          .valid
		.src_data            (rsp_mux_001_src_data),                   //          .data
		.src_channel         (rsp_mux_001_src_channel),                //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),            //          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                   //     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                   //          .valid
		.sink0_channel       (rsp_demux_src1_channel),                 //          .channel
		.sink0_data          (rsp_demux_src1_data),                    //          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),           //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket),             //          .endofpacket
		.sink1_ready         (rsp_demux_001_src1_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_001_src1_valid),               //          .valid
		.sink1_channel       (rsp_demux_001_src1_channel),             //          .channel
		.sink1_data          (rsp_demux_001_src1_data),                //          .data
		.sink1_startofpacket (rsp_demux_001_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src1_endofpacket),         //          .endofpacket
		.sink2_ready         (rsp_demux_002_src1_ready),               //     sink2.ready
		.sink2_valid         (rsp_demux_002_src1_valid),               //          .valid
		.sink2_channel       (rsp_demux_002_src1_channel),             //          .channel
		.sink2_data          (rsp_demux_002_src1_data),                //          .data
		.sink2_startofpacket (rsp_demux_002_src1_startofpacket),       //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src1_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                  //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                  //          .valid
		.src_data            (rsp_mux_002_src_data),                   //          .data
		.src_channel         (rsp_mux_002_src_channel),                //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),            //          .endofpacket
		.sink0_ready         (rsp_demux_004_src1_ready),               //     sink0.ready
		.sink0_valid         (rsp_demux_004_src1_valid),               //          .valid
		.sink0_channel       (rsp_demux_004_src1_channel),             //          .channel
		.sink0_data          (rsp_demux_004_src1_data),                //          .data
		.sink0_startofpacket (rsp_demux_004_src1_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (rsp_demux_004_src1_endofpacket),         //          .endofpacket
		.sink1_ready         (rsp_demux_005_src0_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_005_src0_valid),               //          .valid
		.sink1_channel       (rsp_demux_005_src0_channel),             //          .channel
		.sink1_data          (rsp_demux_005_src0_data),                //          .data
		.sink1_startofpacket (rsp_demux_005_src0_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_005_src0_endofpacket),         //          .endofpacket
		.sink2_ready         (rsp_demux_006_src0_ready),               //     sink2.ready
		.sink2_valid         (rsp_demux_006_src0_valid),               //          .valid
		.sink2_channel       (rsp_demux_006_src0_channel),             //          .channel
		.sink2_data          (rsp_demux_006_src0_data),                //          .data
		.sink2_startofpacket (rsp_demux_006_src0_startofpacket),       //          .startofpacket
		.sink2_endofpacket   (rsp_demux_006_src0_endofpacket),         //          .endofpacket
		.sink3_ready         (rsp_demux_007_src0_ready),               //     sink3.ready
		.sink3_valid         (rsp_demux_007_src0_valid),               //          .valid
		.sink3_channel       (rsp_demux_007_src0_channel),             //          .channel
		.sink3_data          (rsp_demux_007_src0_data),                //          .data
		.sink3_startofpacket (rsp_demux_007_src0_startofpacket),       //          .startofpacket
		.sink3_endofpacket   (rsp_demux_007_src0_endofpacket),         //          .endofpacket
		.sink4_ready         (rsp_demux_008_src0_ready),               //     sink4.ready
		.sink4_valid         (rsp_demux_008_src0_valid),               //          .valid
		.sink4_channel       (rsp_demux_008_src0_channel),             //          .channel
		.sink4_data          (rsp_demux_008_src0_data),                //          .data
		.sink4_startofpacket (rsp_demux_008_src0_startofpacket),       //          .startofpacket
		.sink4_endofpacket   (rsp_demux_008_src0_endofpacket),         //          .endofpacket
		.sink5_ready         (rsp_demux_009_src0_ready),               //     sink5.ready
		.sink5_valid         (rsp_demux_009_src0_valid),               //          .valid
		.sink5_channel       (rsp_demux_009_src0_channel),             //          .channel
		.sink5_data          (rsp_demux_009_src0_data),                //          .data
		.sink5_startofpacket (rsp_demux_009_src0_startofpacket),       //          .startofpacket
		.sink5_endofpacket   (rsp_demux_009_src0_endofpacket)          //          .endofpacket
	);

	system_mm_interconnect_0_rsp_mux_001 rsp_mux_003 (
		.clk                 (pll_0_outclk0_clk),                      //       clk.clk
		.reset               (cpu1_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                  //       src.ready
		.src_valid           (rsp_mux_003_src_valid),                  //          .valid
		.src_data            (rsp_mux_003_src_data),                   //          .data
		.src_channel         (rsp_mux_003_src_channel),                //          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),          //          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),            //          .endofpacket
		.sink0_ready         (rsp_demux_005_src1_ready),               //     sink0.ready
		.sink0_valid         (rsp_demux_005_src1_valid),               //          .valid
		.sink0_channel       (rsp_demux_005_src1_channel),             //          .channel
		.sink0_data          (rsp_demux_005_src1_data),                //          .data
		.sink0_startofpacket (rsp_demux_005_src1_startofpacket),       //          .startofpacket
		.sink0_endofpacket   (rsp_demux_005_src1_endofpacket),         //          .endofpacket
		.sink1_ready         (rsp_demux_007_src1_ready),               //     sink1.ready
		.sink1_valid         (rsp_demux_007_src1_valid),               //          .valid
		.sink1_channel       (rsp_demux_007_src1_channel),             //          .channel
		.sink1_data          (rsp_demux_007_src1_data),                //          .data
		.sink1_startofpacket (rsp_demux_007_src1_startofpacket),       //          .startofpacket
		.sink1_endofpacket   (rsp_demux_007_src1_endofpacket),         //          .endofpacket
		.sink2_ready         (rsp_demux_008_src1_ready),               //     sink2.ready
		.sink2_valid         (rsp_demux_008_src1_valid),               //          .valid
		.sink2_channel       (rsp_demux_008_src1_channel),             //          .channel
		.sink2_data          (rsp_demux_008_src1_data),                //          .data
		.sink2_startofpacket (rsp_demux_008_src1_startofpacket),       //          .startofpacket
		.sink2_endofpacket   (rsp_demux_008_src1_endofpacket)          //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (50),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (60),
		.IN_PKT_BYTE_CNT_L             (57),
		.IN_PKT_TRANS_COMPRESSED_READ  (51),
		.IN_PKT_TRANS_WRITE            (53),
		.IN_PKT_BURSTWRAP_H            (63),
		.IN_PKT_BURSTWRAP_L            (61),
		.IN_PKT_BURST_SIZE_H           (66),
		.IN_PKT_BURST_SIZE_L           (64),
		.IN_PKT_RESPONSE_STATUS_H      (90),
		.IN_PKT_RESPONSE_STATUS_L      (89),
		.IN_PKT_TRANS_EXCLUSIVE        (56),
		.IN_PKT_BURST_TYPE_H           (68),
		.IN_PKT_BURST_TYPE_L           (67),
		.IN_PKT_ORI_BURST_SIZE_L       (91),
		.IN_PKT_ORI_BURST_SIZE_H       (93),
		.IN_ST_DATA_W                  (94),
		.OUT_PKT_ADDR_H                (86),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (96),
		.OUT_PKT_BYTE_CNT_L            (93),
		.OUT_PKT_TRANS_COMPRESSED_READ (87),
		.OUT_PKT_BURST_SIZE_H          (102),
		.OUT_PKT_BURST_SIZE_L          (100),
		.OUT_PKT_RESPONSE_STATUS_H     (126),
		.OUT_PKT_RESPONSE_STATUS_L     (125),
		.OUT_PKT_TRANS_EXCLUSIVE       (92),
		.OUT_PKT_BURST_TYPE_H          (104),
		.OUT_PKT_BURST_TYPE_L          (103),
		.OUT_PKT_ORI_BURST_SIZE_L      (127),
		.OUT_PKT_ORI_BURST_SIZE_H      (129),
		.OUT_ST_DATA_W                 (130),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) shared_mem_s1_cmd_width_adapter (
		.clk                  (pll_0_outclk0_clk),                                 //       clk.clk
		.reset                (shared_mem_reset1_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_valid             (cmd_mux_003_src_valid),                             //      sink.valid
		.in_channel           (cmd_mux_003_src_channel),                           //          .channel
		.in_startofpacket     (cmd_mux_003_src_startofpacket),                     //          .startofpacket
		.in_endofpacket       (cmd_mux_003_src_endofpacket),                       //          .endofpacket
		.in_ready             (cmd_mux_003_src_ready),                             //          .ready
		.in_data              (cmd_mux_003_src_data),                              //          .data
		.out_endofpacket      (shared_mem_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (shared_mem_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (shared_mem_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (shared_mem_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (shared_mem_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (shared_mem_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                             // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (50),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (60),
		.IN_PKT_BYTE_CNT_L             (57),
		.IN_PKT_TRANS_COMPRESSED_READ  (51),
		.IN_PKT_TRANS_WRITE            (53),
		.IN_PKT_BURSTWRAP_H            (63),
		.IN_PKT_BURSTWRAP_L            (61),
		.IN_PKT_BURST_SIZE_H           (66),
		.IN_PKT_BURST_SIZE_L           (64),
		.IN_PKT_RESPONSE_STATUS_H      (90),
		.IN_PKT_RESPONSE_STATUS_L      (89),
		.IN_PKT_TRANS_EXCLUSIVE        (56),
		.IN_PKT_BURST_TYPE_H           (68),
		.IN_PKT_BURST_TYPE_L           (67),
		.IN_PKT_ORI_BURST_SIZE_L       (91),
		.IN_PKT_ORI_BURST_SIZE_H       (93),
		.IN_ST_DATA_W                  (94),
		.OUT_PKT_ADDR_H                (86),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (96),
		.OUT_PKT_BYTE_CNT_L            (93),
		.OUT_PKT_TRANS_COMPRESSED_READ (87),
		.OUT_PKT_BURST_SIZE_H          (102),
		.OUT_PKT_BURST_SIZE_L          (100),
		.OUT_PKT_RESPONSE_STATUS_H     (126),
		.OUT_PKT_RESPONSE_STATUS_L     (125),
		.OUT_PKT_TRANS_EXCLUSIVE       (92),
		.OUT_PKT_BURST_TYPE_H          (104),
		.OUT_PKT_BURST_TYPE_L          (103),
		.OUT_PKT_ORI_BURST_SIZE_L      (127),
		.OUT_PKT_ORI_BURST_SIZE_H      (129),
		.OUT_ST_DATA_W                 (130),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) shared_mem_s2_cmd_width_adapter (
		.clk                  (pll_0_outclk0_clk),                                 //       clk.clk
		.reset                (shared_mem_reset1_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_valid             (cmd_mux_009_src_valid),                             //      sink.valid
		.in_channel           (cmd_mux_009_src_channel),                           //          .channel
		.in_startofpacket     (cmd_mux_009_src_startofpacket),                     //          .startofpacket
		.in_endofpacket       (cmd_mux_009_src_endofpacket),                       //          .endofpacket
		.in_ready             (cmd_mux_009_src_ready),                             //          .ready
		.in_data              (cmd_mux_009_src_data),                              //          .data
		.out_endofpacket      (shared_mem_s2_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (shared_mem_s2_cmd_width_adapter_src_data),          //          .data
		.out_channel          (shared_mem_s2_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (shared_mem_s2_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (shared_mem_s2_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (shared_mem_s2_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                             // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (86),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (96),
		.IN_PKT_BYTE_CNT_L             (93),
		.IN_PKT_TRANS_COMPRESSED_READ  (87),
		.IN_PKT_TRANS_WRITE            (89),
		.IN_PKT_BURSTWRAP_H            (99),
		.IN_PKT_BURSTWRAP_L            (97),
		.IN_PKT_BURST_SIZE_H           (102),
		.IN_PKT_BURST_SIZE_L           (100),
		.IN_PKT_RESPONSE_STATUS_H      (126),
		.IN_PKT_RESPONSE_STATUS_L      (125),
		.IN_PKT_TRANS_EXCLUSIVE        (92),
		.IN_PKT_BURST_TYPE_H           (104),
		.IN_PKT_BURST_TYPE_L           (103),
		.IN_PKT_ORI_BURST_SIZE_L       (127),
		.IN_PKT_ORI_BURST_SIZE_H       (129),
		.IN_ST_DATA_W                  (130),
		.OUT_PKT_ADDR_H                (50),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (60),
		.OUT_PKT_BYTE_CNT_L            (57),
		.OUT_PKT_TRANS_COMPRESSED_READ (51),
		.OUT_PKT_BURST_SIZE_H          (66),
		.OUT_PKT_BURST_SIZE_L          (64),
		.OUT_PKT_RESPONSE_STATUS_H     (90),
		.OUT_PKT_RESPONSE_STATUS_L     (89),
		.OUT_PKT_TRANS_EXCLUSIVE       (56),
		.OUT_PKT_BURST_TYPE_H          (68),
		.OUT_PKT_BURST_TYPE_L          (67),
		.OUT_PKT_ORI_BURST_SIZE_L      (91),
		.OUT_PKT_ORI_BURST_SIZE_H      (93),
		.OUT_ST_DATA_W                 (94),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) shared_mem_s1_rsp_width_adapter (
		.clk                  (pll_0_outclk0_clk),                                 //       clk.clk
		.reset                (shared_mem_reset1_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_valid             (router_007_src_valid),                              //      sink.valid
		.in_channel           (router_007_src_channel),                            //          .channel
		.in_startofpacket     (router_007_src_startofpacket),                      //          .startofpacket
		.in_endofpacket       (router_007_src_endofpacket),                        //          .endofpacket
		.in_ready             (router_007_src_ready),                              //          .ready
		.in_data              (router_007_src_data),                               //          .data
		.out_endofpacket      (shared_mem_s1_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (shared_mem_s1_rsp_width_adapter_src_data),          //          .data
		.out_channel          (shared_mem_s1_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (shared_mem_s1_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (shared_mem_s1_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (shared_mem_s1_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                             // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (86),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (96),
		.IN_PKT_BYTE_CNT_L             (93),
		.IN_PKT_TRANS_COMPRESSED_READ  (87),
		.IN_PKT_TRANS_WRITE            (89),
		.IN_PKT_BURSTWRAP_H            (99),
		.IN_PKT_BURSTWRAP_L            (97),
		.IN_PKT_BURST_SIZE_H           (102),
		.IN_PKT_BURST_SIZE_L           (100),
		.IN_PKT_RESPONSE_STATUS_H      (126),
		.IN_PKT_RESPONSE_STATUS_L      (125),
		.IN_PKT_TRANS_EXCLUSIVE        (92),
		.IN_PKT_BURST_TYPE_H           (104),
		.IN_PKT_BURST_TYPE_L           (103),
		.IN_PKT_ORI_BURST_SIZE_L       (127),
		.IN_PKT_ORI_BURST_SIZE_H       (129),
		.IN_ST_DATA_W                  (130),
		.OUT_PKT_ADDR_H                (50),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (60),
		.OUT_PKT_BYTE_CNT_L            (57),
		.OUT_PKT_TRANS_COMPRESSED_READ (51),
		.OUT_PKT_BURST_SIZE_H          (66),
		.OUT_PKT_BURST_SIZE_L          (64),
		.OUT_PKT_RESPONSE_STATUS_H     (90),
		.OUT_PKT_RESPONSE_STATUS_L     (89),
		.OUT_PKT_TRANS_EXCLUSIVE       (56),
		.OUT_PKT_BURST_TYPE_H          (68),
		.OUT_PKT_BURST_TYPE_L          (67),
		.OUT_PKT_ORI_BURST_SIZE_L      (91),
		.OUT_PKT_ORI_BURST_SIZE_H      (93),
		.OUT_ST_DATA_W                 (94),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) shared_mem_s2_rsp_width_adapter (
		.clk                  (pll_0_outclk0_clk),                                 //       clk.clk
		.reset                (shared_mem_reset1_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_valid             (router_013_src_valid),                              //      sink.valid
		.in_channel           (router_013_src_channel),                            //          .channel
		.in_startofpacket     (router_013_src_startofpacket),                      //          .startofpacket
		.in_endofpacket       (router_013_src_endofpacket),                        //          .endofpacket
		.in_ready             (router_013_src_ready),                              //          .ready
		.in_data              (router_013_src_data),                               //          .data
		.out_endofpacket      (shared_mem_s2_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (shared_mem_s2_rsp_width_adapter_src_data),          //          .data
		.out_channel          (shared_mem_s2_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (shared_mem_s2_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (shared_mem_s2_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (shared_mem_s2_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                             // (terminated)
	);

	system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                           // in_clk_0.clk
		.in_rst_0_reset (cpu0_reset_reset_bridge_in_reset_reset),                      // in_rst_0.reset
		.in_0_data      (cpu0_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu0_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu0_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                                //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                               //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                               //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                                //         .error
	);

	system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                               // in_clk_0.clk
		.in_rst_0_reset (cpu0_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (cpu0_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu0_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu0_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),               //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),               //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                //         .error
	);

	system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                      // in_clk_0.clk
		.in_rst_0_reset (cpu0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (cpu0_ocm_s1_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu0_ocm_s1_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu0_ocm_s1_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),       //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),      //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),      //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)       //         .error
	);

	system_mm_interconnect_0_avalon_st_adapter_003 #(
		.inBitsPerSymbol (66),
		.inUsePackets    (0),
		.inDataWidth     (66),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (66),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                             // in_clk_0.clk
		.in_rst_0_reset (shared_mem_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (shared_mem_s1_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (shared_mem_s1_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (shared_mem_s1_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),              //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),             //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),             //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)              //         .error
	);

	system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                      // in_clk_0.clk
		.in_rst_0_reset (cpu1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (mutex_s1_agent_rdata_fifo_src_data),     //     in_0.data
		.in_0_valid     (mutex_s1_agent_rdata_fifo_src_valid),    //         .valid
		.in_0_ready     (mutex_s1_agent_rdata_fifo_src_ready),    //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),       //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),      //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),      //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)       //         .error
	);

	system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                                           // in_clk_0.clk
		.in_rst_0_reset (cpu1_reset_reset_bridge_in_reset_reset),                      // in_rst_0.reset
		.in_0_data      (cpu1_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu1_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu1_jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                            //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                           //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                           //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                            //         .error
	);

	system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                      // in_clk_0.clk
		.in_rst_0_reset (cpu1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (datagen_bus_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (datagen_bus_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (datagen_bus_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),       //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),      //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),      //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)       //         .error
	);

	system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                               // in_clk_0.clk
		.in_rst_0_reset (cpu1_reset_reset_bridge_in_reset_reset),          // in_rst_0.reset
		.in_0_data      (cpu1_debug_mem_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu1_debug_mem_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu1_debug_mem_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),                //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),               //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),               //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)                //         .error
	);

	system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                      // in_clk_0.clk
		.in_rst_0_reset (cpu1_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (cpu1_ocm_s1_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (cpu1_ocm_s1_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (cpu1_ocm_s1_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),       //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),      //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),      //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)       //         .error
	);

	system_mm_interconnect_0_avalon_st_adapter_003 #(
		.inBitsPerSymbol (66),
		.inUsePackets    (0),
		.inDataWidth     (66),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (66),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (pll_0_outclk0_clk),                             // in_clk_0.clk
		.in_rst_0_reset (shared_mem_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (shared_mem_s2_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (shared_mem_s2_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (shared_mem_s2_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),              //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),             //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),             //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)              //         .error
	);

endmodule
