{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "qsys_nios2_ddr3.qsys qsys_nios2_ddr3.BAK.qsys " "Backing up file \"qsys_nios2_ddr3.qsys\" to \"qsys_nios2_ddr3.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1487185633506 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v qsys_nios2_ddr3.BAK.v " "Backing up file \"qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v\" to \"qsys_nios2_ddr3.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1487185633506 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys qsys_nios2_ddr3.qsys " "Started upgrading IP component Qsys with file \"qsys_nios2_ddr3.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1487185633506 ""}
{ "Info" "" "" "2017.02.15.14:07:41 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.02.15.14:07:41 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1487185661170 ""}
{ "Info" "" "" "2017.02.15.14:07:41 Info: Upgrading from core type Nios II (Classic) Processor with version 16.0 to core type Nios II Processor with version 16.0" {  } {  } 0 0 "2017.02.15.14:07:41 Info: Upgrading from core type Nios II (Classic) Processor with version 16.0 to core type Nios II Processor with version 16.0" 0 0 "Shell" 0 -1 1487185661649 ""}
{ "Info" "" "" "2017.02.15.14:07:41 Info: Migration Successful" {  } {  } 0 0 "2017.02.15.14:07:41 Info: Migration Successful" 0 0 "Shell" 0 -1 1487185661649 ""}
{ "Info" "" "" "2017.02.15.14:07:41 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.02.15.14:07:41 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1487185661649 ""}
{ "Info" "qsys_nios2_ddr3_generation.rpt" "" "2017.02.15.14:08:05 Info: Saving generation log to /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Saving generation log to /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3" 0 0 "Shell" 0 -1 1487185685583 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1487185685589 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSXFC6D6F31C8ES" "" "2017.02.15.14:08:05 Info: qsys-generate /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3" {  } {  } 0 0 "2017.02.15.14:08:05 Info: qsys-generate /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3" 0 0 "Shell" 0 -1 1487185685602 ""}
{ "Info" "qsys_nios2_ddr3.qsys" "" "2017.02.15.14:08:05 Info: Loading dommb_rev1_ddr3_test" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Loading dommb_rev1_ddr3_test" 0 0 "Shell" 0 -1 1487185685688 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Reading input file" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Reading input file" 0 0 "Shell" 0 -1 1487185685757 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Adding clk_0 \[clock_source 16.0\]" 0 0 "Shell" 0 -1 1487185685768 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1487185685779 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\]" 0 0 "Shell" 0 -1 1487185685779 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1487185685785 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 16.0\]" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 16.0\]" 0 0 "Shell" 0 -1 1487185685785 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Parameterizing module mem_if_ddr3_emif_0" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Parameterizing module mem_if_ddr3_emif_0" 0 0 "Shell" 0 -1 1487185685788 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.0\]" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.0\]" 0 0 "Shell" 0 -1 1487185685817 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1487185685825 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" 0 0 "Shell" 0 -1 1487185685829 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1487185685837 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Adding pll_0 \[altera_pll 16.0\]" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Adding pll_0 \[altera_pll 16.0\]" 0 0 "Shell" 0 -1 1487185685838 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Parameterizing module pll_0" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1487185685841 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 16.0\]" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 16.0\]" 0 0 "Shell" 0 -1 1487185685848 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1487185685849 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Building connections" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Building connections" 0 0 "Shell" 0 -1 1487185685851 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Parameterizing connections" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1487185685871 ""}
{ "Info" "" "" "2017.02.15.14:08:05 Info: Validating" {  } {  } 0 0 "2017.02.15.14:08:05 Info: Validating" 0 0 "Shell" 0 -1 1487185685872 ""}
{ "Info" "" "" "2017.02.15.14:08:08 Info: Done reading input file" {  } {  } 0 0 "2017.02.15.14:08:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1487185688767 ""}
{ "Info" "" "" "2017.02.15.14:08:10 Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.02.15.14:08:10 Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1487185690435 ""}
{ "Warning" "" "" "2017.02.15.14:08:10 Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 0 "2017.02.15.14:08:10 Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" 0 0 "Shell" 0 -1 1487185690436 ""}
{ "Info" "" "" "2017.02.15.14:08:10 Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz" {  } {  } 0 0 "2017.02.15.14:08:10 Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz" 0 0 "Shell" 0 -1 1487185690442 ""}
{ "Info" "" "" "2017.02.15.14:08:10 Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2017.02.15.14:08:10 Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1487185690442 ""}
{ "Info" "" "" "2017.02.15.14:08:10 Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.02.15.14:08:10 Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1487185690442 ""}
{ "Info" "" "" "2017.02.15.14:08:10 Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.02.15.14:08:10 Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1487185690443 ""}
{ "Info" "" "" "2017.02.15.14:08:11 Info: qsys_nios2_ddr3: Generating qsys_nios2_ddr3 \"qsys_nios2_ddr3\" for SIM_VERILOG" {  } {  } 0 0 "2017.02.15.14:08:11 Info: qsys_nios2_ddr3: Generating qsys_nios2_ddr3 \"qsys_nios2_ddr3\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1487185691635 ""}
{ "Info" "" "" "2017.02.15.14:08:15 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2017.02.15.14:08:15 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1487185695247 ""}
{ "Info" "" "" "2017.02.15.14:08:15 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_001.sink1" {  } {  } 0 0 "2017.02.15.14:08:15 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_001.sink1" 0 0 "Shell" 0 -1 1487185695280 ""}
{ "Info" "" "" "2017.02.15.14:08:15 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2017.02.15.14:08:15 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1487185695283 ""}
{ "Info" "" "" "2017.02.15.14:08:15 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink0" {  } {  } 0 0 "2017.02.15.14:08:15 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink0" 0 0 "Shell" 0 -1 1487185695313 ""}
{ "Info" "  ]" "" "2017.02.15.14:08:19 Info: jtag_uart_0: Starting RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'\n2017.02.15.14:08:19 Info: jtag_uart_0:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_nios2_ddr3_jtag_uart_0 --dir=/tmp/alt7212_5071037097079741680.dir/0001_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0001_jtag_uart_0_gen//qsys_nios2_ddr3_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7212_5071037097079741680.dir/0001_jtag_uart_0_gen" {  } {  } 0 0 "2017.02.15.14:08:19 Info: jtag_uart_0: Starting RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'\n2017.02.15.14:08:19 Info: jtag_uart_0:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_nios2_ddr3_jtag_uart_0 --dir=/tmp/alt7212_5071037097079741680.dir/0001_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0001_jtag_uart_0_gen//qsys_nios2_ddr3_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7212_5071037097079741680.dir/0001_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1487185699583 ""}
{ "Info" "" "" "2017.02.15.14:08:20 Info: jtag_uart_0: Done RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'" {  } {  } 0 0 "2017.02.15.14:08:20 Info: jtag_uart_0: Done RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'" 0 0 "Shell" 0 -1 1487185700090 ""}
{ "Info" "" "" "2017.02.15.14:08:20 Info: jtag_uart_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2017.02.15.14:08:20 Info: jtag_uart_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1487185700106 ""}
{ "Info" "" "" "2017.02.15.14:08:21 Info: mem_if_ddr3_emif_0: \"qsys_nios2_ddr3\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" {  } {  } 0 0 "2017.02.15.14:08:21 Info: mem_if_ddr3_emif_0: \"qsys_nios2_ddr3\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" 0 0 "Shell" 0 -1 1487185701632 ""}
{ "Info" "" "" "2017.02.15.14:08:21 Info: nios2_qsys_0: \"qsys_nios2_ddr3\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2017.02.15.14:08:21 Info: nios2_qsys_0: \"qsys_nios2_ddr3\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1487185701691 ""}
{ "Info" "  ]" "" "2017.02.15.14:08:21 Info: onchip_memory2_0: Starting RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'\n2017.02.15.14:08:21 Info: onchip_memory2_0:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_nios2_ddr3_onchip_memory2_0 --dir=/tmp/alt7212_5071037097079741680.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0002_onchip_memory2_0_gen//qsys_nios2_ddr3_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7212_5071037097079741680.dir/0002_onchip_memory2_0_gen" {  } {  } 0 0 "2017.02.15.14:08:21 Info: onchip_memory2_0: Starting RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'\n2017.02.15.14:08:21 Info: onchip_memory2_0:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_nios2_ddr3_onchip_memory2_0 --dir=/tmp/alt7212_5071037097079741680.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0002_onchip_memory2_0_gen//qsys_nios2_ddr3_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7212_5071037097079741680.dir/0002_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1487185701695 ""}
{ "Info" "" "" "2017.02.15.14:08:21 Info: onchip_memory2_0: Done RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'\n2017.02.15.14:08:21 Info: onchip_memory2_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.02.15.14:08:21 Info: onchip_memory2_0: Done RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'\n2017.02.15.14:08:21 Info: onchip_memory2_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1487185701888 ""}
{ "Info" "" "" "2017.02.15.14:08:21 Info: pll_0: Generating simgen model" {  } {  } 0 0 "2017.02.15.14:08:21 Info: pll_0: Generating simgen model" 0 0 "Shell" 0 -1 1487185701951 ""}
{ "Info" "qsys_nios2_ddr3_pll_0.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 1280 megabytes\n    Info: Processing ended: Wed Feb 15 14:08:42 2017\n    Info: Elapsed time: 00:00:17\n    Info: Total CPU time (on all processors): 00:00:14\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 1019 megabytes\n    Info: Processing ended: Wed Feb 15 14:08:43 2017\n    Info: Elapsed time: 00:00:20\n    Info: Total CPU time (on all processors): 00:00:15" "" "2017.02.15.14:08:44 Info: pll_0: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition\n    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed Feb 15 14:08:23 2017\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition\n    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed Feb 15 14:08:25 2017\nInfo: Command: quartus_map qsys_nios2_ddr3_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20029): Only one processor detected - disabling parallel compilation\nInfo (12021): Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3_pll_0.v\n    Info (12023): Found entity 1: qsys_nios2_ddr3_pll_0 File: /tmp/alt7212_5071037097079741680.dir/0003_pll_0_gen/qsys_nios2_ddr3_pll_0.v Line: 2\nInfo (12127): Elaborating entity \"qsys_nios2_ddr3_pll_0\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7212_5071037097079741680.dir/0003_pll_0_gen/qsys_nios2_ddr3_pll_0.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7212_5071037097079741680.dir/0003_pll_0_gen/qsys_nios2_ddr3_pll_0.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7212_5071037097079741680.dir/0003_pll_0_gen" {  } {  } 0 0 "2017.02.15.14:08:44 Info: pll_0: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition\n    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed Feb 15 14:08:23 2017\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition\n    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed Feb 15 14:08:25 2017\nInfo: Command: quartus_map qsys_nios2_ddr3_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20029): Only one processor detected - disabling parallel compilation\nInfo (12021): Found 1 design units, including 1 entities, in source file qsys_nios2_ddr3_pll_0.v\n    Info (12023): Found entity 1: qsys_nios2_ddr3_pll_0 File: /tmp/alt7212_5071037097079741680.dir/0003_pll_0_gen/qsys_nios2_ddr3_pll_0.v Line: 2\nInfo (12127): Elaborating entity \"qsys_nios2_ddr3_pll_0\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7212_5071037097079741680.dir/0003_pll_0_gen/qsys_nios2_ddr3_pll_0.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7212_5071037097079741680.dir/0003_pll_0_gen/qsys_nios2_ddr3_pll_0.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7212_5071037097079741680.dir/0003_pll_0_gen" 0 0 "Shell" 0 -1 1487185724515 ""}
{ "Info" "" "" "2017.02.15.14:08:44 Info: pll_0: Simgen was successful" {  } {  } 0 0 "2017.02.15.14:08:44 Info: pll_0: Simgen was successful" 0 0 "Shell" 0 -1 1487185724526 ""}
{ "Info" "" "" "2017.02.15.14:08:44 Info: pll_0: \"qsys_nios2_ddr3\" instantiated altera_pll \"pll_0\"" {  } {  } 0 0 "2017.02.15.14:08:44 Info: pll_0: \"qsys_nios2_ddr3\" instantiated altera_pll \"pll_0\"" 0 0 "Shell" 0 -1 1487185724530 ""}
{ "Info" "" "" "2017.02.15.14:08:44 Info: sysid_qsys_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2017.02.15.14:08:44 Info: sysid_qsys_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1487185724554 ""}
{ "Info" "" "" "2017.02.15.14:08:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.02.15.14:08:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1487185725355 ""}
{ "Info" "" "" "2017.02.15.14:08:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.02.15.14:08:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1487185725463 ""}
{ "Info" "" "" "2017.02.15.14:08:45 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.02.15.14:08:45 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1487185725581 ""}
{ "Info" "" "" "2017.02.15.14:08:45 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.02.15.14:08:45 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1487185725705 ""}
{ "Info" "" "" "2017.02.15.14:08:45 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.02.15.14:08:45 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1487185725795 ""}
{ "Info" "" "" "2017.02.15.14:08:46 Info: mm_interconnect_0: \"qsys_nios2_ddr3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.02.15.14:08:46 Info: mm_interconnect_0: \"qsys_nios2_ddr3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1487185726499 ""}
{ "Info" "" "" "2017.02.15.14:08:46 Info: irq_mapper: \"qsys_nios2_ddr3\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.02.15.14:08:46 Info: irq_mapper: \"qsys_nios2_ddr3\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1487185726519 ""}
{ "Info" "" "" "2017.02.15.14:08:46 Info: rst_controller: \"qsys_nios2_ddr3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.02.15.14:08:46 Info: rst_controller: \"qsys_nios2_ddr3\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1487185726525 ""}
{ "Info" "" "" "2017.02.15.14:08:46 Info: pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"" {  } {  } 0 0 "2017.02.15.14:08:46 Info: pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"" 0 0 "Shell" 0 -1 1487185726975 ""}
{ "Info" "" "" "2017.02.15.14:08:46 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2017.02.15.14:08:46 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1487185726979 ""}
{ "Info" "" "" "2017.02.15.14:08:50 Info: p0: Generating qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs" {  } {  } 0 0 "2017.02.15.14:08:50 Info: p0: Generating qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs" 0 0 "Shell" 0 -1 1487185730073 ""}
{ "Info" "" "" "2017.02.15.14:09:00 Info: p0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_phy_core \"p0\"" {  } {  } 0 0 "2017.02.15.14:09:00 Info: p0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_phy_core \"p0\"" 0 0 "Shell" 0 -1 1487185740841 ""}
{ "Info" "" "" "2017.02.15.14:09:00 Info: m0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_afi_mux \"m0\"" {  } {  } 0 0 "2017.02.15.14:09:00 Info: m0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_afi_mux \"m0\"" 0 0 "Shell" 0 -1 1487185740867 ""}
{ "Info" "" "" "2017.02.15.14:09:17 Info: s0: Generating Qsys sequencer system" {  } {  } 0 0 "2017.02.15.14:09:17 Info: s0: Generating Qsys sequencer system" 0 0 "Shell" 0 -1 1487185757223 ""}
{ "Info" "" "" "2017.02.15.14:09:59 Info: s0: QSYS sequencer system generated successfully" {  } {  } 0 0 "2017.02.15.14:09:59 Info: s0: QSYS sequencer system generated successfully" 0 0 "Shell" 0 -1 1487185799060 ""}
{ "Info" "" "" "2017.02.15.14:10:13 Info: s0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" {  } {  } 0 0 "2017.02.15.14:10:13 Info: s0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1487185813046 ""}
{ "Info" "" "" "2017.02.15.14:10:13 Info: dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\"" {  } {  } 0 0 "2017.02.15.14:10:13 Info: dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\"" 0 0 "Shell" 0 -1 1487185813206 ""}
{ "Info" "" "" "2017.02.15.14:10:13 Info: c0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_nextgen_ddr3_controller \"c0\"" {  } {  } 0 0 "2017.02.15.14:10:13 Info: c0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_nextgen_ddr3_controller \"c0\"" 0 0 "Shell" 0 -1 1487185813376 ""}
{ "Info" "" "" "2017.02.15.14:10:13 Info: oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 0 "2017.02.15.14:10:13 Info: oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" 0 0 "Shell" 0 -1 1487185813398 ""}
{ "Info" "" "" "2017.02.15.14:10:13 Info: dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 0 "2017.02.15.14:10:13 Info: dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" 0 0 "Shell" 0 -1 1487185813406 ""}
{ "Info" "" "" "2017.02.15.14:10:13 Info: mm_interconnect_0: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.02.15.14:10:13 Info: mm_interconnect_0: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1487185813539 ""}
{ "Info" "" "" "2017.02.15.14:10:13 Info: cpu: Starting RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'" {  } {  } 0 0 "2017.02.15.14:10:13 Info: cpu: Starting RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1487185813561 ""}
{ "Info" "  ]" "" "2017.02.15.14:10:13 Info: cpu:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64//eperlcmd -I /home/tyler/altera/16.0/quartus/linux64//perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_ddr3_nios2_qsys_0_cpu --dir=/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen/ --quartus_bindir=/home/tyler/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen//qsys_nios2_ddr3_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen" {  } {  } 0 0 "2017.02.15.14:10:13 Info: cpu:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64//eperlcmd -I /home/tyler/altera/16.0/quartus/linux64//perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_ddr3_nios2_qsys_0_cpu --dir=/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen/ --quartus_bindir=/home/tyler/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen//qsys_nios2_ddr3_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen" 0 0 "Shell" 0 -1 1487185813561 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*) Starting Nios II generation" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1487185855635 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1487185855636 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*)   Plaintext license not found." {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1487185855636 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1487185855637 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)   Encrypted license found.  SOF will not be time-limited." 0 0 "Shell" 0 -1 1487185855638 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1487185855638 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1487185855638 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)     Testbench" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)     Testbench" 0 0 "Shell" 0 -1 1487185855638 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)     Instruction decoding" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1487185855639 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)       Instruction fields" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)       Instruction fields" 0 0 "Shell" 0 -1 1487185855639 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)       Instruction decodes" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1487185855639 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:16 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:16 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1487185855639 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:17 (*)       Instruction controls" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:17 (*)       Instruction controls" 0 0 "Shell" 0 -1 1487185855639 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:17 (*)     Pipeline frontend" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:17 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1487185855640 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:17 (*)     Pipeline backend" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:17 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1487185855640 ""}
{ "Info" "qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_waves.do'" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:19 (*)   Creating '/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen/" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:19 (*)   Creating '/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen/" 0 0 "Shell" 0 -1 1487185855640 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:19 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:19 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1487185855643 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:20 (*)   Creating encrypted RTL" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:20 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1487185855647 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:20 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:20 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1487185855647 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:55 (*) Done Nios II generation" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:55 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1487185855647 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: Done RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: Done RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1487185855648 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1487185855662 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1487185855664 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1487185855666 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1487185855667 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855668 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1487185855668 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855669 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855670 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1487185855670 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1487185855675 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1487185855680 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1487185855684 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1487185855690 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1487185855695 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" 0 0 "Shell" 0 -1 1487185855697 ""}
{ "Info" "altera_merlin_traffic_limiter.sv" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855700 ""}
{ "Info" "altera_merlin_reorder_memory.sv" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855701 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855704 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1487185855711 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1487185855715 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1487185855738 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855738 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1487185855758 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855759 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1487185855762 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1487185855770 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1487185855772 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1487185855788 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855789 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1487185855822 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855822 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.02.15.14:10:55 Info: mem_if_ddr3_emif_0_avl_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"mem_if_ddr3_emif_0_avl_cmd_width_adapter\"\n2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: mem_if_ddr3_emif_0_avl_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"mem_if_ddr3_emif_0_avl_cmd_width_adapter\"\n2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855839 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.02.15.14:10:55 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"\n2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"\n2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855886 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1487185855921 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1487185855958 ""}
{ "Info" "" "" "2017.02.15.14:10:55 Info: jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.02.15.14:10:55 Info: jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1487185855993 ""}
{ "Info" "altera_avalon_st_clock_crosser.v" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855994 ""}
{ "Warning" "altera_std_synchronizer_nocut.v" "" "2017.02.15.14:10:55 Warning: Overwriting different file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Warning: Overwriting different file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855994 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" {  } {  } 0 0 "2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules" 0 0 "Shell" 0 -1 1487185855995 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.02.15.14:10:56 Info: timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1487185856004 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: b2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.02.15.14:10:56 Info: b2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1487185856007 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: p2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.02.15.14:10:56 Info: p2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1487185856008 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.02.15.14:10:56 Info: transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1487185856010 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: b2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.02.15.14:10:56 Info: b2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1487185856012 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: p2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.02.15.14:10:56 Info: p2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1487185856019 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: ng0: \"c0\" instantiated altera_mem_if_nextgen_ddr3_controller_core \"ng0\"" {  } {  } 0 0 "2017.02.15.14:10:56 Info: ng0: \"c0\" instantiated altera_mem_if_nextgen_ddr3_controller_core \"ng0\"" 0 0 "Shell" 0 -1 1487185856150 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: a0: \"c0\" instantiated alt_mem_ddrx_mm_st_converter \"a0\"" {  } {  } 0 0 "2017.02.15.14:10:56 Info: a0: \"c0\" instantiated alt_mem_ddrx_mm_st_converter \"a0\"" 0 0 "Shell" 0 -1 1487185856156 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.02.15.14:10:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1487185856160 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.02.15.14:10:56 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1487185856164 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: qsys_nios2_ddr3: Done \"qsys_nios2_ddr3\" with 55 modules, 220 files" {  } {  } 0 0 "2017.02.15.14:10:56 Info: qsys_nios2_ddr3: Done \"qsys_nios2_ddr3\" with 55 modules, 220 files" 0 0 "Shell" 0 -1 1487185856165 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.02.15.14:10:56 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1487185856258 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.02.15.14:10:56 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1487185856258 ""}
{ "Info" "" "" "2017.02.15.14:10:56 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.02.15.14:10:56 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1487185856258 ""}
{ "Info" " --use-relative-paths=true" "" "2017.02.15.14:10:56 Info: sim-script-gen --spd=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/qsys_nios2_ddr3.spd --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" {  } {  } 0 0 "2017.02.15.14:10:56 Info: sim-script-gen --spd=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/qsys_nios2_ddr3.spd --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" 0 0 "Shell" 0 -1 1487185856261 ""}
{ "Info" " --use-relative-paths=true" "" "2017.02.15.14:10:56 Info: Doing: ip-make-simscript --spd=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/qsys_nios2_ddr3.spd --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" {  } {  } 0 0 "2017.02.15.14:10:56 Info: Doing: ip-make-simscript --spd=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/qsys_nios2_ddr3.spd --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" 0 0 "Shell" 0 -1 1487185856266 ""}
{ "Info" " directory:" "" "2017.02.15.14:10:56 Info: Generating the following file(s) for MODELSIM simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" {  } {  } 0 0 "2017.02.15.14:10:56 Info: Generating the following file(s) for MODELSIM simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" 0 0 "Shell" 0 -1 1487185856960 ""}
{ "Info" "msim_setup.tcl" "" "2017.02.15.14:10:56 Info:     mentor" {  } {  } 0 0 "2017.02.15.14:10:56 Info:     mentor" 0 0 "Shell" 0 -1 1487185856965 ""}
{ "Info" " directory:" "" "2017.02.15.14:10:56 Info: Generating the following file(s) for VCS simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" {  } {  } 0 0 "2017.02.15.14:10:56 Info: Generating the following file(s) for VCS simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" 0 0 "Shell" 0 -1 1487185856980 ""}
{ "Info" "vcs_setup.sh" "" "2017.02.15.14:10:56 Info:     synopsys/vcs" {  } {  } 0 0 "2017.02.15.14:10:56 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1487185856980 ""}
{ "Info" " directory:" "" "2017.02.15.14:10:57 Info: Generating the following file(s) for VCSMX simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Generating the following file(s) for VCSMX simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" 0 0 "Shell" 0 -1 1487185857025 ""}
{ "Info" "synopsys_sim.setup" "" "2017.02.15.14:10:57 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.02.15.14:10:57 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1487185857028 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.02.15.14:10:57 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.02.15.14:10:57 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1487185857028 ""}
{ "Info" " directory:" "" "2017.02.15.14:10:57 Info: Generating the following file(s) for NCSIM simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Generating the following file(s) for NCSIM simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" 0 0 "Shell" 0 -1 1487185857081 ""}
{ "Info" "cds.lib" "" "2017.02.15.14:10:57 Info:     cadence" {  } {  } 0 0 "2017.02.15.14:10:57 Info:     cadence" 0 0 "Shell" 0 -1 1487185857082 ""}
{ "Info" "hdl.var" "" "2017.02.15.14:10:57 Info:     cadence" {  } {  } 0 0 "2017.02.15.14:10:57 Info:     cadence" 0 0 "Shell" 0 -1 1487185857095 ""}
{ "Info" "ncsim_setup.sh" "" "2017.02.15.14:10:57 Info:     cadence" {  } {  } 0 0 "2017.02.15.14:10:57 Info:     cadence" 0 0 "Shell" 0 -1 1487185857102 ""}
{ "Info" " directory" "" "2017.02.15.14:10:57 Info:     52 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.02.15.14:10:57 Info:     52 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1487185857102 ""}
{ "Info" " directory:" "" "2017.02.15.14:10:57 Info: Generating the following file(s) for RIVIERA simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Generating the following file(s) for RIVIERA simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" 0 0 "Shell" 0 -1 1487185857128 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.02.15.14:10:57 Info:     aldec" {  } {  } 0 0 "2017.02.15.14:10:57 Info:     aldec" 0 0 "Shell" 0 -1 1487185857129 ""}
{ "Info" "." "" "2017.02.15.14:10:57 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" {  } {  } 0 0 "2017.02.15.14:10:57 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation" 0 0 "Shell" 0 -1 1487185857129 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.02.15.14:10:57 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1487185857129 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1487185857129 ""}
{ "Info" "qsys_nios2_ddr3 --family="Cyclone V" --part=5CSXFC6D6F31C8ES" "" "2017.02.15.14:10:57 Info: qsys-generate /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3.qsys --block-symbol-file --output-directory=/home/tyler/dommb_rev1_ddr3_test" {  } {  } 0 0 "2017.02.15.14:10:57 Info: qsys-generate /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3.qsys --block-symbol-file --output-directory=/home/tyler/dommb_rev1_ddr3_test" 0 0 "Shell" 0 -1 1487185857138 ""}
{ "Info" "qsys_nios2_ddr3.qsys" "" "2017.02.15.14:10:57 Info: Loading dommb_rev1_ddr3_test" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Loading dommb_rev1_ddr3_test" 0 0 "Shell" 0 -1 1487185857145 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Reading input file" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Reading input file" 0 0 "Shell" 0 -1 1487185857186 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Adding clk_0 \[clock_source 16.0\]" 0 0 "Shell" 0 -1 1487185857187 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1487185857188 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\]" 0 0 "Shell" 0 -1 1487185857188 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1487185857188 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 16.0\]" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 16.0\]" 0 0 "Shell" 0 -1 1487185857188 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Parameterizing module mem_if_ddr3_emif_0" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Parameterizing module mem_if_ddr3_emif_0" 0 0 "Shell" 0 -1 1487185857191 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.0\]" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.0\]" 0 0 "Shell" 0 -1 1487185857204 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Parameterizing module nios2_qsys_0" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Parameterizing module nios2_qsys_0" 0 0 "Shell" 0 -1 1487185857224 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" 0 0 "Shell" 0 -1 1487185857224 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1487185857225 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Adding pll_0 \[altera_pll 16.0\]" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Adding pll_0 \[altera_pll 16.0\]" 0 0 "Shell" 0 -1 1487185857225 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Parameterizing module pll_0" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1487185857226 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 16.0\]" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 16.0\]" 0 0 "Shell" 0 -1 1487185857227 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1487185857227 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Building connections" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Building connections" 0 0 "Shell" 0 -1 1487185857227 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Parameterizing connections" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1487185857236 ""}
{ "Info" "" "" "2017.02.15.14:10:57 Info: Validating" {  } {  } 0 0 "2017.02.15.14:10:57 Info: Validating" 0 0 "Shell" 0 -1 1487185857239 ""}
{ "Info" "" "" "2017.02.15.14:10:59 Info: Done reading input file" {  } {  } 0 0 "2017.02.15.14:10:59 Info: Done reading input file" 0 0 "Shell" 0 -1 1487185859465 ""}
{ "Info" "" "" "2017.02.15.14:11:00 Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.02.15.14:11:00 Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1487185860743 ""}
{ "Warning" "" "" "2017.02.15.14:11:00 Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 0 "2017.02.15.14:11:00 Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" 0 0 "Shell" 0 -1 1487185860746 ""}
{ "Info" "" "" "2017.02.15.14:11:00 Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz" {  } {  } 0 0 "2017.02.15.14:11:00 Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz" 0 0 "Shell" 0 -1 1487185860746 ""}
{ "Info" "" "" "2017.02.15.14:11:00 Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2017.02.15.14:11:00 Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1487185860748 ""}
{ "Info" "" "" "2017.02.15.14:11:00 Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.02.15.14:11:00 Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1487185860748 ""}
{ "Info" "" "" "2017.02.15.14:11:00 Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.02.15.14:11:00 Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1487185860749 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: qsys-generate succeeded.\n2017.02.15.14:11:01 Info: Finished: Create block symbol file (.bsf)\n2017.02.15.14:11:01 Info: \n2017.02.15.14:11:01 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.02.15.14:11:01 Info: qsys-generate succeeded.\n2017.02.15.14:11:01 Info: Finished: Create block symbol file (.bsf)\n2017.02.15.14:11:01 Info: \n2017.02.15.14:11:01 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1487185861277 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSXFC6D6F31C8ES" "" "2017.02.15.14:11:01 Info: qsys-generate /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3.qsys --synthesis=VERILOG --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3" {  } {  } 0 0 "2017.02.15.14:11:01 Info: qsys-generate /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3.qsys --synthesis=VERILOG --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3" 0 0 "Shell" 0 -1 1487185861281 ""}
{ "Info" "qsys_nios2_ddr3.qsys" "" "2017.02.15.14:11:01 Info: Loading dommb_rev1_ddr3_test" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Loading dommb_rev1_ddr3_test" 0 0 "Shell" 0 -1 1487185861282 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Reading input file" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Reading input file" 0 0 "Shell" 0 -1 1487185861328 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Adding clk_0 \[clock_source 16.0\]" 0 0 "Shell" 0 -1 1487185861330 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1487185861338 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\]" 0 0 "Shell" 0 -1 1487185861338 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1487185861339 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 16.0\]" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 16.0\]" 0 0 "Shell" 0 -1 1487185861339 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Parameterizing module mem_if_ddr3_emif_0" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Parameterizing module mem_if_ddr3_emif_0" 0 0 "Shell" 0 -1 1487185861342 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.0\]\n2017.02.15.14:11:01 Info: Parameterizing module nios2_qsys_0\n2017.02.15.14:11:01 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Adding nios2_qsys_0 \[altera_nios2_gen2 16.0\]\n2017.02.15.14:11:01 Info: Parameterizing module nios2_qsys_0\n2017.02.15.14:11:01 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" 0 0 "Shell" 0 -1 1487185861365 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1487185861366 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Adding pll_0 \[altera_pll 16.0\]" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Adding pll_0 \[altera_pll 16.0\]" 0 0 "Shell" 0 -1 1487185861366 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Parameterizing module pll_0" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1487185861368 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 16.0\]" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 16.0\]" 0 0 "Shell" 0 -1 1487185861375 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Parameterizing module sysid_qsys_0" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Parameterizing module sysid_qsys_0" 0 0 "Shell" 0 -1 1487185861376 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Building connections" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Building connections" 0 0 "Shell" 0 -1 1487185861376 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Parameterizing connections" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1487185861377 ""}
{ "Info" "" "" "2017.02.15.14:11:01 Info: Validating" {  } {  } 0 0 "2017.02.15.14:11:01 Info: Validating" 0 0 "Shell" 0 -1 1487185861378 ""}
{ "Info" "" "" "2017.02.15.14:11:03 Info: Done reading input file" {  } {  } 0 0 "2017.02.15.14:11:03 Info: Done reading input file" 0 0 "Shell" 0 -1 1487185863443 ""}
{ "Info" "" "" "2017.02.15.14:11:04 Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.02.15.14:11:04 Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1487185864683 ""}
{ "Warning" "" "" "2017.02.15.14:11:04 Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 0 "2017.02.15.14:11:04 Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" 0 0 "Shell" 0 -1 1487185864684 ""}
{ "Info" "" "" "2017.02.15.14:11:04 Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz" {  } {  } 0 0 "2017.02.15.14:11:04 Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz" 0 0 "Shell" 0 -1 1487185864690 ""}
{ "Info" "" "" "2017.02.15.14:11:04 Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2017.02.15.14:11:04 Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1487185864692 ""}
{ "Info" "" "" "2017.02.15.14:11:04 Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.02.15.14:11:04 Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1487185864692 ""}
{ "Info" "" "" "2017.02.15.14:11:04 Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.02.15.14:11:04 Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1487185864692 ""}
{ "Info" "" "" "2017.02.15.14:11:05 Info: qsys_nios2_ddr3: Generating qsys_nios2_ddr3 \"qsys_nios2_ddr3\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.02.15.14:11:05 Info: qsys_nios2_ddr3: Generating qsys_nios2_ddr3 \"qsys_nios2_ddr3\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1487185865889 ""}
{ "Info" "" "" "2017.02.15.14:11:08 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2017.02.15.14:11:08 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1487185868231 ""}
{ "Info" "" "" "2017.02.15.14:11:08 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_001.sink1" {  } {  } 0 0 "2017.02.15.14:11:08 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_001.sink1" 0 0 "Shell" 0 -1 1487185868233 ""}
{ "Info" "" "" "2017.02.15.14:11:08 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2017.02.15.14:11:08 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1487185868270 ""}
{ "Info" "" "" "2017.02.15.14:11:08 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink0" {  } {  } 0 0 "2017.02.15.14:11:08 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink0" 0 0 "Shell" 0 -1 1487185868277 ""}
{ "Info" "qsys_nios2_ddr3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.02.15.14:11:11 Info: jtag_uart_0: Starting RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'\n2017.02.15.14:11:11 Info: jtag_uart_0:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_nios2_ddr3_jtag_uart_0 --dir=/tmp/alt7212_5071037097079741680.dir/0048_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0048_jtag_uart_0_gen/" {  } {  } 0 0 "2017.02.15.14:11:11 Info: jtag_uart_0: Starting RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'\n2017.02.15.14:11:11 Info: jtag_uart_0:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_nios2_ddr3_jtag_uart_0 --dir=/tmp/alt7212_5071037097079741680.dir/0048_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0048_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1487185871272 ""}
{ "Info" "" "" "2017.02.15.14:11:11 Info: jtag_uart_0: Done RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'\n2017.02.15.14:11:11 Info: jtag_uart_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2017.02.15.14:11:11 Info: jtag_uart_0: Done RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'\n2017.02.15.14:11:11 Info: jtag_uart_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1487185871458 ""}
{ "Info" "" "" "2017.02.15.14:11:12 Info: mem_if_ddr3_emif_0: \"qsys_nios2_ddr3\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" {  } {  } 0 0 "2017.02.15.14:11:12 Info: mem_if_ddr3_emif_0: \"qsys_nios2_ddr3\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" 0 0 "Shell" 0 -1 1487185872579 ""}
{ "Info" "" "" "2017.02.15.14:11:12 Info: nios2_qsys_0: \"qsys_nios2_ddr3\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 0 "2017.02.15.14:11:12 Info: nios2_qsys_0: \"qsys_nios2_ddr3\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" 0 0 "Shell" 0 -1 1487185872627 ""}
{ "Info" "" "" "2017.02.15.14:11:12 Info: onchip_memory2_0: Starting RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'" {  } {  } 0 0 "2017.02.15.14:11:12 Info: onchip_memory2_0: Starting RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'" 0 0 "Shell" 0 -1 1487185872642 ""}
{ "Info" "qsys_nios2_ddr3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.02.15.14:11:12 Info: onchip_memory2_0:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_nios2_ddr3_onchip_memory2_0 --dir=/tmp/alt7212_5071037097079741680.dir/0049_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0049_onchip_memory2_0_gen/" {  } {  } 0 0 "2017.02.15.14:11:12 Info: onchip_memory2_0:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_nios2_ddr3_onchip_memory2_0 --dir=/tmp/alt7212_5071037097079741680.dir/0049_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0049_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1487185872643 ""}
{ "Info" "" "" "2017.02.15.14:11:12 Info: onchip_memory2_0: Done RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'\n2017.02.15.14:11:12 Info: onchip_memory2_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.02.15.14:11:12 Info: onchip_memory2_0: Done RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'\n2017.02.15.14:11:12 Info: onchip_memory2_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1487185872989 ""}
{ "Info" "" "" "2017.02.15.14:11:13 Info: pll_0: \"qsys_nios2_ddr3\" instantiated altera_pll \"pll_0\"" {  } {  } 0 0 "2017.02.15.14:11:13 Info: pll_0: \"qsys_nios2_ddr3\" instantiated altera_pll \"pll_0\"" 0 0 "Shell" 0 -1 1487185873077 ""}
{ "Info" "" "" "2017.02.15.14:11:13 Info: sysid_qsys_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 0 "2017.02.15.14:11:13 Info: sysid_qsys_0: \"qsys_nios2_ddr3\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" 0 0 "Shell" 0 -1 1487185873082 ""}
{ "Info" "" "" "2017.02.15.14:11:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.02.15.14:11:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1487185873688 ""}
{ "Info" "" "" "2017.02.15.14:11:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.02.15.14:11:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1487185873764 ""}
{ "Info" "" "" "2017.02.15.14:11:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.02.15.14:11:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1487185873850 ""}
{ "Info" "" "" "2017.02.15.14:11:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.02.15.14:11:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1487185873953 ""}
{ "Info" "" "" "2017.02.15.14:11:14 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.02.15.14:11:14 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1487185874072 ""}
{ "Info" "" "" "2017.02.15.14:11:14 Info: mm_interconnect_0: \"qsys_nios2_ddr3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.02.15.14:11:14 Info: mm_interconnect_0: \"qsys_nios2_ddr3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1487185874830 ""}
{ "Info" "" "" "2017.02.15.14:11:14 Info: irq_mapper: \"qsys_nios2_ddr3\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.02.15.14:11:14 Info: irq_mapper: \"qsys_nios2_ddr3\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1487185874832 ""}
{ "Info" "" "" "2017.02.15.14:11:14 Info: rst_controller: \"qsys_nios2_ddr3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.02.15.14:11:14 Info: rst_controller: \"qsys_nios2_ddr3\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1487185874834 ""}
{ "Info" "" "" "2017.02.15.14:11:15 Info: pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"\n2017.02.15.14:11:15 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2017.02.15.14:11:15 Info: pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"\n2017.02.15.14:11:15 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1487185875153 ""}
{ "Info" "" "" "2017.02.15.14:11:17 Info: p0: Generating qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs" {  } {  } 0 0 "2017.02.15.14:11:17 Info: p0: Generating qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs" 0 0 "Shell" 0 -1 1487185877309 ""}
{ "Info" "" "" "2017.02.15.14:11:30 Info: p0:" {  } {  } 0 0 "2017.02.15.14:11:30 Info: p0:" 0 0 "Shell" 0 -1 1487185890826 ""}
{ "Info" "" "" "2017.02.15.14:11:30 Info: p0: *****************************" {  } {  } 0 0 "2017.02.15.14:11:30 Info: p0: *****************************" 0 0 "Shell" 0 -1 1487185890826 ""}
{ "Info" "" "" "2017.02.15.14:11:30 Info: p0:" {  } {  } 0 0 "2017.02.15.14:11:30 Info: p0:" 0 0 "Shell" 0 -1 1487185890827 ""}
{ "Info" "" "" "2017.02.15.14:11:30 Info: p0: Remember to run the qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_pin_assignments.tcl" {  } {  } 0 0 "2017.02.15.14:11:30 Info: p0: Remember to run the qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_pin_assignments.tcl" 0 0 "Shell" 0 -1 1487185890829 ""}
{ "Info" "" "" "2017.02.15.14:11:30 Info: p0: script after running Synthesis and before Fitting." {  } {  } 0 0 "2017.02.15.14:11:30 Info: p0: script after running Synthesis and before Fitting." 0 0 "Shell" 0 -1 1487185890830 ""}
{ "Info" "" "" "2017.02.15.14:11:30 Info: p0:" {  } {  } 0 0 "2017.02.15.14:11:30 Info: p0:" 0 0 "Shell" 0 -1 1487185890832 ""}
{ "Info" "" "" "2017.02.15.14:11:30 Info: p0: *****************************" {  } {  } 0 0 "2017.02.15.14:11:30 Info: p0: *****************************" 0 0 "Shell" 0 -1 1487185890832 ""}
{ "Info" "" "" "2017.02.15.14:11:30 Info: p0:" {  } {  } 0 0 "2017.02.15.14:11:30 Info: p0:" 0 0 "Shell" 0 -1 1487185890832 ""}
{ "Info" "" "" "2017.02.15.14:11:30 Info: p0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_phy_core \"p0\"" {  } {  } 0 0 "2017.02.15.14:11:30 Info: p0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_phy_core \"p0\"" 0 0 "Shell" 0 -1 1487185890833 ""}
{ "Info" "" "" "2017.02.15.14:11:30 Info: m0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_afi_mux \"m0\"" {  } {  } 0 0 "2017.02.15.14:11:30 Info: m0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_afi_mux \"m0\"" 0 0 "Shell" 0 -1 1487185890843 ""}
{ "Info" "" "" "2017.02.15.14:11:44 Info: s0: Generating Qsys sequencer system" {  } {  } 0 0 "2017.02.15.14:11:44 Info: s0: Generating Qsys sequencer system" 0 0 "Shell" 0 -1 1487185904907 ""}
{ "Info" "" "" "2017.02.15.14:12:10 Info: s0: QSYS sequencer system generated successfully" {  } {  } 0 0 "2017.02.15.14:12:10 Info: s0: QSYS sequencer system generated successfully" 0 0 "Shell" 0 -1 1487185930254 ""}
{ "Info" "" "" "2017.02.15.14:12:25 Info: s0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" {  } {  } 0 0 "2017.02.15.14:12:25 Info: s0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1487185945906 ""}
{ "Info" "" "" "2017.02.15.14:12:26 Info: dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\"" {  } {  } 0 0 "2017.02.15.14:12:26 Info: dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\"" 0 0 "Shell" 0 -1 1487185946051 ""}
{ "Info" "" "" "2017.02.15.14:12:26 Info: c0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_nextgen_ddr3_controller \"c0\"" {  } {  } 0 0 "2017.02.15.14:12:26 Info: c0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_nextgen_ddr3_controller \"c0\"" 0 0 "Shell" 0 -1 1487185946205 ""}
{ "Info" "" "" "2017.02.15.14:12:26 Info: oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 0 "2017.02.15.14:12:26 Info: oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" 0 0 "Shell" 0 -1 1487185946208 ""}
{ "Info" "" "" "2017.02.15.14:12:26 Info: dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 0 "2017.02.15.14:12:26 Info: dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" 0 0 "Shell" 0 -1 1487185946210 ""}
{ "Info" "" "" "2017.02.15.14:12:26 Info: mm_interconnect_0: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.02.15.14:12:26 Info: mm_interconnect_0: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1487185946345 ""}
{ "Info" "" "" "2017.02.15.14:12:26 Info: cpu: Starting RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'" {  } {  } 0 0 "2017.02.15.14:12:26 Info: cpu: Starting RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1487185946354 ""}
{ "Info" "qsys_nios2_ddr3_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2017.02.15.14:12:26 Info: cpu:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64//eperlcmd -I /home/tyler/altera/16.0/quartus/linux64//perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_ddr3_nios2_qsys_0_cpu --dir=/tmp/alt7212_5071037097079741680.dir/0060_cpu_gen/ --quartus_bindir=/home/tyler/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7212_5071037097079741680.dir/0060_cpu_gen/" {  } {  } 0 0 "2017.02.15.14:12:26 Info: cpu:   Generation command is \[exec /home/tyler/altera/16.0/quartus/linux64//eperlcmd -I /home/tyler/altera/16.0/quartus/linux64//perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_ddr3_nios2_qsys_0_cpu --dir=/tmp/alt7212_5071037097079741680.dir/0060_cpu_gen/ --quartus_bindir=/home/tyler/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7212_5071037097079741680.dir/0060_cpu_gen/" 0 0 "Shell" 0 -1 1487185946354 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:26 (*) Starting Nios II generation" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:26 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1487185953351 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:26 (*)   Checking for plaintext license." {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:26 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1487185953351 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Plaintext license not found." {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1487185953354 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1487185953354 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Encrypted license found.  SOF will not be time-limited." 0 0 "Shell" 0 -1 1487185953354 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1487185953354 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Creating all objects for CPU" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1487185953354 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)     Testbench" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)     Testbench" 0 0 "Shell" 0 -1 1487185953354 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)     Instruction decoding" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1487185953354 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Instruction fields" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Instruction fields" 0 0 "Shell" 0 -1 1487185953355 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Instruction decodes" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1487185953355 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1487185953355 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Instruction controls" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Instruction controls" 0 0 "Shell" 0 -1 1487185953355 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)     Pipeline frontend" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1487185953355 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)     Pipeline backend" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1487185953356 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:31 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:31 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1487185953356 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:32 (*)   Creating encrypted RTL" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:32 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1487185953356 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:33 (*) Done Nios II generation" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:33 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1487185953356 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: Done RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: Done RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'" 0 0 "Shell" 0 -1 1487185953356 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1487185953360 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" 0 0 "Shell" 0 -1 1487185953363 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1487185953364 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" 0 0 "Shell" 0 -1 1487185953364 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953364 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1487185953365 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953365 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953365 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1487185953366 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1487185953371 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1487185953375 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1487185953383 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1487185953395 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1487185953400 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" 0 0 "Shell" 0 -1 1487185953403 ""}
{ "Info" "altera_merlin_traffic_limiter.sv" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953404 ""}
{ "Info" "altera_merlin_reorder_memory.sv" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953404 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953404 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1487185953407 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1487185953411 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1487185953422 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953426 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1487185953439 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953440 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1487185953453 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1487185953456 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1487185953464 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1487185953472 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953473 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1487185953480 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953480 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: mem_if_ddr3_emif_0_avl_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"mem_if_ddr3_emif_0_avl_cmd_width_adapter\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: mem_if_ddr3_emif_0_avl_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"mem_if_ddr3_emif_0_avl_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1487185953481 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953483 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1487185953496 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953496 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1487185953537 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1487185953570 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1487185953573 ""}
{ "Info" "altera_avalon_st_clock_crosser.v" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953574 ""}
{ "Warning" "altera_std_synchronizer_nocut.v" "" "2017.02.15.14:12:33 Warning: Overwriting different file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Warning: Overwriting different file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953575 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" {  } {  } 0 0 "2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules" 0 0 "Shell" 0 -1 1487185953575 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1487185953589 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: b2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: b2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1487185953589 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: p2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: p2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1487185953593 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1487185953596 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: b2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: b2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1487185953598 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: p2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: p2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1487185953601 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: ng0: \"c0\" instantiated altera_mem_if_nextgen_ddr3_controller_core \"ng0\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: ng0: \"c0\" instantiated altera_mem_if_nextgen_ddr3_controller_core \"ng0\"" 0 0 "Shell" 0 -1 1487185953622 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: a0: \"c0\" instantiated alt_mem_ddrx_mm_st_converter \"a0\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: a0: \"c0\" instantiated alt_mem_ddrx_mm_st_converter \"a0\"" 0 0 "Shell" 0 -1 1487185953636 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1487185953642 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.02.15.14:12:33 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1487185953644 ""}
{ "Info" "" "" "2017.02.15.14:12:33 Info: qsys_nios2_ddr3: Done \"qsys_nios2_ddr3\" with 55 modules, 217 files" {  } {  } 0 0 "2017.02.15.14:12:33 Info: qsys_nios2_ddr3: Done \"qsys_nios2_ddr3\" with 55 modules, 217 files" 0 0 "Shell" 0 -1 1487185953644 ""}
{ "Info" "" "" "2017.02.15.14:12:34 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.02.15.14:12:34 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1487185954417 ""}
{ "Info" "" "" "2017.02.15.14:12:34 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.02.15.14:12:34 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1487185954418 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys qsys_nios2_ddr3.qsys " "Completed upgrading IP component Qsys with file \"qsys_nios2_ddr3.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1487185957562 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/tyler/altera/16.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/tyler/altera/16.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1487185964853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 5 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1411 " "Peak virtual memory: 1411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487185964853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 14:12:44 2017 " "Processing ended: Wed Feb 15 14:12:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487185964853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:48 " "Elapsed time: 00:05:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487185964853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:07 " "Total CPU time (on all processors): 00:04:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487185964853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1487185964853 ""}
