

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Tue Oct  3 20:11:57 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_scaled_fixed2ieee_fu_328  |scaled_fixed2ieee  |    7|   11|    7|   11|   none  |
        |grp_xilly_decprint_fu_334     |xilly_decprint     |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    13|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + Loop 3.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 29
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	5  / (tmp_i)
	4  / (!tmp_i)
4 --> 
	4  / (!tmp_5)
	2  / (tmp_5)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	9  / (tmp_i3)
	8  / (!tmp_i3)
8 --> 
	8  / (!tmp_6)
	6  / (tmp_6)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / (p_0_rec_i9)
	12  / (!p_0_rec_i9)
12 --> 
	12  / (!tmp_17)
	10  / (tmp_17)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_30 (13)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !3827

ST_1: StgValue_31 (14)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !3831

ST_1: StgValue_32 (15)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @xillybus_wrapper_str) nounwind

ST_1: StgValue_33 (16)  [1/1] 0.00ns  loc: coprocess/example/src/main.c:13
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_34 (17)  [1/1] 0.00ns  loc: coprocess/example/src/main.c:14
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_35 (18)  [1/1] 0.00ns  loc: coprocess/example/src/main.c:15
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_36 (19)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:20
:6  br label %1


 <State 2>: 3.25ns
ST_2: p_0_rec_i (21)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:20
:0  %p_0_rec_i = phi i4 [ 0, %0 ], [ %p_rec_i, %2 ]

ST_2: p_0_rec_i_cast (22)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:20
:1  %p_0_rec_i_cast = zext i4 %p_0_rec_i to i32

ST_2: p_str3_addr (23)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:20
:2  %p_str3_addr = getelementptr [14 x i7]* @p_str3, i32 0, i32 %p_0_rec_i_cast

ST_2: p_str3_load (24)  [2/2] 3.25ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:20
:3  %p_str3_load = load i7* %p_str3_addr, align 1

ST_2: tmp_i (26)  [1/1] 3.10ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:20
:5  %tmp_i = icmp eq i4 %p_0_rec_i, -3

ST_2: p_rec_i (28)  [1/1] 2.35ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:20
:7  %p_rec_i = add i4 %p_0_rec_i, 1


 <State 3>: 3.25ns
ST_3: p_str3_load (24)  [1/2] 3.25ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:20
:3  %p_str3_load = load i7* %p_str3_addr, align 1

ST_3: p_str3_load_cast (25)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:20
:4  %p_str3_load_cast = zext i7 %p_str3_load to i8

ST_3: empty (27)  [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind

ST_3: StgValue_46 (29)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:20
:8  br i1 %tmp_i, label %xilly_puts.2.exit, label %.preheader.i.preheader

ST_3: StgValue_47 (31)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:20
.preheader.i.preheader:0  br label %.preheader.i

ST_3: x1 (40)  [1/1] 2.32ns  loc: coprocess/example/src/main.c:23
xilly_puts.2.exit:0  %x1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind


 <State 4>: 1.77ns
ST_4: debug_ready_load (33)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:20
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

ST_4: tmp_5 (34)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:20
.preheader.i:1  %tmp_5 = trunc i8 %debug_ready_load to i1

ST_4: StgValue_51 (35)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:20
.preheader.i:2  br i1 %tmp_5, label %2, label %.preheader.i

ST_4: StgValue_52 (37)  [1/1] 1.77ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:20
:0  store volatile i8 %p_str3_load_cast, i8* @debug_out, align 1

ST_4: StgValue_53 (38)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:10->coprocess/example/src/main.c:20
:1  br label %1


 <State 5>: 2.32ns
ST_5: tmp_18 (41)  [1/1] 2.32ns  loc: coprocess/example/src/main.c:24
xilly_puts.2.exit:1  %tmp_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_r) nounwind

ST_5: StgValue_55 (42)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:28
xilly_puts.2.exit:2  br label %3


 <State 6>: 3.25ns
ST_6: p_0_rec_i2 (44)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:28
:0  %p_0_rec_i2 = phi i2 [ 0, %xilly_puts.2.exit ], [ %p_rec_i8, %4 ]

ST_6: p_0_rec_i2_cast (45)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:28
:1  %p_0_rec_i2_cast = zext i2 %p_0_rec_i2 to i32

ST_6: p_str4_addr (46)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:28
:2  %p_str4_addr = getelementptr [4 x i7]* @p_str4, i32 0, i32 %p_0_rec_i2_cast

ST_6: p_str4_load (47)  [2/2] 3.25ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:28
:3  %p_str4_load = load i7* %p_str4_addr, align 1

ST_6: tmp_i3 (49)  [1/1] 2.07ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:28
:5  %tmp_i3 = icmp eq i2 %p_0_rec_i2, -1

ST_6: p_rec_i8 (51)  [1/1] 2.17ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:28
:7  %p_rec_i8 = add i2 %p_0_rec_i2, 1


 <State 7>: 3.25ns
ST_7: p_str4_load (47)  [1/2] 3.25ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:28
:3  %p_str4_load = load i7* %p_str4_addr, align 1

ST_7: p_str4_load_cast (48)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:28
:4  %p_str4_load_cast = zext i7 %p_str4_load to i8

ST_7: empty_27 (50)  [1/1] 0.00ns
:6  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_7: StgValue_65 (52)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:28
:8  br i1 %tmp_i3, label %xilly_puts.1.exit, label %.preheader.i7.preheader

ST_7: StgValue_66 (54)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:28
.preheader.i7.preheader:0  br label %.preheader.i7

ST_7: StgValue_67 (63)  [2/2] 1.59ns  loc: coprocess/example/src/main.c:29
xilly_puts.1.exit:0  call fastcc void @xilly_decprint(i32 %x1)


 <State 8>: 1.77ns
ST_8: debug_ready_load_1 (56)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:28
.preheader.i7:0  %debug_ready_load_1 = load volatile i8* @debug_ready, align 1

ST_8: tmp_6 (57)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:28
.preheader.i7:1  %tmp_6 = trunc i8 %debug_ready_load_1 to i1

ST_8: StgValue_70 (58)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:28
.preheader.i7:2  br i1 %tmp_6, label %4, label %.preheader.i7

ST_8: StgValue_71 (60)  [1/1] 1.77ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:28
:0  store volatile i8 %p_str4_load_cast, i8* @debug_out, align 1

ST_8: StgValue_72 (61)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:10->coprocess/example/src/main.c:28
:1  br label %3


 <State 9>: 1.59ns
ST_9: StgValue_73 (63)  [1/2] 0.00ns  loc: coprocess/example/src/main.c:29
xilly_puts.1.exit:0  call fastcc void @xilly_decprint(i32 %x1)

ST_9: StgValue_74 (64)  [1/1] 1.59ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:30
xilly_puts.1.exit:1  br label %5


 <State 10>: 3.25ns
ST_10: p_0_rec_i9 (66)  [1/1] 0.00ns
:0  %p_0_rec_i9 = phi i1 [ false, %xilly_puts.1.exit ], [ true, %6 ]

ST_10: p_0_rec_i9_cast (67)  [1/1] 0.00ns
:1  %p_0_rec_i9_cast = zext i1 %p_0_rec_i9 to i32

ST_10: p_str5_addr (68)  [1/1] 0.00ns
:2  %p_str5_addr = getelementptr [2 x i4]* @p_str5, i32 0, i32 %p_0_rec_i9_cast

ST_10: p_str5_load (69)  [2/2] 3.25ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:30
:3  %p_str5_load = load i4* %p_str5_addr, align 1


 <State 11>: 8.24ns
ST_11: p_str5_load (69)  [1/2] 3.25ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:30
:3  %p_str5_load = load i4* %p_str5_addr, align 1

ST_11: p_str5_load_cast (70)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:30
:4  %p_str5_load_cast = zext i4 %p_str5_load to i8

ST_11: empty_28 (71)  [1/1] 0.00ns
:5  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_11: StgValue_82 (72)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:7->coprocess/example/src/main.c:30
:6  br i1 %p_0_rec_i9, label %xilly_puts.exit, label %.preheader.i14.preheader

ST_11: StgValue_83 (74)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:30
.preheader.i14.preheader:0  br label %.preheader.i14

ST_11: results_sign_V_1 (83)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:483->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:0  %results_sign_V_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_18, i32 31)

ST_11: loc_V (84)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:483->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:1  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_18, i32 23, i32 30) nounwind

ST_11: loc_V_1 (85)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:483->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:2  %loc_V_1 = trunc i32 %tmp_18 to i23

ST_11: closepath (86)  [1/1] 2.91ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:475->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:3  %closepath = icmp ult i8 %loc_V, 126

ST_11: expv_op_i (91)  [1/1] 2.32ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:400->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:8  %expv_op_i = add i8 -62, %loc_V

ST_11: addr_V (92)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:400->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:9  %addr_V = select i1 %closepath, i8 63, i8 %expv_op_i

ST_11: tmp_4 (93)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:402->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:10  %tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)

ST_11: tmp_3_i_i_i (94)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:402->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:11  %tmp_3_i_i_i = zext i4 %tmp_4 to i32

ST_11: hls_ref_4oPi_table_s (95)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:402->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:12  %hls_ref_4oPi_table_s = getelementptr [13 x i100]* @hls_ref_4oPi_table_s, i32 0, i32 %tmp_3_i_i_i

ST_11: table_100_V (96)  [2/2] 3.25ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:402->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:13  %table_100_V = load i100* %hls_ref_4oPi_table_s, align 16

ST_11: tmp_9 (97)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:403->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:14  %tmp_9 = trunc i8 %addr_V to i4

ST_11: y1 (198)  [1/1] 2.90ns  loc: coprocess/example/src/main.c:9->coprocess/example/src/main.c:33
xilly_puts.exit:115  %y1 = add nsw i32 1, %x1

ST_11: StgValue_96 (199)  [1/1] 2.32ns  loc: coprocess/example/src/main.c:38
xilly_puts.exit:116  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %y1) nounwind


 <State 12>: 1.77ns
ST_12: debug_ready_load_2 (76)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:30
.preheader.i14:0  %debug_ready_load_2 = load volatile i8* @debug_ready, align 1

ST_12: tmp_17 (77)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:30
.preheader.i14:1  %tmp_17 = trunc i8 %debug_ready_load_2 to i1

ST_12: StgValue_99 (78)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:8->coprocess/example/src/main.c:30
.preheader.i14:2  br i1 %tmp_17, label %6, label %.preheader.i14

ST_12: StgValue_100 (80)  [1/1] 1.77ns  loc: coprocess/example/src/xilly_debug.c:9->coprocess/example/src/main.c:30
:0  store volatile i8 %p_str5_load_cast, i8* @debug_out, align 1

ST_12: StgValue_101 (81)  [1/1] 0.00ns  loc: coprocess/example/src/xilly_debug.c:10->coprocess/example/src/main.c:30
:1  br label %5


 <State 13>: 8.03ns
ST_13: table_100_V (96)  [1/2] 3.25ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:402->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:13  %table_100_V = load i100* %hls_ref_4oPi_table_s, align 16

ST_13: tmp_5_i_i_i (98)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:403->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:15  %tmp_5_i_i_i = zext i4 %tmp_9 to i100

ST_13: r_V_4 (99)  [1/1] 4.77ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:403->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:16  %r_V_4 = shl i100 %table_100_V, %tmp_5_i_i_i

ST_13: Med_V (100)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:403->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:17  %Med_V = call i80 @_ssdm_op_PartSelect.i80.i100.i32.i32(i100 %r_V_4, i32 20, i32 99) nounwind


 <State 14>: 6.98ns
ST_14: p_Result_21 (89)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:490->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:6  %p_Result_21 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_14: lhs_V (101)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:492->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:18  %lhs_V = zext i80 %Med_V to i104

ST_14: rhs_V (102)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:492->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:19  %rhs_V = zext i24 %p_Result_21 to i104

ST_14: r_V_5 (103)  [5/5] 6.98ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:492->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:20  %r_V_5 = mul i104 %lhs_V, %rhs_V

ST_14: tmp_10_i (184)  [1/1] 3.20ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:531->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:101  %tmp_10_i = icmp eq i23 %loc_V_1, 0


 <State 15>: 6.98ns
ST_15: r_V_5 (103)  [4/5] 6.98ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:492->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:20  %r_V_5 = mul i104 %lhs_V, %rhs_V


 <State 16>: 6.98ns
ST_16: r_V_5 (103)  [3/5] 6.98ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:492->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:20  %r_V_5 = mul i104 %lhs_V, %rhs_V


 <State 17>: 6.98ns
ST_17: r_V_5 (103)  [2/5] 6.98ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:492->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:20  %r_V_5 = mul i104 %lhs_V, %rhs_V


 <State 18>: 6.98ns
ST_18: r_V_5 (103)  [1/5] 6.98ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:492->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:20  %r_V_5 = mul i104 %lhs_V, %rhs_V

ST_18: p_Val2_5 (104)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:507->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:21  %p_Val2_5 = call i58 @_ssdm_op_PartSelect.i58.i104.i32.i32(i104 %r_V_5, i32 19, i32 76)

ST_18: tmp_13_i_i (105)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:511->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:22  %tmp_13_i_i = call i3 @_ssdm_op_PartSelect.i3.i104.i32.i32(i104 %r_V_5, i32 77, i32 79) nounwind


 <State 19>: 5.71ns
ST_19: p_Val2_s (106)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:207->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:23  %p_Val2_s = select i1 %closepath, i3 0, i3 %tmp_13_i_i

ST_19: tmp_10 (107)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:515->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:24  %tmp_10 = trunc i3 %p_Val2_s to i1

ST_19: p_Val2_i_i (108)  [1/1] 3.64ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:516->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:25  %p_Val2_i_i = sub i58 0, %p_Val2_5

ST_19: p_Val2_7 (109)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:515->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:26  %p_Val2_7 = select i1 %tmp_10, i58 %p_Val2_i_i, i58 %p_Val2_5

ST_19: p_Result_i2_i_i (110)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_normalize.h:97->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:519->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:27  %p_Result_i2_i_i = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_7, i32 29, i32 57) nounwind


 <State 20>: 8.00ns
ST_20: p_i_i (87)  [1/1] 2.32ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:478->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:4  %p_i_i = add i8 -125, %loc_V

ST_20: storemerge_i_i (88)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:475->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node Ex_V)
xilly_puts.exit:5  %storemerge_i_i = select i1 %closepath, i8 %p_i_i, i8 0

ST_20: p_Result_22 (111)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_normalize.h:98->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:519->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:28  %p_Result_22 = call i30 @_ssdm_op_BitConcatenate.i30.i29.i1(i29 %p_Result_i2_i_i, i1 true) nounwind

ST_20: p_Result_23 (112)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_normalize.h:100->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:519->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:29  %p_Result_23 = call i30 @llvm.part.select.i30(i30 %p_Result_22, i32 29, i32 0) nounwind

ST_20: p_Result_24 (113)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_normalize.h:100->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:519->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:30  %p_Result_24 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 -1, i30 %p_Result_23) nounwind

ST_20: val_assign (114)  [1/1] 3.40ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_normalize.h:100->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:519->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:31  %val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_24, i1 true) nounwind

ST_20: Mx_zeros_V (115)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:519->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:32  %Mx_zeros_V = trunc i32 %val_assign to i5

ST_20: tmp_14_i_i (116)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:528->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:33  %tmp_14_i_i = zext i5 %Mx_zeros_V to i58

ST_20: p_Val2_9 (117)  [1/1] 4.61ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:528->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:34  %p_Val2_9 = shl i58 %p_Val2_7, %tmp_14_i_i

ST_20: Mx_V (118)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:528->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:35  %Mx_V = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_9, i32 29, i32 57)

ST_20: tmp_17_i_i (119)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:529->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node Ex_V)
xilly_puts.exit:36  %tmp_17_i_i = zext i5 %Mx_zeros_V to i8

ST_20: Ex_V (120)  [1/1] 2.32ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:529->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (out node of the LUT)
xilly_puts.exit:37  %Ex_V = sub i8 %storemerge_i_i, %tmp_17_i_i

ST_20: isNeg (122)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:39  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Ex_V, i32 7)

ST_20: tmp_9_i (183)  [1/1] 2.91ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:531->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:100  %tmp_9_i = icmp eq i8 %loc_V, 0

ST_20: tmp_11_i (186)  [1/1] 2.91ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:542->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:103  %tmp_11_i = icmp eq i8 %loc_V, -1


 <State 21>: 4.39ns
ST_21: sh_i_cast (121)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:38  %sh_i_cast = sext i8 %Ex_V to i9

ST_21: tmp_19_i_i (123)  [1/1] 2.32ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:40  %tmp_19_i_i = sub i9 0, %sh_i_cast

ST_21: sh_assign (124)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:41  %sh_assign = select i1 %isNeg, i9 %tmp_19_i_i, i9 %sh_i_cast


 <State 22>: 7.80ns
ST_22: sh_assign_2_i_cast1 (125)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node ssdm_int_V_write_ass)
xilly_puts.exit:42  %sh_assign_2_i_cast1 = sext i9 %sh_assign to i32

ST_22: sh_assign_2_i_cast (126)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node ssdm_int_V_write_ass)
xilly_puts.exit:43  %sh_assign_2_i_cast = sext i9 %sh_assign to i29

ST_22: tmp_20_i_i (127)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node ssdm_int_V_write_ass)
xilly_puts.exit:44  %tmp_20_i_i = zext i29 %Mx_V to i32

ST_22: tmp_21_i_i (128)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node ssdm_int_V_write_ass)
xilly_puts.exit:45  %tmp_21_i_i = lshr i29 %Mx_V, %sh_assign_2_i_cast

ST_22: tmp_21_i_i_cast (129)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node ssdm_int_V_write_ass)
xilly_puts.exit:46  %tmp_21_i_i_cast = zext i29 %tmp_21_i_i to i32

ST_22: tmp_22_i_i (130)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node ssdm_int_V_write_ass)
xilly_puts.exit:47  %tmp_22_i_i = shl i32 %tmp_20_i_i, %sh_assign_2_i_cast1

ST_22: ssdm_int_V_write_ass (131)  [1/1] 4.34ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:530->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (out node of the LUT)
xilly_puts.exit:48  %ssdm_int_V_write_ass = select i1 %isNeg, i32 %tmp_21_i_i_cast, i32 %tmp_22_i_i

ST_22: cos_basis (132)  [1/1] 2.48ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:207->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:49  %cos_basis = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 false, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 false, i3 %p_Val2_s) nounwind

ST_22: p_Result_i_i (138)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:218->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:55  %p_Result_i_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %ssdm_int_V_write_ass, i32 22, i32 28) nounwind

ST_22: p_Val2_12 (139)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:219->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:56  %p_Val2_12 = trunc i32 %ssdm_int_V_write_ass to i22

ST_22: tmp_i1_i (140)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:220->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:57  %tmp_i1_i = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %ssdm_int_V_write_ass, i32 7, i32 21)

ST_22: sin_basis (144)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:223->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:61  %sin_basis = xor i1 %cos_basis, true

ST_22: p_Result_25 (145)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:224->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:62  %p_Result_25 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_i_i) nounwind

ST_22: tmp_27_i_i (146)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:226->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:63  %tmp_27_i_i = zext i8 %p_Result_25 to i32

ST_22: hls_hotbm_second_o (147)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:226->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:64  %hls_hotbm_second_o = getelementptr [256 x i30]* @hls_hotbm_second_o_2, i32 0, i32 %tmp_27_i_i

ST_22: p_Val2_14 (148)  [2/2] 3.25ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:226->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:65  %p_Val2_14 = load i30* %hls_hotbm_second_o, align 4

ST_22: hls_hotbm_second_o_4 (151)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:227->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:68  %hls_hotbm_second_o_4 = getelementptr [256 x i23]* @hls_hotbm_second_o_3, i32 0, i32 %tmp_27_i_i

ST_22: hls_hotbm_second_o_5 (152)  [2/2] 3.25ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:227->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:69  %hls_hotbm_second_o_5 = load i23* %hls_hotbm_second_o_4, align 4

ST_22: hls_hotbm_second_o_6 (157)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:228->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:74  %hls_hotbm_second_o_6 = getelementptr [256 x i15]* @hls_hotbm_second_o, i32 0, i32 %tmp_27_i_i

ST_22: hls_hotbm_second_o_7 (158)  [2/2] 3.25ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:228->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:75  %hls_hotbm_second_o_7 = load i15* %hls_hotbm_second_o_6, align 2


 <State 23>: 6.38ns
ST_23: OP1_V_3 (141)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:221->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:58  %OP1_V_3 = zext i15 %tmp_i1_i to i30

ST_23: p_Val2_13 (142)  [1/1] 6.38ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:221->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:59  %p_Val2_13 = mul i30 %OP1_V_3, %OP1_V_3

ST_23: tmp_24_i_i (143)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:221->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:60  %tmp_24_i_i = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %p_Val2_13, i32 15, i32 29)

ST_23: p_Val2_14 (148)  [1/2] 3.25ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:226->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:65  %p_Val2_14 = load i30* %hls_hotbm_second_o, align 4

ST_23: p_Val2_15 (149)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:226->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:66  %p_Val2_15 = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %p_Val2_14, i32 1, i32 29)

ST_23: hls_hotbm_second_o_5 (152)  [1/2] 3.25ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:227->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:69  %hls_hotbm_second_o_5 = load i23* %hls_hotbm_second_o_4, align 4

ST_23: hls_hotbm_second_o_7 (158)  [1/2] 3.25ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:228->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:75  %hls_hotbm_second_o_7 = load i15* %hls_hotbm_second_o_6, align 2


 <State 24>: 8.21ns
ST_24: OP1_V (150)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:227->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:67  %OP1_V = zext i22 %p_Val2_12 to i45

ST_24: OP2_V_1 (153)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:227->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:70  %OP2_V_1 = sext i23 %hls_hotbm_second_o_5 to i45

ST_24: p_Val2_1 (154)  [1/1] 8.21ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:227->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:71  %p_Val2_1 = mul i45 %OP2_V_1, %OP1_V

ST_24: tmp_29_i_i (155)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:227->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:72  %tmp_29_i_i = call i22 @_ssdm_op_PartSelect.i22.i45.i32.i32(i45 %p_Val2_1, i32 23, i32 44)

ST_24: OP1_V_1 (156)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:228->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:73  %OP1_V_1 = zext i15 %tmp_24_i_i to i30

ST_24: OP2_V_2 (159)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:228->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:76  %OP2_V_2 = sext i15 %hls_hotbm_second_o_7 to i30

ST_24: p_Val2_6 (160)  [1/1] 6.38ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:228->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:77  %p_Val2_6 = mul i30 %OP1_V_1, %OP2_V_2

ST_24: tmp_31_i_i (161)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:228->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:78  %tmp_31_i_i = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %p_Val2_6, i32 16, i32 29)


 <State 25>: 4.31ns
ST_25: Mx_V_read_assign (134)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:503->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:51  %Mx_V_read_assign = select i1 %cos_basis, i29 -1, i29 %Mx_V

ST_25: tmp_32_i_i (162)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:230->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:79  %tmp_32_i_i = sext i29 %p_Val2_15 to i30

ST_25: tmp_33_i_i (163)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:230->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:80  %tmp_33_i_i = sext i22 %tmp_29_i_i to i30

ST_25: p_Val2_16 (164)  [1/1] 2.16ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:230->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:81  %p_Val2_16 = add i30 %tmp_32_i_i, %tmp_33_i_i

ST_25: tmp_35_i_i_cast (165)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:230->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:82  %tmp_35_i_i_cast = sext i14 %tmp_31_i_i to i30

ST_25: r_V (166)  [1/1] 2.16ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:230->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:83  %r_V = add i30 %p_Val2_16, %tmp_35_i_i_cast


 <State 26>: 6.91ns
ST_26: OP1_V_2_i_cast (167)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:230->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:84  %OP1_V_2_i_cast = sext i30 %r_V to i58

ST_26: OP2_V_3_i_cast (168)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:230->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:85  %OP2_V_3_i_cast = zext i29 %Mx_V_read_assign to i58

ST_26: p_Val2_17 (169)  [2/2] 6.91ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:230->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:86  %p_Val2_17 = mul i58 %OP1_V_2_i_cast, %OP2_V_3_i_cast


 <State 27>: 6.91ns
ST_27: p_Ex_V_ret_i (133)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:503->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node r_V_1)
xilly_puts.exit:50  %p_Ex_V_ret_i = select i1 %cos_basis, i8 0, i8 %Ex_V

ST_27: p_Val2_17 (169)  [1/2] 6.91ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:230->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:86  %p_Val2_17 = mul i58 %OP1_V_2_i_cast, %OP2_V_3_i_cast

ST_27: result_V (170)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:230->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:87  %result_V = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_17, i32 29, i32 57)

ST_27: rhs_V_1 (171)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:512->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node r_V_1)
xilly_puts.exit:88  %rhs_V_1 = sext i8 %p_Ex_V_ret_i to i9

ST_27: r_V_1 (172)  [1/1] 2.32ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:512->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (out node of the LUT)
xilly_puts.exit:89  %r_V_1 = sub i9 0, %rhs_V_1

ST_27: resultf (173)  [2/2] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:512->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:90  %resultf = call fastcc float @scaled_fixed2ieee(i29 %result_V, i9 %r_V_1) nounwind


 <State 28>: 7.04ns
ST_28: resultf (173)  [1/2] 7.04ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:512->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:90  %resultf = call fastcc float @scaled_fixed2ieee(i29 %result_V, i9 %r_V_1) nounwind


 <State 29>: 8.53ns
ST_29: StgValue_191 (90)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:399->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_range_redux.h:491->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:499->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:7  call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @hls_ref_4oPi_table_s, [1 x i8]* @p_str10436, [14 x i8]* @p_str10463, [1 x i8]* @p_str10436, i32 -1, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436) nounwind

ST_29: StgValue_192 (135)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:214->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:52  call void (...)* @_ssdm_op_SpecMemCore([256 x i30]* @hls_hotbm_second_o_2, [1 x i8]* @p_str10436, [14 x i8]* @p_str10463, [1 x i8]* @p_str10436, i32 -1, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436) nounwind

ST_29: StgValue_193 (136)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:215->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:53  call void (...)* @_ssdm_op_SpecMemCore([256 x i23]* @hls_hotbm_second_o_3, [1 x i8]* @p_str10436, [14 x i8]* @p_str10463, [1 x i8]* @p_str10436, i32 -1, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436) nounwind

ST_29: StgValue_194 (137)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:216->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:510->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:54  call void (...)* @_ssdm_op_SpecMemCore([256 x i15]* @hls_hotbm_second_o, [1 x i8]* @p_str10436, [14 x i8]* @p_str10463, [1 x i8]* @p_str10436, i32 -1, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436, [1 x i8]* @p_str10436) nounwind

ST_29: p_Val2_18 (174)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:311->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:519->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:91  %p_Val2_18 = bitcast float %resultf to i32

ST_29: p_Result_26 (175)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:519->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node p_Result_i_29)
xilly_puts.exit:92  %p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_18, i32 31)

ST_29: loc_V_2 (176)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:519->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node ret_V_3)
xilly_puts.exit:93  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_18, i32 23, i32 30) nounwind

ST_29: loc_V_3 (177)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:519->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node ret_V_4)
xilly_puts.exit:94  %loc_V_3 = trunc i32 %p_Val2_18 to i23

ST_29: p_Result_27 (178)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:526->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:95  %p_Result_27 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %results_sign_V_1, i3 %p_Val2_s) nounwind

ST_29: tmp (179)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:526->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node p_Result_i_29)
xilly_puts.exit:96  %tmp = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i4 %p_Result_27) nounwind

ST_29: tmp_1 (180)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:526->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node p_Result_i_29)
xilly_puts.exit:97  %tmp_1 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i4 %p_Result_27) nounwind

ST_29: tmp_8_i (181)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:527->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node p_Result_i_29)
xilly_puts.exit:98  %tmp_8_i = select i1 %cos_basis, i1 %tmp, i1 %tmp_1

ST_29: p_Result_i (182)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:527->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node p_Result_i_29)
xilly_puts.exit:99  %p_Result_i = or i1 %tmp_8_i, %p_Result_26

ST_29: or_cond_i (185)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:531->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:102  %or_cond_i = and i1 %tmp_9_i, %tmp_10_i

ST_29: not_tmp_i (187)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:542->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node p_Result_i_29)
xilly_puts.exit:104  %not_tmp_i = xor i1 %tmp_11_i, true

ST_29: p_Result_i_29 (188)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:542->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (out node of the LUT)
xilly_puts.exit:105  %p_Result_i_29 = and i1 %p_Result_i, %not_tmp_i

ST_29: p_Result_s (189)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:334->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:547->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (out node of the LUT)
xilly_puts.exit:106  %p_Result_s = select i1 %or_cond_i, i1 %results_sign_V_1, i1 %p_Result_i_29

ST_29: not_or_cond_i_demorg (190)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:547->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node not_or_cond_i)
xilly_puts.exit:107  %not_or_cond_i_demorg = and i1 %tmp_9_i, %tmp_10_i

ST_29: not_or_cond_i (191)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:547->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (out node of the LUT)
xilly_puts.exit:108  %not_or_cond_i = xor i1 %not_or_cond_i_demorg, true

ST_29: p_Result_1_i_cast (192)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:547->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node ret_V_3)
xilly_puts.exit:109  %p_Result_1_i_cast = select i1 %not_or_cond_i, i8 -1, i8 0

ST_29: tmp_2 (193)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:547->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:110  %tmp_2 = or i1 %or_cond_i, %tmp_11_i

ST_29: ret_V_3 (194)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:547->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (out node of the LUT)
xilly_puts.exit:111  %ret_V_3 = select i1 %tmp_2, i8 %p_Result_1_i_cast, i8 %loc_V_2

ST_29: p_Result_2_i_cast (195)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:336->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:547->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (grouped into LUT with out node ret_V_4)
xilly_puts.exit:112  %p_Result_2_i_cast = select i1 %not_or_cond_i, i23 -1, i23 0

ST_29: ret_V_4 (196)  [1/1] 2.07ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:336->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:547->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33 (out node of the LUT)
xilly_puts.exit:113  %ret_V_4 = select i1 %tmp_2, i23 %p_Result_2_i_cast, i23 %loc_V_3

ST_29: p_Result_28 (197)  [1/1] 0.00ns  loc: r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:336->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:349->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:370->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:547->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls/hls_hotbm.h:841->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/hls_math.h:338->r:/builds/2017.2.1/continuous/2017_08_09_1957588/src/products/hls/hls_lib/src/lib_hlsm.cpp:176->coprocess/example/src/main.c:8->coprocess/example/src/main.c:33
xilly_puts.exit:114  %p_Result_28 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Result_s, i8 %ret_V_3, i23 %ret_V_4) nounwind

ST_29: StgValue_216 (200)  [1/1] 2.32ns  loc: coprocess/example/src/main.c:39
xilly_puts.exit:117  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %p_Result_28) nounwind

ST_29: StgValue_217 (201)  [1/1] 0.00ns  loc: coprocess/example/src/main.c:40
xilly_puts.exit:118  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_str3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ debug_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_none:ce=0
Port [ debug_out]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_vld:ce=0
Port [ p_str4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ powers10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_ref_4oPi_table_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_hotbm_second_o_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_hotbm_second_o_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_hotbm_second_o]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_30          (specbitsmap      ) [ 000000000000000000000000000000]
StgValue_31          (specbitsmap      ) [ 000000000000000000000000000000]
StgValue_32          (spectopmodule    ) [ 000000000000000000000000000000]
StgValue_33          (specinterface    ) [ 000000000000000000000000000000]
StgValue_34          (specinterface    ) [ 000000000000000000000000000000]
StgValue_35          (specinterface    ) [ 000000000000000000000000000000]
StgValue_36          (br               ) [ 011110000000000000000000000000]
p_0_rec_i            (phi              ) [ 001000000000000000000000000000]
p_0_rec_i_cast       (zext             ) [ 000000000000000000000000000000]
p_str3_addr          (getelementptr    ) [ 000100000000000000000000000000]
tmp_i                (icmp             ) [ 000100000000000000000000000000]
p_rec_i              (add              ) [ 011110000000000000000000000000]
p_str3_load          (load             ) [ 000000000000000000000000000000]
p_str3_load_cast     (zext             ) [ 000010000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000]
StgValue_46          (br               ) [ 000000000000000000000000000000]
StgValue_47          (br               ) [ 000000000000000000000000000000]
x1                   (read             ) [ 000001111111100000000000000000]
debug_ready_load     (load             ) [ 000000000000000000000000000000]
tmp_5                (trunc            ) [ 001110000000000000000000000000]
StgValue_51          (br               ) [ 000000000000000000000000000000]
StgValue_52          (store            ) [ 000000000000000000000000000000]
StgValue_53          (br               ) [ 011110000000000000000000000000]
tmp_18               (read             ) [ 000000111111100000000000000000]
StgValue_55          (br               ) [ 000001111000000000000000000000]
p_0_rec_i2           (phi              ) [ 000000100000000000000000000000]
p_0_rec_i2_cast      (zext             ) [ 000000000000000000000000000000]
p_str4_addr          (getelementptr    ) [ 000000010000000000000000000000]
tmp_i3               (icmp             ) [ 000000010000000000000000000000]
p_rec_i8             (add              ) [ 000001111000000000000000000000]
p_str4_load          (load             ) [ 000000000000000000000000000000]
p_str4_load_cast     (zext             ) [ 000000001000000000000000000000]
empty_27             (speclooptripcount) [ 000000000000000000000000000000]
StgValue_65          (br               ) [ 000000000000000000000000000000]
StgValue_66          (br               ) [ 000000000000000000000000000000]
debug_ready_load_1   (load             ) [ 000000000000000000000000000000]
tmp_6                (trunc            ) [ 000000111000000000000000000000]
StgValue_70          (br               ) [ 000000000000000000000000000000]
StgValue_71          (store            ) [ 000000000000000000000000000000]
StgValue_72          (br               ) [ 000001111000000000000000000000]
StgValue_73          (call             ) [ 000000000000000000000000000000]
StgValue_74          (br               ) [ 000000000111100000000000000000]
p_0_rec_i9           (phi              ) [ 000000000011000000000000000000]
p_0_rec_i9_cast      (zext             ) [ 000000000000000000000000000000]
p_str5_addr          (getelementptr    ) [ 000000000001000000000000000000]
p_str5_load          (load             ) [ 000000000000000000000000000000]
p_str5_load_cast     (zext             ) [ 000000000000100000000000000000]
empty_28             (speclooptripcount) [ 000000000000000000000000000000]
StgValue_82          (br               ) [ 000000000000000000000000000000]
StgValue_83          (br               ) [ 000000000000000000000000000000]
results_sign_V_1     (bitselect        ) [ 000000000000011111111111111111]
loc_V                (partselect       ) [ 000000000000011111111000000000]
loc_V_1              (trunc            ) [ 000000000000011000000000000000]
closepath            (icmp             ) [ 000000000000011111111000000000]
expv_op_i            (add              ) [ 000000000000000000000000000000]
addr_V               (select           ) [ 000000000000000000000000000000]
tmp_4                (partselect       ) [ 000000000000000000000000000000]
tmp_3_i_i_i          (zext             ) [ 000000000000000000000000000000]
hls_ref_4oPi_table_s (getelementptr    ) [ 000000000000010000000000000000]
tmp_9                (trunc            ) [ 000000000000010000000000000000]
y1                   (add              ) [ 000000000000000000000000000000]
StgValue_96          (write            ) [ 000000000000000000000000000000]
debug_ready_load_2   (load             ) [ 000000000000000000000000000000]
tmp_17               (trunc            ) [ 000000000011100000000000000000]
StgValue_99          (br               ) [ 000000000000000000000000000000]
StgValue_100         (store            ) [ 000000000000000000000000000000]
StgValue_101         (br               ) [ 000000000111100000000000000000]
table_100_V          (load             ) [ 000000000000000000000000000000]
tmp_5_i_i_i          (zext             ) [ 000000000000000000000000000000]
r_V_4                (shl              ) [ 000000000000000000000000000000]
Med_V                (partselect       ) [ 000000000000001000000000000000]
p_Result_21          (bitconcatenate   ) [ 000000000000000000000000000000]
lhs_V                (zext             ) [ 000000000000000111100000000000]
rhs_V                (zext             ) [ 000000000000000111100000000000]
tmp_10_i             (icmp             ) [ 000000000000000111111111111111]
r_V_5                (mul              ) [ 000000000000000000000000000000]
p_Val2_5             (partselect       ) [ 000000000000000000010000000000]
tmp_13_i_i           (partselect       ) [ 000000000000000000010000000000]
p_Val2_s             (select           ) [ 000000000000000000001111111111]
tmp_10               (trunc            ) [ 000000000000000000000000000000]
p_Val2_i_i           (sub              ) [ 000000000000000000000000000000]
p_Val2_7             (select           ) [ 000000000000000000001000000000]
p_Result_i2_i_i      (partselect       ) [ 000000000000000000001000000000]
p_i_i                (add              ) [ 000000000000000000000000000000]
storemerge_i_i       (select           ) [ 000000000000000000000000000000]
p_Result_22          (bitconcatenate   ) [ 000000000000000000000000000000]
p_Result_23          (partselect       ) [ 000000000000000000000000000000]
p_Result_24          (bitconcatenate   ) [ 000000000000000000000000000000]
val_assign           (cttz             ) [ 000000000000000000000000000000]
Mx_zeros_V           (trunc            ) [ 000000000000000000000000000000]
tmp_14_i_i           (zext             ) [ 000000000000000000000000000000]
p_Val2_9             (shl              ) [ 000000000000000000000000000000]
Mx_V                 (partselect       ) [ 000000000000000000000111110000]
tmp_17_i_i           (zext             ) [ 000000000000000000000000000000]
Ex_V                 (sub              ) [ 000000000000000000000111111100]
isNeg                (bitselect        ) [ 000000000000000000000110000000]
tmp_9_i              (icmp             ) [ 000000000000000000000111111111]
tmp_11_i             (icmp             ) [ 000000000000000000000111111111]
sh_i_cast            (sext             ) [ 000000000000000000000000000000]
tmp_19_i_i           (sub              ) [ 000000000000000000000000000000]
sh_assign            (select           ) [ 000000000000000000000010000000]
sh_assign_2_i_cast1  (sext             ) [ 000000000000000000000000000000]
sh_assign_2_i_cast   (sext             ) [ 000000000000000000000000000000]
tmp_20_i_i           (zext             ) [ 000000000000000000000000000000]
tmp_21_i_i           (lshr             ) [ 000000000000000000000000000000]
tmp_21_i_i_cast      (zext             ) [ 000000000000000000000000000000]
tmp_22_i_i           (shl              ) [ 000000000000000000000000000000]
ssdm_int_V_write_ass (select           ) [ 000000000000000000000000000000]
cos_basis            (mux              ) [ 000000000000000000000001111111]
p_Result_i_i         (partselect       ) [ 000000000000000000000000000000]
p_Val2_12            (trunc            ) [ 000000000000000000000001100000]
tmp_i1_i             (partselect       ) [ 000000000000000000000001000000]
sin_basis            (xor              ) [ 000000000000000000000000000000]
p_Result_25          (bitconcatenate   ) [ 000000000000000000000000000000]
tmp_27_i_i           (zext             ) [ 000000000000000000000000000000]
hls_hotbm_second_o   (getelementptr    ) [ 000000000000000000000001000000]
hls_hotbm_second_o_4 (getelementptr    ) [ 000000000000000000000001000000]
hls_hotbm_second_o_6 (getelementptr    ) [ 000000000000000000000001000000]
OP1_V_3              (zext             ) [ 000000000000000000000000000000]
p_Val2_13            (mul              ) [ 000000000000000000000000000000]
tmp_24_i_i           (partselect       ) [ 000000000000000000000000100000]
p_Val2_14            (load             ) [ 000000000000000000000000000000]
p_Val2_15            (partselect       ) [ 000000000000000000000000110000]
hls_hotbm_second_o_5 (load             ) [ 000000000000000000000000100000]
hls_hotbm_second_o_7 (load             ) [ 000000000000000000000000100000]
OP1_V                (zext             ) [ 000000000000000000000000000000]
OP2_V_1              (sext             ) [ 000000000000000000000000000000]
p_Val2_1             (mul              ) [ 000000000000000000000000000000]
tmp_29_i_i           (partselect       ) [ 000000000000000000000000010000]
OP1_V_1              (zext             ) [ 000000000000000000000000000000]
OP2_V_2              (sext             ) [ 000000000000000000000000000000]
p_Val2_6             (mul              ) [ 000000000000000000000000000000]
tmp_31_i_i           (partselect       ) [ 000000000000000000000000010000]
Mx_V_read_assign     (select           ) [ 000000000000000000000000001000]
tmp_32_i_i           (sext             ) [ 000000000000000000000000000000]
tmp_33_i_i           (sext             ) [ 000000000000000000000000000000]
p_Val2_16            (add              ) [ 000000000000000000000000000000]
tmp_35_i_i_cast      (sext             ) [ 000000000000000000000000000000]
r_V                  (add              ) [ 000000000000000000000000001000]
OP1_V_2_i_cast       (sext             ) [ 000000000000000000000000000100]
OP2_V_3_i_cast       (zext             ) [ 000000000000000000000000000100]
p_Ex_V_ret_i         (select           ) [ 000000000000000000000000000000]
p_Val2_17            (mul              ) [ 000000000000000000000000000000]
result_V             (partselect       ) [ 000000000000000000000000000010]
rhs_V_1              (sext             ) [ 000000000000000000000000000000]
r_V_1                (sub              ) [ 000000000000000000000000000010]
resultf              (call             ) [ 000000000000000000000000000001]
StgValue_191         (specmemcore      ) [ 000000000000000000000000000000]
StgValue_192         (specmemcore      ) [ 000000000000000000000000000000]
StgValue_193         (specmemcore      ) [ 000000000000000000000000000000]
StgValue_194         (specmemcore      ) [ 000000000000000000000000000000]
p_Val2_18            (bitcast          ) [ 000000000000000000000000000000]
p_Result_26          (bitselect        ) [ 000000000000000000000000000000]
loc_V_2              (partselect       ) [ 000000000000000000000000000000]
loc_V_3              (trunc            ) [ 000000000000000000000000000000]
p_Result_27          (bitconcatenate   ) [ 000000000000000000000000000000]
tmp                  (mux              ) [ 000000000000000000000000000000]
tmp_1                (mux              ) [ 000000000000000000000000000000]
tmp_8_i              (select           ) [ 000000000000000000000000000000]
p_Result_i           (or               ) [ 000000000000000000000000000000]
or_cond_i            (and              ) [ 000000000000000000000000000000]
not_tmp_i            (xor              ) [ 000000000000000000000000000000]
p_Result_i_29        (and              ) [ 000000000000000000000000000000]
p_Result_s           (select           ) [ 000000000000000000000000000000]
not_or_cond_i_demorg (and              ) [ 000000000000000000000000000000]
not_or_cond_i        (xor              ) [ 000000000000000000000000000000]
p_Result_1_i_cast    (select           ) [ 000000000000000000000000000000]
tmp_2                (or               ) [ 000000000000000000000000000000]
ret_V_3              (select           ) [ 000000000000000000000000000000]
p_Result_2_i_cast    (select           ) [ 000000000000000000000000000000]
ret_V_4              (select           ) [ 000000000000000000000000000000]
p_Result_28          (bitconcatenate   ) [ 000000000000000000000000000000]
StgValue_216         (write            ) [ 000000000000000000000000000000]
StgValue_217         (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_str3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="debug_ready">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_ready"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="debug_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_str4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="powers10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="powers10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_str5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="hls_ref_4oPi_table_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_ref_4oPi_table_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="hls_hotbm_second_o_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_hotbm_second_o_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="hls_hotbm_second_o_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_hotbm_second_o_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="hls_hotbm_second_o">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_hotbm_second_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xillybus_wrapper_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xilly_decprint"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i104.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i104.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i30"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaled_fixed2ieee"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10436"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10463"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="194" class="1004" name="grp_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x1/3 tmp_18/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_96/11 StgValue_216/29 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_str3_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str3_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="218" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str3_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_str4_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str4_addr/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str4_load/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_str5_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str5_addr/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="242" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str5_load/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="hls_ref_4oPi_table_s_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="100" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_ref_4oPi_table_s/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="254" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100_V/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="hls_hotbm_second_o_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="30" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_hotbm_second_o/22 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="266" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_14/22 "/>
</bind>
</comp>

<comp id="268" class="1004" name="hls_hotbm_second_o_4_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="23" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_hotbm_second_o_4/22 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="278" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hls_hotbm_second_o_5/22 "/>
</bind>
</comp>

<comp id="280" class="1004" name="hls_hotbm_second_o_6_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_hotbm_second_o_6/22 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="290" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hls_hotbm_second_o_7/22 "/>
</bind>
</comp>

<comp id="292" class="1005" name="p_0_rec_i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_0_rec_i_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="p_0_rec_i2_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="1"/>
<pin id="305" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i2 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_0_rec_i2_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="2" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i2/6 "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_0_rec_i9_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i9 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_0_rec_i9_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="1" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i9/10 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_scaled_fixed2ieee_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="29" slack="0"/>
<pin id="331" dir="0" index="2" bw="9" slack="0"/>
<pin id="332" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="resultf/27 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_xilly_decprint_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="3"/>
<pin id="337" dir="0" index="2" bw="28" slack="0"/>
<pin id="338" dir="0" index="3" bw="8" slack="0"/>
<pin id="339" dir="0" index="4" bw="8" slack="0"/>
<pin id="340" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_67/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_ready_load/4 debug_ready_load_1/8 debug_ready_load_2/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_0_rec_i_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i_cast/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_i_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_rec_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_str3_load_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_str3_load_cast/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="StgValue_52_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="1"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_0_rec_i2_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i2_cast/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_i3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_rec_i8_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i8/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_str4_load_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_str4_load_cast/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="StgValue_71_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="1"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_0_rec_i9_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i9_cast/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_str5_load_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_str5_load_cast/11 "/>
</bind>
</comp>

<comp id="418" class="1004" name="results_sign_V_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="5"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="results_sign_V_1/11 "/>
</bind>
</comp>

<comp id="425" class="1004" name="loc_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="5"/>
<pin id="428" dir="0" index="2" bw="6" slack="0"/>
<pin id="429" dir="0" index="3" bw="6" slack="0"/>
<pin id="430" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/11 "/>
</bind>
</comp>

<comp id="434" class="1004" name="loc_V_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="5"/>
<pin id="436" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/11 "/>
</bind>
</comp>

<comp id="437" class="1004" name="closepath_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="expv_op_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="expv_op_i/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="addr_V_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="7" slack="0"/>
<pin id="452" dir="0" index="2" bw="8" slack="0"/>
<pin id="453" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_V/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="0" index="2" bw="4" slack="0"/>
<pin id="461" dir="0" index="3" bw="4" slack="0"/>
<pin id="462" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_3_i_i_i_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_i_i/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_9_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="476" class="1004" name="y1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="6"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y1/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_17_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="486" class="1004" name="StgValue_100_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_5_i_i_i_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="1"/>
<pin id="493" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_i_i/13 "/>
</bind>
</comp>

<comp id="494" class="1004" name="r_V_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="100" slack="0"/>
<pin id="496" dir="0" index="1" bw="4" slack="0"/>
<pin id="497" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_4/13 "/>
</bind>
</comp>

<comp id="500" class="1004" name="Med_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="80" slack="0"/>
<pin id="502" dir="0" index="1" bw="100" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="0" index="3" bw="8" slack="0"/>
<pin id="505" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/13 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_Result_21_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="24" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="23" slack="2"/>
<pin id="514" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_21/14 "/>
</bind>
</comp>

<comp id="517" class="1004" name="lhs_V_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="80" slack="1"/>
<pin id="519" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/14 "/>
</bind>
</comp>

<comp id="520" class="1004" name="rhs_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="24" slack="0"/>
<pin id="522" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/14 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="80" slack="0"/>
<pin id="526" dir="0" index="1" bw="24" slack="0"/>
<pin id="527" dir="1" index="2" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/14 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_10_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="23" slack="2"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_i/14 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_Val2_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="58" slack="0"/>
<pin id="537" dir="0" index="1" bw="104" slack="0"/>
<pin id="538" dir="0" index="2" bw="6" slack="0"/>
<pin id="539" dir="0" index="3" bw="8" slack="0"/>
<pin id="540" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/18 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_13_i_i_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="0"/>
<pin id="547" dir="0" index="1" bw="104" slack="0"/>
<pin id="548" dir="0" index="2" bw="8" slack="0"/>
<pin id="549" dir="0" index="3" bw="8" slack="0"/>
<pin id="550" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13_i_i/18 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_Val2_s_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="7"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="3" slack="1"/>
<pin id="559" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/19 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_10_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/19 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_Val2_i_i_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="58" slack="1"/>
<pin id="568" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i_i/19 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Val2_7_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="58" slack="0"/>
<pin id="573" dir="0" index="2" bw="58" slack="1"/>
<pin id="574" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/19 "/>
</bind>
</comp>

<comp id="577" class="1004" name="p_Result_i2_i_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="29" slack="0"/>
<pin id="579" dir="0" index="1" bw="58" slack="0"/>
<pin id="580" dir="0" index="2" bw="6" slack="0"/>
<pin id="581" dir="0" index="3" bw="7" slack="0"/>
<pin id="582" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i2_i_i/19 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_i_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="8"/>
<pin id="590" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i_i/20 "/>
</bind>
</comp>

<comp id="592" class="1004" name="storemerge_i_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="8"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i_i/20 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_Result_22_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="30" slack="0"/>
<pin id="601" dir="0" index="1" bw="29" slack="1"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_22/20 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_Result_23_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="30" slack="0"/>
<pin id="608" dir="0" index="1" bw="30" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="0" index="3" bw="1" slack="0"/>
<pin id="611" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_23/20 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Result_24_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="30" slack="0"/>
<pin id="620" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_24/20 "/>
</bind>
</comp>

<comp id="624" class="1004" name="val_assign_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="val_assign/20 "/>
</bind>
</comp>

<comp id="632" class="1004" name="Mx_zeros_V_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros_V/20 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_14_i_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_i_i/20 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_Val2_9_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="58" slack="1"/>
<pin id="642" dir="0" index="1" bw="5" slack="0"/>
<pin id="643" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Val2_9/20 "/>
</bind>
</comp>

<comp id="645" class="1004" name="Mx_V_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="29" slack="0"/>
<pin id="647" dir="0" index="1" bw="58" slack="0"/>
<pin id="648" dir="0" index="2" bw="6" slack="0"/>
<pin id="649" dir="0" index="3" bw="7" slack="0"/>
<pin id="650" dir="1" index="4" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/20 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_17_i_i_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_i_i/20 "/>
</bind>
</comp>

<comp id="659" class="1004" name="Ex_V_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="0" index="1" bw="5" slack="0"/>
<pin id="662" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V/20 "/>
</bind>
</comp>

<comp id="665" class="1004" name="isNeg_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="0" index="2" bw="4" slack="0"/>
<pin id="669" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/20 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_9_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="8"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/20 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_11_i_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="8"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_i/20 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sh_i_cast_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="1"/>
<pin id="685" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_i_cast/21 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_19_i_i_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="8" slack="0"/>
<pin id="689" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19_i_i/21 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sh_assign_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="0" index="1" bw="9" slack="0"/>
<pin id="695" dir="0" index="2" bw="8" slack="0"/>
<pin id="696" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign/21 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sh_assign_2_i_cast1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="9" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_cast1/22 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sh_assign_2_i_cast_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="9" slack="1"/>
<pin id="704" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_cast/22 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_20_i_i_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="29" slack="2"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_i_i/22 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_21_i_i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="29" slack="2"/>
<pin id="710" dir="0" index="1" bw="9" slack="0"/>
<pin id="711" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_21_i_i/22 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_21_i_i_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="29" slack="0"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_i_i_cast/22 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_22_i_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="29" slack="0"/>
<pin id="719" dir="0" index="1" bw="9" slack="0"/>
<pin id="720" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_22_i_i/22 "/>
</bind>
</comp>

<comp id="723" class="1004" name="ssdm_int_V_write_ass_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="2"/>
<pin id="725" dir="0" index="1" bw="29" slack="0"/>
<pin id="726" dir="0" index="2" bw="32" slack="0"/>
<pin id="727" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/22 "/>
</bind>
</comp>

<comp id="730" class="1004" name="cos_basis_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="0" index="3" bw="1" slack="0"/>
<pin id="735" dir="0" index="4" bw="1" slack="0"/>
<pin id="736" dir="0" index="5" bw="1" slack="0"/>
<pin id="737" dir="0" index="6" bw="1" slack="0"/>
<pin id="738" dir="0" index="7" bw="1" slack="0"/>
<pin id="739" dir="0" index="8" bw="1" slack="0"/>
<pin id="740" dir="0" index="9" bw="3" slack="3"/>
<pin id="741" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="cos_basis/22 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_Result_i_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="0" index="2" bw="6" slack="0"/>
<pin id="755" dir="0" index="3" bw="6" slack="0"/>
<pin id="756" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/22 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_Val2_12_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_12/22 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_i1_i_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="15" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="0"/>
<pin id="768" dir="0" index="2" bw="4" slack="0"/>
<pin id="769" dir="0" index="3" bw="6" slack="0"/>
<pin id="770" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i1_i/22 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sin_basis_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/22 "/>
</bind>
</comp>

<comp id="781" class="1004" name="p_Result_25_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="0" index="2" bw="7" slack="0"/>
<pin id="785" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/22 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_27_i_i_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_i_i/22 "/>
</bind>
</comp>

<comp id="796" class="1004" name="OP1_V_3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="15" slack="1"/>
<pin id="798" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3/23 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_24_i_i_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="15" slack="0"/>
<pin id="801" dir="0" index="1" bw="30" slack="0"/>
<pin id="802" dir="0" index="2" bw="5" slack="0"/>
<pin id="803" dir="0" index="3" bw="6" slack="0"/>
<pin id="804" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24_i_i/23 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_Val2_15_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="29" slack="0"/>
<pin id="810" dir="0" index="1" bw="30" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="0" index="3" bw="6" slack="0"/>
<pin id="813" dir="1" index="4" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_15/23 "/>
</bind>
</comp>

<comp id="818" class="1004" name="OP1_V_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="22" slack="2"/>
<pin id="820" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/24 "/>
</bind>
</comp>

<comp id="821" class="1004" name="OP2_V_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="23" slack="1"/>
<pin id="823" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/24 "/>
</bind>
</comp>

<comp id="824" class="1004" name="p_Val2_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="23" slack="0"/>
<pin id="826" dir="0" index="1" bw="22" slack="0"/>
<pin id="827" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/24 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_29_i_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="22" slack="0"/>
<pin id="832" dir="0" index="1" bw="45" slack="0"/>
<pin id="833" dir="0" index="2" bw="6" slack="0"/>
<pin id="834" dir="0" index="3" bw="7" slack="0"/>
<pin id="835" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29_i_i/24 "/>
</bind>
</comp>

<comp id="840" class="1004" name="OP1_V_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="15" slack="1"/>
<pin id="842" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1/24 "/>
</bind>
</comp>

<comp id="843" class="1004" name="OP2_V_2_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="15" slack="1"/>
<pin id="845" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/24 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_31_i_i_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="14" slack="0"/>
<pin id="848" dir="0" index="1" bw="30" slack="0"/>
<pin id="849" dir="0" index="2" bw="6" slack="0"/>
<pin id="850" dir="0" index="3" bw="6" slack="0"/>
<pin id="851" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31_i_i/24 "/>
</bind>
</comp>

<comp id="855" class="1004" name="Mx_V_read_assign_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="3"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="0" index="2" bw="29" slack="5"/>
<pin id="859" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_read_assign/25 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_32_i_i_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="29" slack="2"/>
<pin id="863" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_i_i/25 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_33_i_i_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="22" slack="1"/>
<pin id="866" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_i_i/25 "/>
</bind>
</comp>

<comp id="867" class="1004" name="p_Val2_16_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="29" slack="0"/>
<pin id="869" dir="0" index="1" bw="22" slack="0"/>
<pin id="870" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_16/25 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_35_i_i_cast_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="14" slack="1"/>
<pin id="875" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_i_i_cast/25 "/>
</bind>
</comp>

<comp id="876" class="1004" name="r_V_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="30" slack="0"/>
<pin id="878" dir="0" index="1" bw="14" slack="0"/>
<pin id="879" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/25 "/>
</bind>
</comp>

<comp id="882" class="1004" name="OP1_V_2_i_cast_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="30" slack="1"/>
<pin id="884" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_i_cast/26 "/>
</bind>
</comp>

<comp id="885" class="1004" name="OP2_V_3_i_cast_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="29" slack="1"/>
<pin id="887" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_3_i_cast/26 "/>
</bind>
</comp>

<comp id="888" class="1004" name="grp_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="30" slack="0"/>
<pin id="890" dir="0" index="1" bw="29" slack="0"/>
<pin id="891" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_17/26 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_Ex_V_ret_i_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="5"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="0" index="2" bw="8" slack="7"/>
<pin id="898" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Ex_V_ret_i/27 "/>
</bind>
</comp>

<comp id="900" class="1004" name="result_V_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="29" slack="0"/>
<pin id="902" dir="0" index="1" bw="58" slack="0"/>
<pin id="903" dir="0" index="2" bw="6" slack="0"/>
<pin id="904" dir="0" index="3" bw="7" slack="0"/>
<pin id="905" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/27 "/>
</bind>
</comp>

<comp id="911" class="1004" name="rhs_V_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/27 "/>
</bind>
</comp>

<comp id="915" class="1004" name="r_V_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_1/27 "/>
</bind>
</comp>

<comp id="922" class="1004" name="p_Val2_18_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_18/29 "/>
</bind>
</comp>

<comp id="925" class="1004" name="p_Result_26_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="0"/>
<pin id="928" dir="0" index="2" bw="6" slack="0"/>
<pin id="929" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/29 "/>
</bind>
</comp>

<comp id="933" class="1004" name="loc_V_2_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="0" index="2" bw="6" slack="0"/>
<pin id="937" dir="0" index="3" bw="6" slack="0"/>
<pin id="938" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/29 "/>
</bind>
</comp>

<comp id="943" class="1004" name="loc_V_3_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/29 "/>
</bind>
</comp>

<comp id="947" class="1004" name="p_Result_27_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="17"/>
<pin id="950" dir="0" index="2" bw="3" slack="10"/>
<pin id="951" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_27/29 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="0" index="2" bw="1" slack="0"/>
<pin id="957" dir="0" index="3" bw="1" slack="0"/>
<pin id="958" dir="0" index="4" bw="1" slack="0"/>
<pin id="959" dir="0" index="5" bw="1" slack="0"/>
<pin id="960" dir="0" index="6" bw="1" slack="0"/>
<pin id="961" dir="0" index="7" bw="1" slack="0"/>
<pin id="962" dir="0" index="8" bw="1" slack="0"/>
<pin id="963" dir="0" index="9" bw="1" slack="0"/>
<pin id="964" dir="0" index="10" bw="1" slack="0"/>
<pin id="965" dir="0" index="11" bw="1" slack="0"/>
<pin id="966" dir="0" index="12" bw="1" slack="0"/>
<pin id="967" dir="0" index="13" bw="1" slack="0"/>
<pin id="968" dir="0" index="14" bw="1" slack="0"/>
<pin id="969" dir="0" index="15" bw="1" slack="0"/>
<pin id="970" dir="0" index="16" bw="1" slack="0"/>
<pin id="971" dir="0" index="17" bw="4" slack="0"/>
<pin id="972" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/29 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="0" index="2" bw="1" slack="0"/>
<pin id="995" dir="0" index="3" bw="1" slack="0"/>
<pin id="996" dir="0" index="4" bw="1" slack="0"/>
<pin id="997" dir="0" index="5" bw="1" slack="0"/>
<pin id="998" dir="0" index="6" bw="1" slack="0"/>
<pin id="999" dir="0" index="7" bw="1" slack="0"/>
<pin id="1000" dir="0" index="8" bw="1" slack="0"/>
<pin id="1001" dir="0" index="9" bw="1" slack="0"/>
<pin id="1002" dir="0" index="10" bw="1" slack="0"/>
<pin id="1003" dir="0" index="11" bw="1" slack="0"/>
<pin id="1004" dir="0" index="12" bw="1" slack="0"/>
<pin id="1005" dir="0" index="13" bw="1" slack="0"/>
<pin id="1006" dir="0" index="14" bw="1" slack="0"/>
<pin id="1007" dir="0" index="15" bw="1" slack="0"/>
<pin id="1008" dir="0" index="16" bw="1" slack="0"/>
<pin id="1009" dir="0" index="17" bw="4" slack="0"/>
<pin id="1010" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/29 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_8_i_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="7"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="0" index="2" bw="1" slack="0"/>
<pin id="1033" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_i/29 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="p_Result_i_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_i/29 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="or_cond_i_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="9"/>
<pin id="1044" dir="0" index="1" bw="1" slack="15"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/29 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="not_tmp_i_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="9"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_i/29 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="p_Result_i_29_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_i_29/29 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="p_Result_s_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="17"/>
<pin id="1060" dir="0" index="2" bw="1" slack="0"/>
<pin id="1061" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_s/29 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="not_or_cond_i_demorg_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="9"/>
<pin id="1066" dir="0" index="1" bw="1" slack="15"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_or_cond_i_demorg/29 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="not_or_cond_i_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_or_cond_i/29 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="p_Result_1_i_cast_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="0" index="2" bw="1" slack="0"/>
<pin id="1078" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_1_i_cast/29 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_2_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="9"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/29 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="ret_V_3_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="8" slack="0"/>
<pin id="1090" dir="0" index="2" bw="8" slack="0"/>
<pin id="1091" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_3/29 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="p_Result_2_i_cast_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="0" index="2" bw="1" slack="0"/>
<pin id="1099" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_2_i_cast/29 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="ret_V_4_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="23" slack="0"/>
<pin id="1106" dir="0" index="2" bw="23" slack="0"/>
<pin id="1107" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_4/29 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="p_Result_28_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="0"/>
<pin id="1113" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114" dir="0" index="2" bw="8" slack="0"/>
<pin id="1115" dir="0" index="3" bw="23" slack="0"/>
<pin id="1116" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_28/29 "/>
</bind>
</comp>

<comp id="1122" class="1007" name="p_Val2_13_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="15" slack="0"/>
<pin id="1124" dir="0" index="1" bw="15" slack="0"/>
<pin id="1125" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_13/23 "/>
</bind>
</comp>

<comp id="1129" class="1007" name="p_Val2_6_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="15" slack="0"/>
<pin id="1131" dir="0" index="1" bw="15" slack="0"/>
<pin id="1132" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/24 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="p_str3_addr_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="4" slack="1"/>
<pin id="1138" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_str3_addr "/>
</bind>
</comp>

<comp id="1141" class="1005" name="tmp_i_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="1"/>
<pin id="1143" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1145" class="1005" name="p_rec_i_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="4" slack="0"/>
<pin id="1147" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i "/>
</bind>
</comp>

<comp id="1150" class="1005" name="p_str3_load_cast_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="1"/>
<pin id="1152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_str3_load_cast "/>
</bind>
</comp>

<comp id="1155" class="1005" name="x1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="3"/>
<pin id="1157" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_18_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="5"/>
<pin id="1166" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="p_str4_addr_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="2" slack="1"/>
<pin id="1173" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_str4_addr "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_i3_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="p_rec_i8_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="2" slack="0"/>
<pin id="1182" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i8 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="p_str4_load_cast_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="1"/>
<pin id="1187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_str4_load_cast "/>
</bind>
</comp>

<comp id="1193" class="1005" name="p_str5_addr_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="1"/>
<pin id="1195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_str5_addr "/>
</bind>
</comp>

<comp id="1198" class="1005" name="p_str5_load_cast_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="1"/>
<pin id="1200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_str5_load_cast "/>
</bind>
</comp>

<comp id="1203" class="1005" name="results_sign_V_1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="17"/>
<pin id="1205" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="results_sign_V_1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="loc_V_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="8" slack="8"/>
<pin id="1211" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="1216" class="1005" name="loc_V_1_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="23" slack="2"/>
<pin id="1218" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="closepath_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="6"/>
<pin id="1224" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1228" class="1005" name="hls_ref_4oPi_table_s_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="4" slack="1"/>
<pin id="1230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hls_ref_4oPi_table_s "/>
</bind>
</comp>

<comp id="1233" class="1005" name="tmp_9_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="4" slack="1"/>
<pin id="1235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="Med_V_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="80" slack="1"/>
<pin id="1243" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1246" class="1005" name="lhs_V_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="104" slack="1"/>
<pin id="1248" dir="1" index="1" bw="104" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="1251" class="1005" name="rhs_V_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="104" slack="1"/>
<pin id="1253" dir="1" index="1" bw="104" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="1256" class="1005" name="tmp_10_i_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="15"/>
<pin id="1258" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="1262" class="1005" name="p_Val2_5_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="58" slack="1"/>
<pin id="1264" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="tmp_13_i_i_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="3" slack="1"/>
<pin id="1270" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i_i "/>
</bind>
</comp>

<comp id="1273" class="1005" name="p_Val2_s_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="3" slack="3"/>
<pin id="1275" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1279" class="1005" name="p_Val2_7_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="58" slack="1"/>
<pin id="1281" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="p_Result_i2_i_i_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="29" slack="1"/>
<pin id="1286" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i2_i_i "/>
</bind>
</comp>

<comp id="1289" class="1005" name="Mx_V_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="29" slack="2"/>
<pin id="1291" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1296" class="1005" name="Ex_V_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="8" slack="1"/>
<pin id="1298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V "/>
</bind>
</comp>

<comp id="1302" class="1005" name="isNeg_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="1"/>
<pin id="1304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_9_i_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="9"/>
<pin id="1310" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1314" class="1005" name="tmp_11_i_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="9"/>
<pin id="1316" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="1320" class="1005" name="sh_assign_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="9" slack="1"/>
<pin id="1322" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign "/>
</bind>
</comp>

<comp id="1326" class="1005" name="cos_basis_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="3"/>
<pin id="1328" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1333" class="1005" name="p_Val2_12_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="22" slack="2"/>
<pin id="1335" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_i1_i_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="15" slack="1"/>
<pin id="1340" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_i "/>
</bind>
</comp>

<comp id="1343" class="1005" name="hls_hotbm_second_o_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="8" slack="1"/>
<pin id="1345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_hotbm_second_o "/>
</bind>
</comp>

<comp id="1348" class="1005" name="hls_hotbm_second_o_4_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="8" slack="1"/>
<pin id="1350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_hotbm_second_o_4 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="hls_hotbm_second_o_6_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="1"/>
<pin id="1355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_hotbm_second_o_6 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_24_i_i_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="15" slack="1"/>
<pin id="1360" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i_i "/>
</bind>
</comp>

<comp id="1363" class="1005" name="p_Val2_15_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="29" slack="2"/>
<pin id="1365" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="hls_hotbm_second_o_5_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="23" slack="1"/>
<pin id="1370" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="hls_hotbm_second_o_5 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="hls_hotbm_second_o_7_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="15" slack="1"/>
<pin id="1375" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="hls_hotbm_second_o_7 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="tmp_29_i_i_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="22" slack="1"/>
<pin id="1380" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29_i_i "/>
</bind>
</comp>

<comp id="1383" class="1005" name="tmp_31_i_i_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="14" slack="1"/>
<pin id="1385" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_i_i "/>
</bind>
</comp>

<comp id="1388" class="1005" name="Mx_V_read_assign_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="29" slack="1"/>
<pin id="1390" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V_read_assign "/>
</bind>
</comp>

<comp id="1393" class="1005" name="r_V_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="30" slack="1"/>
<pin id="1395" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1398" class="1005" name="OP1_V_2_i_cast_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="58" slack="1"/>
<pin id="1400" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_i_cast "/>
</bind>
</comp>

<comp id="1403" class="1005" name="OP2_V_3_i_cast_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="58" slack="1"/>
<pin id="1405" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3_i_cast "/>
</bind>
</comp>

<comp id="1408" class="1005" name="result_V_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="29" slack="1"/>
<pin id="1410" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1413" class="1005" name="r_V_1_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="9" slack="1"/>
<pin id="1415" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="resultf_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="1"/>
<pin id="1420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="198"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="94" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="314" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="314" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="327"><net_src comp="319" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="333"><net_src comp="176" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="12" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="6" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="344"><net_src comp="8" pin="0"/><net_sink comp="334" pin=4"/></net>

<net id="348"><net_src comp="6" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="296" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="358"><net_src comp="296" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="296" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="215" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="345" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="8" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="307" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="388"><net_src comp="307" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="307" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="227" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="345" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="8" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="319" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="417"><net_src comp="239" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="70" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="72" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="74" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="76" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="433"><net_src comp="78" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="441"><net_src comp="425" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="80" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="82" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="425" pin="4"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="437" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="443" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="463"><net_src comp="86" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="449" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="88" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="470"><net_src comp="457" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="475"><net_src comp="449" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="92" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="476" pin="2"/><net_sink comp="201" pin=2"/></net>

<net id="485"><net_src comp="345" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="8" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="251" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="96" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="98" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="100" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="515"><net_src comp="102" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="523"><net_src comp="510" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="517" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="104" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="106" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="524" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="108" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="110" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="551"><net_src comp="112" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="524" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="114" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="116" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="560"><net_src comp="118" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="120" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="561" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="583"><net_src comp="122" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="570" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="124" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="126" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="591"><net_src comp="128" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="130" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="132" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="66" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="612"><net_src comp="134" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="599" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="124" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="34" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="621"><net_src comp="136" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="56" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="606" pin="4"/><net_sink comp="616" pin=2"/></net>

<net id="629"><net_src comp="138" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="616" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="66" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="122" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="640" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="124" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="126" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="658"><net_src comp="632" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="592" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="140" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="90" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="130" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="142" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="690"><net_src comp="144" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="683" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="683" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="708" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="705" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="699" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="713" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="729"><net_src comp="717" pin="2"/><net_sink comp="723" pin=2"/></net>

<net id="742"><net_src comp="146" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="743"><net_src comp="64" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="744"><net_src comp="66" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="745"><net_src comp="66" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="746"><net_src comp="64" pin="0"/><net_sink comp="730" pin=4"/></net>

<net id="747"><net_src comp="64" pin="0"/><net_sink comp="730" pin=5"/></net>

<net id="748"><net_src comp="66" pin="0"/><net_sink comp="730" pin=6"/></net>

<net id="749"><net_src comp="66" pin="0"/><net_sink comp="730" pin=7"/></net>

<net id="750"><net_src comp="64" pin="0"/><net_sink comp="730" pin=8"/></net>

<net id="757"><net_src comp="148" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="723" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="150" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="152" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="764"><net_src comp="723" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="771"><net_src comp="154" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="723" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="90" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="156" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="779"><net_src comp="730" pin="10"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="66" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="158" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="751" pin="4"/><net_sink comp="781" pin=2"/></net>

<net id="792"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="805"><net_src comp="160" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="162" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="807"><net_src comp="124" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="814"><net_src comp="164" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="263" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="92" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="124" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="818" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="836"><net_src comp="166" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="838"><net_src comp="76" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="839"><net_src comp="168" pin="0"/><net_sink comp="830" pin=3"/></net>

<net id="852"><net_src comp="170" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="172" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="854"><net_src comp="124" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="860"><net_src comp="174" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="871"><net_src comp="861" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="864" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="880"><net_src comp="867" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="892"><net_src comp="882" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="130" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="906"><net_src comp="122" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="888" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="908"><net_src comp="124" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="909"><net_src comp="126" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="910"><net_src comp="900" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="914"><net_src comp="894" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="144" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="911" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="921"><net_src comp="915" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="930"><net_src comp="70" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="922" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="932"><net_src comp="72" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="939"><net_src comp="74" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="922" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="76" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="78" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="946"><net_src comp="922" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="952"><net_src comp="186" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="973"><net_src comp="188" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="974"><net_src comp="64" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="975"><net_src comp="64" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="976"><net_src comp="64" pin="0"/><net_sink comp="953" pin=3"/></net>

<net id="977"><net_src comp="66" pin="0"/><net_sink comp="953" pin=4"/></net>

<net id="978"><net_src comp="66" pin="0"/><net_sink comp="953" pin=5"/></net>

<net id="979"><net_src comp="66" pin="0"/><net_sink comp="953" pin=6"/></net>

<net id="980"><net_src comp="66" pin="0"/><net_sink comp="953" pin=7"/></net>

<net id="981"><net_src comp="64" pin="0"/><net_sink comp="953" pin=8"/></net>

<net id="982"><net_src comp="64" pin="0"/><net_sink comp="953" pin=9"/></net>

<net id="983"><net_src comp="66" pin="0"/><net_sink comp="953" pin=10"/></net>

<net id="984"><net_src comp="66" pin="0"/><net_sink comp="953" pin=11"/></net>

<net id="985"><net_src comp="66" pin="0"/><net_sink comp="953" pin=12"/></net>

<net id="986"><net_src comp="66" pin="0"/><net_sink comp="953" pin=13"/></net>

<net id="987"><net_src comp="64" pin="0"/><net_sink comp="953" pin=14"/></net>

<net id="988"><net_src comp="64" pin="0"/><net_sink comp="953" pin=15"/></net>

<net id="989"><net_src comp="64" pin="0"/><net_sink comp="953" pin=16"/></net>

<net id="990"><net_src comp="947" pin="3"/><net_sink comp="953" pin=17"/></net>

<net id="1011"><net_src comp="188" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="1012"><net_src comp="64" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1013"><net_src comp="64" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1014"><net_src comp="66" pin="0"/><net_sink comp="991" pin=3"/></net>

<net id="1015"><net_src comp="64" pin="0"/><net_sink comp="991" pin=4"/></net>

<net id="1016"><net_src comp="66" pin="0"/><net_sink comp="991" pin=5"/></net>

<net id="1017"><net_src comp="66" pin="0"/><net_sink comp="991" pin=6"/></net>

<net id="1018"><net_src comp="64" pin="0"/><net_sink comp="991" pin=7"/></net>

<net id="1019"><net_src comp="66" pin="0"/><net_sink comp="991" pin=8"/></net>

<net id="1020"><net_src comp="66" pin="0"/><net_sink comp="991" pin=9"/></net>

<net id="1021"><net_src comp="64" pin="0"/><net_sink comp="991" pin=10"/></net>

<net id="1022"><net_src comp="66" pin="0"/><net_sink comp="991" pin=11"/></net>

<net id="1023"><net_src comp="66" pin="0"/><net_sink comp="991" pin=12"/></net>

<net id="1024"><net_src comp="64" pin="0"/><net_sink comp="991" pin=13"/></net>

<net id="1025"><net_src comp="66" pin="0"/><net_sink comp="991" pin=14"/></net>

<net id="1026"><net_src comp="64" pin="0"/><net_sink comp="991" pin=15"/></net>

<net id="1027"><net_src comp="64" pin="0"/><net_sink comp="991" pin=16"/></net>

<net id="1028"><net_src comp="947" pin="3"/><net_sink comp="991" pin=17"/></net>

<net id="1034"><net_src comp="953" pin="18"/><net_sink comp="1029" pin=1"/></net>

<net id="1035"><net_src comp="991" pin="18"/><net_sink comp="1029" pin=2"/></net>

<net id="1040"><net_src comp="1029" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="925" pin="3"/><net_sink comp="1036" pin=1"/></net>

<net id="1050"><net_src comp="66" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="1036" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1046" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1062"><net_src comp="1042" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=2"/></net>

<net id="1072"><net_src comp="1064" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="66" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1079"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="142" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="130" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1086"><net_src comp="1042" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1092"><net_src comp="1082" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1093"><net_src comp="1074" pin="3"/><net_sink comp="1087" pin=1"/></net>

<net id="1094"><net_src comp="933" pin="4"/><net_sink comp="1087" pin=2"/></net>

<net id="1100"><net_src comp="1068" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="190" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1102"><net_src comp="104" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1108"><net_src comp="1082" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="1095" pin="3"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="943" pin="1"/><net_sink comp="1103" pin=2"/></net>

<net id="1117"><net_src comp="192" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="1057" pin="3"/><net_sink comp="1111" pin=1"/></net>

<net id="1119"><net_src comp="1087" pin="3"/><net_sink comp="1111" pin=2"/></net>

<net id="1120"><net_src comp="1103" pin="3"/><net_sink comp="1111" pin=3"/></net>

<net id="1121"><net_src comp="1111" pin="4"/><net_sink comp="201" pin=2"/></net>

<net id="1126"><net_src comp="796" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="796" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1128"><net_src comp="1122" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="1133"><net_src comp="840" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="843" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1135"><net_src comp="1129" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="1139"><net_src comp="208" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1144"><net_src comp="354" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1148"><net_src comp="360" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1153"><net_src comp="366" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1158"><net_src comp="194" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1167"><net_src comp="194" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1170"><net_src comp="1164" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1174"><net_src comp="220" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1179"><net_src comp="384" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1183"><net_src comp="390" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1188"><net_src comp="396" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1196"><net_src comp="232" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1201"><net_src comp="414" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1206"><net_src comp="418" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1212"><net_src comp="425" pin="4"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1215"><net_src comp="1209" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1219"><net_src comp="434" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1225"><net_src comp="437" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1231"><net_src comp="244" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1236"><net_src comp="472" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1244"><net_src comp="500" pin="4"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1249"><net_src comp="517" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1254"><net_src comp="520" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1259"><net_src comp="530" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1265"><net_src comp="535" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="1271"><net_src comp="545" pin="4"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="1276"><net_src comp="555" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="730" pin=9"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="947" pin=2"/></net>

<net id="1282"><net_src comp="570" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1287"><net_src comp="577" pin="4"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1292"><net_src comp="645" pin="4"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1295"><net_src comp="1289" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="1299"><net_src comp="659" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="894" pin=2"/></net>

<net id="1305"><net_src comp="665" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1311"><net_src comp="673" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1317"><net_src comp="678" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1323"><net_src comp="692" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1329"><net_src comp="730" pin="10"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1332"><net_src comp="1326" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1336"><net_src comp="761" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1341"><net_src comp="765" pin="4"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1346"><net_src comp="256" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1351"><net_src comp="268" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1356"><net_src comp="280" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1361"><net_src comp="799" pin="4"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1366"><net_src comp="808" pin="4"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1371"><net_src comp="275" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1376"><net_src comp="287" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1381"><net_src comp="830" pin="4"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1386"><net_src comp="846" pin="4"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1391"><net_src comp="855" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1396"><net_src comp="876" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1401"><net_src comp="882" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1406"><net_src comp="885" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1411"><net_src comp="900" pin="4"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="1416"><net_src comp="915" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1421"><net_src comp="328" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="922" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {11 29 }
	Port: debug_out | {4 7 8 9 12 }
 - Input state : 
	Port: xillybus_wrapper : in_r | {3 5 }
	Port: xillybus_wrapper : p_str3 | {2 3 }
	Port: xillybus_wrapper : debug_ready | {4 7 8 9 12 }
	Port: xillybus_wrapper : p_str4 | {6 7 }
	Port: xillybus_wrapper : powers10 | {7 9 }
	Port: xillybus_wrapper : p_str5 | {10 11 }
	Port: xillybus_wrapper : hls_ref_4oPi_table_s | {11 13 }
	Port: xillybus_wrapper : hls_hotbm_second_o_2 | {22 23 }
	Port: xillybus_wrapper : hls_hotbm_second_o_3 | {22 23 }
	Port: xillybus_wrapper : hls_hotbm_second_o | {22 23 }
  - Chain level:
	State 1
	State 2
		p_0_rec_i_cast : 1
		p_str3_addr : 2
		p_str3_load : 3
		tmp_i : 1
		p_rec_i : 1
	State 3
		p_str3_load_cast : 1
	State 4
		tmp_5 : 1
		StgValue_51 : 2
	State 5
	State 6
		p_0_rec_i2_cast : 1
		p_str4_addr : 2
		p_str4_load : 3
		tmp_i3 : 1
		p_rec_i8 : 1
	State 7
		p_str4_load_cast : 1
	State 8
		tmp_6 : 1
		StgValue_70 : 2
	State 9
	State 10
		p_0_rec_i9_cast : 1
		p_str5_addr : 2
		p_str5_load : 3
	State 11
		p_str5_load_cast : 1
		closepath : 1
		expv_op_i : 1
		addr_V : 2
		tmp_4 : 3
		tmp_3_i_i_i : 4
		hls_ref_4oPi_table_s : 5
		table_100_V : 6
		tmp_9 : 3
		StgValue_96 : 1
	State 12
		tmp_17 : 1
		StgValue_99 : 2
	State 13
		r_V_4 : 1
		Med_V : 2
	State 14
		rhs_V : 1
		r_V_5 : 2
	State 15
	State 16
	State 17
	State 18
		p_Val2_5 : 1
		tmp_13_i_i : 1
	State 19
		tmp_10 : 1
		p_Val2_7 : 2
		p_Result_i2_i_i : 3
	State 20
		storemerge_i_i : 1
		p_Result_23 : 1
		p_Result_24 : 2
		val_assign : 3
		Mx_zeros_V : 4
		tmp_14_i_i : 5
		p_Val2_9 : 6
		Mx_V : 7
		tmp_17_i_i : 5
		Ex_V : 6
		isNeg : 7
	State 21
		tmp_19_i_i : 1
		sh_assign : 2
	State 22
		tmp_21_i_i : 1
		tmp_21_i_i_cast : 2
		tmp_22_i_i : 1
		ssdm_int_V_write_ass : 3
		p_Result_i_i : 4
		p_Val2_12 : 4
		tmp_i1_i : 4
		sin_basis : 1
		p_Result_25 : 5
		tmp_27_i_i : 6
		hls_hotbm_second_o : 7
		p_Val2_14 : 8
		hls_hotbm_second_o_4 : 7
		hls_hotbm_second_o_5 : 8
		hls_hotbm_second_o_6 : 7
		hls_hotbm_second_o_7 : 8
	State 23
		p_Val2_13 : 1
		tmp_24_i_i : 2
		p_Val2_15 : 1
	State 24
		p_Val2_1 : 1
		tmp_29_i_i : 2
		p_Val2_6 : 1
		tmp_31_i_i : 2
	State 25
		p_Val2_16 : 1
		r_V : 2
	State 26
		p_Val2_17 : 1
	State 27
		result_V : 1
		rhs_V_1 : 1
		r_V_1 : 2
		resultf : 3
	State 28
	State 29
		p_Result_26 : 1
		loc_V_2 : 1
		loc_V_3 : 1
		tmp : 1
		tmp_1 : 1
		tmp_8_i : 2
		p_Result_i : 3
		p_Result_i_29 : 3
		p_Result_s : 3
		ret_V_3 : 1
		ret_V_4 : 1
		p_Result_28 : 4
		StgValue_216 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_scaled_fixed2ieee_fu_328 |    0    |    0    |  4.764  |   1092  |   661   |
|          |   grp_xilly_decprint_fu_334  |    0    |    0    |  6.722  |   553   |   232   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |         r_V_4_fu_494         |    0    |    0    |    0    |   235   |   330   |
|    shl   |        p_Val2_9_fu_640       |    0    |    0    |    0    |   151   |   170   |
|          |       tmp_22_i_i_fu_717      |    0    |    0    |    0    |    93   |    89   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |       cos_basis_fu_730       |    0    |    0    |    0    |   278   |    65   |
|    mux   |          tmp_fu_953          |    0    |    0    |    0    |   278   |    65   |
|          |         tmp_1_fu_991         |    0    |    0    |    0    |   278   |    65   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |          grp_fu_524          |    0    |    16   |    0    |   441   |   256   |
|          |        p_Val2_1_fu_824       |    0    |    2    |    0    |    0    |    90   |
|    mul   |          grp_fu_888          |    0    |    4    |    0    |   119   |    48   |
|          |       p_Val2_13_fu_1122      |    0    |    1    |    0    |    0    |    0    |
|          |       p_Val2_6_fu_1129       |    0    |    1    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |       p_Val2_i_i_fu_565      |    0    |    0    |    0    |   179   |    63   |
|    sub   |          Ex_V_fu_659         |    0    |    0    |    0    |    29   |    13   |
|          |       tmp_19_i_i_fu_686      |    0    |    0    |    0    |    29   |    13   |
|          |         r_V_1_fu_915         |    0    |    0    |    0    |    29   |    13   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |        p_rec_i_fu_360        |    0    |    0    |    0    |    17   |    9    |
|          |        p_rec_i8_fu_390       |    0    |    0    |    0    |    11   |    8    |
|          |       expv_op_i_fu_443       |    0    |    0    |    0    |    29   |    13   |
|    add   |           y1_fu_476          |    0    |    0    |    0    |   101   |    37   |
|          |         p_i_i_fu_587         |    0    |    0    |    0    |    29   |    13   |
|          |       p_Val2_16_fu_867       |    0    |    0    |    0    |    0    |    30   |
|          |          r_V_fu_876          |    0    |    0    |    0    |    0    |    30   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |         addr_V_fu_449        |    0    |    0    |    0    |    0    |    8    |
|          |        p_Val2_s_fu_555       |    0    |    0    |    0    |    0    |    3    |
|          |        p_Val2_7_fu_570       |    0    |    0    |    0    |    0    |    58   |
|          |     storemerge_i_i_fu_592    |    0    |    0    |    0    |    0    |    8    |
|          |       sh_assign_fu_692       |    0    |    0    |    0    |    0    |    9    |
|          |  ssdm_int_V_write_ass_fu_723 |    0    |    0    |    0    |    0    |    32   |
|  select  |    Mx_V_read_assign_fu_855   |    0    |    0    |    0    |    0    |    29   |
|          |      p_Ex_V_ret_i_fu_894     |    0    |    0    |    0    |    0    |    8    |
|          |        tmp_8_i_fu_1029       |    0    |    0    |    0    |    0    |    2    |
|          |      p_Result_s_fu_1057      |    0    |    0    |    0    |    0    |    2    |
|          |   p_Result_1_i_cast_fu_1074  |    0    |    0    |    0    |    0    |    2    |
|          |        ret_V_3_fu_1087       |    0    |    0    |    0    |    0    |    8    |
|          |   p_Result_2_i_cast_fu_1095  |    0    |    0    |    0    |    0    |    2    |
|          |        ret_V_4_fu_1103       |    0    |    0    |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   lshr   |       tmp_21_i_i_fu_708      |    0    |    0    |    0    |    93   |    89   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   cttz   |       val_assign_fu_624      |    0    |    0    |    0    |    40   |    36   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_i_fu_354         |    0    |    0    |    0    |    0    |    2    |
|          |         tmp_i3_fu_384        |    0    |    0    |    0    |    0    |    1    |
|   icmp   |       closepath_fu_437       |    0    |    0    |    0    |    0    |    4    |
|          |        tmp_10_i_fu_530       |    0    |    0    |    0    |    0    |    13   |
|          |        tmp_9_i_fu_673        |    0    |    0    |    0    |    0    |    4    |
|          |        tmp_11_i_fu_678       |    0    |    0    |    0    |    0    |    4    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |       sin_basis_fu_775       |    0    |    0    |    0    |    0    |    2    |
|    xor   |       not_tmp_i_fu_1046      |    0    |    0    |    0    |    0    |    2    |
|          |     not_or_cond_i_fu_1068    |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |       or_cond_i_fu_1042      |    0    |    0    |    0    |    0    |    2    |
|    and   |     p_Result_i_29_fu_1051    |    0    |    0    |    0    |    0    |    2    |
|          | not_or_cond_i_demorg_fu_1064 |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|    or    |      p_Result_i_fu_1036      |    0    |    0    |    0    |    0    |    2    |
|          |         tmp_2_fu_1082        |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   read   |        grp_read_fu_194       |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   write  |       grp_write_fu_201       |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |     p_0_rec_i_cast_fu_349    |    0    |    0    |    0    |    0    |    0    |
|          |    p_str3_load_cast_fu_366   |    0    |    0    |    0    |    0    |    0    |
|          |    p_0_rec_i2_cast_fu_379    |    0    |    0    |    0    |    0    |    0    |
|          |    p_str4_load_cast_fu_396   |    0    |    0    |    0    |    0    |    0    |
|          |    p_0_rec_i9_cast_fu_409    |    0    |    0    |    0    |    0    |    0    |
|          |    p_str5_load_cast_fu_414   |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_3_i_i_i_fu_467      |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_5_i_i_i_fu_491      |    0    |    0    |    0    |    0    |    0    |
|          |         lhs_V_fu_517         |    0    |    0    |    0    |    0    |    0    |
|   zext   |         rhs_V_fu_520         |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_14_i_i_fu_636      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_17_i_i_fu_655      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_20_i_i_fu_705      |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_21_i_i_cast_fu_713    |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_27_i_i_fu_789      |    0    |    0    |    0    |    0    |    0    |
|          |        OP1_V_3_fu_796        |    0    |    0    |    0    |    0    |    0    |
|          |         OP1_V_fu_818         |    0    |    0    |    0    |    0    |    0    |
|          |        OP1_V_1_fu_840        |    0    |    0    |    0    |    0    |    0    |
|          |     OP2_V_3_i_cast_fu_885    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_5_fu_370         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_6_fu_400         |    0    |    0    |    0    |    0    |    0    |
|          |        loc_V_1_fu_434        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_9_fu_472         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_17_fu_482        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_10_fu_561        |    0    |    0    |    0    |    0    |    0    |
|          |       Mx_zeros_V_fu_632      |    0    |    0    |    0    |    0    |    0    |
|          |       p_Val2_12_fu_761       |    0    |    0    |    0    |    0    |    0    |
|          |        loc_V_3_fu_943        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |    results_sign_V_1_fu_418   |    0    |    0    |    0    |    0    |    0    |
| bitselect|         isNeg_fu_665         |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_26_fu_925      |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |         loc_V_fu_425         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_457         |    0    |    0    |    0    |    0    |    0    |
|          |         Med_V_fu_500         |    0    |    0    |    0    |    0    |    0    |
|          |        p_Val2_5_fu_535       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_13_i_i_fu_545      |    0    |    0    |    0    |    0    |    0    |
|          |    p_Result_i2_i_i_fu_577    |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_23_fu_606      |    0    |    0    |    0    |    0    |    0    |
|partselect|          Mx_V_fu_645         |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_i_i_fu_751     |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_i1_i_fu_765       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_24_i_i_fu_799      |    0    |    0    |    0    |    0    |    0    |
|          |       p_Val2_15_fu_808       |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_29_i_i_fu_830      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_31_i_i_fu_846      |    0    |    0    |    0    |    0    |    0    |
|          |        result_V_fu_900       |    0    |    0    |    0    |    0    |    0    |
|          |        loc_V_2_fu_933        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |      p_Result_21_fu_510      |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_22_fu_599      |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      p_Result_24_fu_616      |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_25_fu_781      |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_27_fu_947      |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_28_fu_1111     |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |       sh_i_cast_fu_683       |    0    |    0    |    0    |    0    |    0    |
|          |  sh_assign_2_i_cast1_fu_699  |    0    |    0    |    0    |    0    |    0    |
|          |   sh_assign_2_i_cast_fu_702  |    0    |    0    |    0    |    0    |    0    |
|          |        OP2_V_1_fu_821        |    0    |    0    |    0    |    0    |    0    |
|   sext   |        OP2_V_2_fu_843        |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_32_i_i_fu_861      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_33_i_i_fu_864      |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_35_i_i_cast_fu_873    |    0    |    0    |    0    |    0    |    0    |
|          |     OP1_V_2_i_cast_fu_882    |    0    |    0    |    0    |    0    |    0    |
|          |        rhs_V_1_fu_911        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    0    |    24   |  11.486 |   4104  |   2676  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
| hls_hotbm_second_o |    -   |   15   |   60   |
|hls_hotbm_second_o_2|    -   |   30   |   120  |
|hls_hotbm_second_o_3|    -   |   23   |   92   |
|hls_ref_4oPi_table_s|    -   |   100  |   21   |
|       p_str3       |    0   |    7   |    2   |
|       p_str4       |    0   |    7   |    1   |
|       p_str5       |    0   |    4   |    1   |
|      powers10      |    0   |   28   |    5   |
+--------------------+--------+--------+--------+
|        Total       |    0   |   214  |   302  |
+--------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        Ex_V_reg_1296        |    8   |
|        Med_V_reg_1241       |   80   |
|  Mx_V_read_assign_reg_1388  |   29   |
|        Mx_V_reg_1289        |   29   |
|   OP1_V_2_i_cast_reg_1398   |   58   |
|   OP2_V_3_i_cast_reg_1403   |   58   |
|      closepath_reg_1222     |    1   |
|      cos_basis_reg_1326     |    1   |
|hls_hotbm_second_o_4_reg_1348|    8   |
|hls_hotbm_second_o_5_reg_1368|   23   |
|hls_hotbm_second_o_6_reg_1353|    8   |
|hls_hotbm_second_o_7_reg_1373|   15   |
| hls_hotbm_second_o_reg_1343 |    8   |
|hls_ref_4oPi_table_s_reg_1228|    4   |
|        isNeg_reg_1302       |    1   |
|        lhs_V_reg_1246       |   104  |
|       loc_V_1_reg_1216      |   23   |
|        loc_V_reg_1209       |    8   |
|      p_0_rec_i2_reg_303     |    2   |
|      p_0_rec_i9_reg_314     |    1   |
|      p_0_rec_i_reg_292      |    4   |
|   p_Result_i2_i_i_reg_1284  |   29   |
|      p_Val2_12_reg_1333     |   22   |
|      p_Val2_15_reg_1363     |   29   |
|      p_Val2_5_reg_1262      |   58   |
|      p_Val2_7_reg_1279      |   58   |
|      p_Val2_s_reg_1273      |    3   |
|      p_rec_i8_reg_1180      |    2   |
|       p_rec_i_reg_1145      |    4   |
|     p_str3_addr_reg_1136    |    4   |
|  p_str3_load_cast_reg_1150  |    8   |
|     p_str4_addr_reg_1171    |    2   |
|  p_str4_load_cast_reg_1185  |    8   |
|     p_str5_addr_reg_1193    |    1   |
|  p_str5_load_cast_reg_1198  |    8   |
|        r_V_1_reg_1413       |    9   |
|         r_V_reg_1393        |   30   |
|      result_V_reg_1408      |   29   |
|       resultf_reg_1418      |   32   |
|  results_sign_V_1_reg_1203  |    1   |
|        rhs_V_reg_1251       |   104  |
|      sh_assign_reg_1320     |    9   |
|      tmp_10_i_reg_1256      |    1   |
|      tmp_11_i_reg_1314      |    1   |
|     tmp_13_i_i_reg_1268     |    3   |
|       tmp_18_reg_1164       |   32   |
|     tmp_24_i_i_reg_1358     |   15   |
|     tmp_29_i_i_reg_1378     |   22   |
|     tmp_31_i_i_reg_1383     |   14   |
|       tmp_9_i_reg_1308      |    1   |
|        tmp_9_reg_1233       |    4   |
|      tmp_i1_i_reg_1338      |   15   |
|       tmp_i3_reg_1176       |    1   |
|        tmp_i_reg_1141       |    1   |
|         x1_reg_1155         |   32   |
+-----------------------------+--------+
|            Total            |  1065  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|        grp_read_fu_194       |  p0  |   2  |  32  |   64   |
|       grp_write_fu_201       |  p2  |   2  |  32  |   64   ||    9    |
|       grp_access_fu_215      |  p0  |   2  |   4  |    8   ||    9    |
|       grp_access_fu_227      |  p0  |   2  |   2  |    4   ||    9    |
|       grp_access_fu_239      |  p0  |   2  |   1  |    2   ||    9    |
|       grp_access_fu_251      |  p0  |   2  |   4  |    8   ||    9    |
|       grp_access_fu_263      |  p0  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_275      |  p0  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_287      |  p0  |   2  |   8  |   16   ||    9    |
|      p_0_rec_i9_reg_314      |  p0  |   3  |   1  |    3   ||    9    |
| grp_scaled_fixed2ieee_fu_328 |  p1  |   2  |  29  |   58   ||    9    |
| grp_scaled_fixed2ieee_fu_328 |  p2  |   2  |   9  |   18   ||    9    |
|          grp_fu_524          |  p0  |   2  |  80  |   160  ||    9    |
|          grp_fu_524          |  p1  |   2  |  24  |   48   ||    9    |
|          grp_fu_888          |  p0  |   2  |  30  |   60   ||    9    |
|          grp_fu_888          |  p1  |   2  |  29  |   58   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   603  ||  25.593 ||   135   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   24   |   11   |  4104  |  2676  |
|   Memory  |    0   |    -   |    -   |   214  |   302  |
|Multiplexer|    -   |    -   |   25   |    -   |   135  |
|  Register |    -   |    -   |    -   |  1065  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   24   |   37   |  5383  |  3113  |
+-----------+--------+--------+--------+--------+--------+
