{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624396302873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624396302874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 16:11:42 2021 " "Processing started: Tue Jun 22 16:11:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624396302874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624396302874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TERCER -c TERCER " "Command: quartus_map --read_settings_files=on --write_settings_files=off TERCER -c TERCER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624396302874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624396303143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624396303143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/upcount/upcount.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/upcount/upcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "../upcount/upcount.sv" "" { Text "X:/proyectos/upcount/upcount.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624396309876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624396309876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/regn/regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/regn/regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "../regn/regn.sv" "" { Text "X:/proyectos/regn/regn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624396309877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624396309877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/dec3to8/dec3to8.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/dec3to8/dec3to8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "../dec3to8/dec3to8.sv" "" { Text "X:/proyectos/dec3to8/dec3to8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624396309878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624396309878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos/addsub/addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos/addsub/addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../addsub/addsub.sv" "" { Text "X:/proyectos/addsub/addsub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624396309879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624396309879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tercer.sv 1 1 " "Found 1 design units, including 1 entities, in source file tercer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TERCER " "Found entity 1: TERCER" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624396309880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624396309880 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 TERCER.sv(187) " "Verilog HDL Implicit Net warning at TERCER.sv(187): created implicit net for \"R5\"" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624396309881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TERCER " "Elaborating entity \"TERCER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624396309909 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN TERCER.sv(214) " "Verilog HDL Always Construct warning at TERCER.sv(214): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G TERCER.sv(215) " "Verilog HDL Always Construct warning at TERCER.sv(215): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 TERCER.sv(216) " "Verilog HDL Always Construct warning at TERCER.sv(216): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 TERCER.sv(217) " "Verilog HDL Always Construct warning at TERCER.sv(217): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 TERCER.sv(218) " "Verilog HDL Always Construct warning at TERCER.sv(218): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 TERCER.sv(219) " "Verilog HDL Always Construct warning at TERCER.sv(219): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 TERCER.sv(220) " "Verilog HDL Always Construct warning at TERCER.sv(220): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 TERCER.sv(221) " "Verilog HDL Always Construct warning at TERCER.sv(221): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 TERCER.sv(222) " "Verilog HDL Always Construct warning at TERCER.sv(222): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 TERCER.sv(223) " "Verilog HDL Always Construct warning at TERCER.sv(223): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN TERCER.sv(224) " "Verilog HDL Always Construct warning at TERCER.sv(224): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TERCER.sv(212) " "Verilog HDL Case Statement information at TERCER.sv(212): all case item expressions in this case statement are onehot" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 212 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624396309911 "|TERCER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"upcount:Tstep\"" {  } { { "TERCER.sv" "Tstep" { Text "X:/proyectos/TERCER/TERCER.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624396309912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decx " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decx\"" {  } { { "TERCER.sv" "decx" { Text "X:/proyectos/TERCER/TERCER.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624396309913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "TERCER.sv" "reg_0" { Text "X:/proyectos/TERCER/TERCER.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624396309914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"regn:reg_IR\"" {  } { { "TERCER.sv" "reg_IR" { Text "X:/proyectos/TERCER/TERCER.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624396309917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub addsub:sum " "Elaborating entity \"addsub\" for hierarchy \"addsub:sum\"" {  } { { "TERCER.sv" "sum" { Text "X:/proyectos/TERCER/TERCER.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624396309918 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "addsub:sum\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"addsub:sum\|Add0\"" {  } { { "../addsub/addsub.sv" "Add0" { Text "X:/proyectos/addsub/addsub.sv" 9 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624396310173 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624396310173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "addsub:sum\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"addsub:sum\|lpm_add_sub:Add0\"" {  } { { "../addsub/addsub.sv" "" { Text "X:/proyectos/addsub/addsub.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624396310205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addsub:sum\|lpm_add_sub:Add0 " "Instantiated megafunction \"addsub:sum\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624396310205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624396310205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624396310205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624396310205 ""}  } { { "../addsub/addsub.sv" "" { Text "X:/proyectos/addsub/addsub.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624396310205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rvi " "Found entity 1: add_sub_rvi" {  } { { "db/add_sub_rvi.tdf" "" { Text "X:/proyectos/TERCER/db/add_sub_rvi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624396310248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624396310248 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624396310337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624396310456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624396311498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624396311498 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "TERCER.sv" "" { Text "X:/proyectos/TERCER/TERCER.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624396311535 "|TERCER|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624396311535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624396311535 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624396311535 ""} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Implemented 318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624396311535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624396311535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624396311565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 16:11:51 2021 " "Processing ended: Tue Jun 22 16:11:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624396311565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624396311565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624396311565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624396311565 ""}
