#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov  1 16:23:34 2022
# Process ID: 4556
# Current directory: /home/builder/lab05
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/builder/lab05/vivado.log
# Journal file: /home/builder/lab05/vivado.jou
# Running On: EECS-DIGITAL-22, OS: Linux, CPU Frequency: 3701.606 MHz, CPU Physical cores: 4, Host memory: 8225 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7a100tcsg324-1
# set outputDir output_files
# set verbose 0
# if { $argc > 0 } {
# 	if { $argc == 1 && [string compare [ lindex $argv 0 ] "-d"] == 0 } {
# 		set verbose 1
# 	} else {
# 		puts "usage: $argv0 \[-d\]"
# 		exit 1
# 	}
# }
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     file delete -force {*}[glob -directory $outputDir *];
# }
# read_verilog -sv [ glob ./src/*.{sv,v,svh,vh} ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7a100tcsg324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4575
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2608.988 ; gain = 0.000 ; free physical = 1424 ; free virtual = 6003
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/builder/lab05/src/top_level.sv:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/builder/lab05/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/builder/lab05/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ether' [/home/builder/lab05/src/ether.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/builder/lab05/src/ether.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'ether' (0#1) [/home/builder/lab05/src/ether.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bitorder' [/home/builder/lab05/src/bitorder.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/builder/lab05/src/bitorder.sv:57]
INFO: [Synth 8-155] case statement is not full and has no default [/home/builder/lab05/src/bitorder.sv:97]
INFO: [Synth 8-6155] done synthesizing module 'bitorder' (0#1) [/home/builder/lab05/src/bitorder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'firewall' [/home/builder/lab05/src/firewall.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'firewall' (0#1) [/home/builder/lab05/src/firewall.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cksum' [/home/builder/lab05/src/cksum.sv:4]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/home/builder/lab05/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/home/builder/lab05/src/crc32.sv:22]
WARNING: [Synth 8-7071] port 'axiov' of module 'crc32' is unconnected for instance 'crc32_bzip2' [/home/builder/lab05/src/cksum.sv:17]
WARNING: [Synth 8-7023] instance 'crc32_bzip2' of module 'crc32' has 6 connections declared, but only 5 given [/home/builder/lab05/src/cksum.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cksum' (0#1) [/home/builder/lab05/src/cksum.sv:4]
INFO: [Synth 8-6157] synthesizing module 'aggregate' [/home/builder/lab05/src/aggregate.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'aggregate' (0#1) [/home/builder/lab05/src/aggregate.sv:4]
WARNING: [Synth 8-689] width (2) of port connection 'axiod' does not match port width (32) of module 'aggregate' [/home/builder/lab05/src/top_level.sv:43]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/builder/lab05/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/builder/lab05/src/seven_segment_controller.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/builder/lab05/src/seven_segment_controller.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/builder/lab05/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/builder/lab05/src/top_level.sv:3]
WARNING: [Synth 8-6014] Unused sequential element end_bit_count_reg was removed.  [/home/builder/lab05/src/bitorder.sv:33]
WARNING: [Synth 8-6014] Unused sequential element rxd_out_reg was removed.  [/home/builder/lab05/src/bitorder.sv:37]
WARNING: [Synth 8-6014] Unused sequential element check_end_reg was removed.  [/home/builder/lab05/src/cksum.sv:23]
WARNING: [Synth 8-3848] Net cd in module/entity top_level does not have driver. [/home/builder/lab05/src/top_level.sv:13]
WARNING: [Synth 8-7129] Port cd in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2608.988 ; gain = 0.000 ; free physical = 2498 ; free virtual = 7100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2608.988 ; gain = 0.000 ; free physical = 2499 ; free virtual = 7102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2608.988 ; gain = 0.000 ; free physical = 2499 ; free virtual = 7102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.988 ; gain = 0.000 ; free physical = 2490 ; free virtual = 7094
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/lab05/xdc/top_level.xdc]
Finished Parsing XDC File [/home/builder/lab05/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/builder/lab05/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.012 ; gain = 0.000 ; free physical = 2395 ; free virtual = 7013
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.012 ; gain = 0.000 ; free physical = 2395 ; free virtual = 7013
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2478 ; free virtual = 7081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2477 ; free virtual = 7081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2469 ; free virtual = 7080
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'now_state_reg' in module 'ether'
INFO: [Synth 8-802] inferred FSM for state register 'now_state_reg' in module 'aggregate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                             0000
                  iSTATE |                               01 |                             0001
                 iSTATE0 |                               10 |                             0010
                 iSTATE2 |                               11 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'now_state_reg' using encoding 'sequential' in module 'ether'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE0 |                              001 |                              001
                  iSTATE |                              010 |                              010
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'now_state_reg' in module 'aggregate'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2451 ; free virtual = 7073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	               32 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 13    
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 34    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 1     
	  25 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port cd in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2429 ; free virtual = 7060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2321 ; free virtual = 6951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2310 ; free virtual = 6948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2308 ; free virtual = 6946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2325 ; free virtual = 6947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2325 ; free virtual = 6947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2316 ; free virtual = 6947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2316 ; free virtual = 6947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2316 ; free virtual = 6947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2316 ; free virtual = 6947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    13|
|3     |LUT1       |    12|
|4     |LUT2       |    16|
|5     |LUT3       |    29|
|6     |LUT4       |    45|
|7     |LUT5       |    71|
|8     |LUT6       |    59|
|9     |MMCME2_ADV |     1|
|10    |FDRE       |   137|
|11    |FDSE       |    33|
|12    |IBUF       |     5|
|13    |OBUF       |    33|
|14    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2316 ; free virtual = 6947
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2673.012 ; gain = 0.000 ; free physical = 2358 ; free virtual = 6996
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2673.012 ; gain = 64.023 ; free physical = 2358 ; free virtual = 6996
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.012 ; gain = 0.000 ; free physical = 2352 ; free virtual = 6991
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance cd_OBUF_inst__0. Found overlapping instances within the shape: cd_OBUF_inst and cd_OBUF_inst__0.
Parsing XDC File [/home/builder/lab05/xdc/top_level.xdc]
Finished Parsing XDC File [/home/builder/lab05/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.012 ; gain = 0.000 ; free physical = 2382 ; free virtual = 7021
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d8599024
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2673.012 ; gain = 64.031 ; free physical = 2593 ; free virtual = 7233
# report_utilization -file $outputDir/post_synth_util.rpt
# if { $verbose } {
# 	report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
# 	report_timing -file $outputDir/post_synth_timing.rpt
# }
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net cd has multiple drivers: cd_OBUF_inst/O, and cd_OBUF_inst__0/O.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2737.043 ; gain = 64.031 ; free physical = 2595 ; free virtual = 7234
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

    while executing
"opt_design"
    (file "build.tcl" line 40)
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 16:24:09 2022...
