#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ea1890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ea1a20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1eade50 .functor NOT 1, L_0x1ed9250, C4<0>, C4<0>, C4<0>;
L_0x1ed8fe0 .functor XOR 1, L_0x1ed8ea0, L_0x1ed8f40, C4<0>, C4<0>;
L_0x1ed9140 .functor XOR 1, L_0x1ed8fe0, L_0x1ed90a0, C4<0>, C4<0>;
v0x1ed5160_0 .net *"_ivl_10", 0 0, L_0x1ed90a0;  1 drivers
v0x1ed5260_0 .net *"_ivl_12", 0 0, L_0x1ed9140;  1 drivers
v0x1ed5340_0 .net *"_ivl_2", 0 0, L_0x1ed8800;  1 drivers
v0x1ed5400_0 .net *"_ivl_4", 0 0, L_0x1ed8ea0;  1 drivers
v0x1ed54e0_0 .net *"_ivl_6", 0 0, L_0x1ed8f40;  1 drivers
v0x1ed5610_0 .net *"_ivl_8", 0 0, L_0x1ed8fe0;  1 drivers
v0x1ed56f0_0 .net "a", 0 0, v0x1ed23c0_0;  1 drivers
v0x1ed5790_0 .net "b", 0 0, v0x1ed2460_0;  1 drivers
v0x1ed5830_0 .net "c", 0 0, v0x1ed2500_0;  1 drivers
v0x1ed58d0_0 .var "clk", 0 0;
v0x1ed5970_0 .net "d", 0 0, v0x1ed2670_0;  1 drivers
v0x1ed5a10_0 .net "out_dut", 0 0, L_0x1ed8c80;  1 drivers
v0x1ed5ab0_0 .net "out_ref", 0 0, L_0x1ed6970;  1 drivers
v0x1ed5b50_0 .var/2u "stats1", 159 0;
v0x1ed5bf0_0 .var/2u "strobe", 0 0;
v0x1ed5c90_0 .net "tb_match", 0 0, L_0x1ed9250;  1 drivers
v0x1ed5d50_0 .net "tb_mismatch", 0 0, L_0x1eade50;  1 drivers
v0x1ed5e10_0 .net "wavedrom_enable", 0 0, v0x1ed2760_0;  1 drivers
v0x1ed5eb0_0 .net "wavedrom_title", 511 0, v0x1ed2800_0;  1 drivers
L_0x1ed8800 .concat [ 1 0 0 0], L_0x1ed6970;
L_0x1ed8ea0 .concat [ 1 0 0 0], L_0x1ed6970;
L_0x1ed8f40 .concat [ 1 0 0 0], L_0x1ed8c80;
L_0x1ed90a0 .concat [ 1 0 0 0], L_0x1ed6970;
L_0x1ed9250 .cmp/eeq 1, L_0x1ed8800, L_0x1ed9140;
S_0x1ea1bb0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1ea1a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ea2330 .functor NOT 1, v0x1ed2500_0, C4<0>, C4<0>, C4<0>;
L_0x1eae710 .functor NOT 1, v0x1ed2460_0, C4<0>, C4<0>, C4<0>;
L_0x1ed60c0 .functor AND 1, L_0x1ea2330, L_0x1eae710, C4<1>, C4<1>;
L_0x1ed6160 .functor NOT 1, v0x1ed2670_0, C4<0>, C4<0>, C4<0>;
L_0x1ed6290 .functor NOT 1, v0x1ed23c0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed6390 .functor AND 1, L_0x1ed6160, L_0x1ed6290, C4<1>, C4<1>;
L_0x1ed6470 .functor OR 1, L_0x1ed60c0, L_0x1ed6390, C4<0>, C4<0>;
L_0x1ed6530 .functor AND 1, v0x1ed23c0_0, v0x1ed2500_0, C4<1>, C4<1>;
L_0x1ed65f0 .functor AND 1, L_0x1ed6530, v0x1ed2670_0, C4<1>, C4<1>;
L_0x1ed66b0 .functor OR 1, L_0x1ed6470, L_0x1ed65f0, C4<0>, C4<0>;
L_0x1ed6820 .functor AND 1, v0x1ed2460_0, v0x1ed2500_0, C4<1>, C4<1>;
L_0x1ed6890 .functor AND 1, L_0x1ed6820, v0x1ed2670_0, C4<1>, C4<1>;
L_0x1ed6970 .functor OR 1, L_0x1ed66b0, L_0x1ed6890, C4<0>, C4<0>;
v0x1eae0c0_0 .net *"_ivl_0", 0 0, L_0x1ea2330;  1 drivers
v0x1eae160_0 .net *"_ivl_10", 0 0, L_0x1ed6390;  1 drivers
v0x1ed0bb0_0 .net *"_ivl_12", 0 0, L_0x1ed6470;  1 drivers
v0x1ed0c70_0 .net *"_ivl_14", 0 0, L_0x1ed6530;  1 drivers
v0x1ed0d50_0 .net *"_ivl_16", 0 0, L_0x1ed65f0;  1 drivers
v0x1ed0e80_0 .net *"_ivl_18", 0 0, L_0x1ed66b0;  1 drivers
v0x1ed0f60_0 .net *"_ivl_2", 0 0, L_0x1eae710;  1 drivers
v0x1ed1040_0 .net *"_ivl_20", 0 0, L_0x1ed6820;  1 drivers
v0x1ed1120_0 .net *"_ivl_22", 0 0, L_0x1ed6890;  1 drivers
v0x1ed1200_0 .net *"_ivl_4", 0 0, L_0x1ed60c0;  1 drivers
v0x1ed12e0_0 .net *"_ivl_6", 0 0, L_0x1ed6160;  1 drivers
v0x1ed13c0_0 .net *"_ivl_8", 0 0, L_0x1ed6290;  1 drivers
v0x1ed14a0_0 .net "a", 0 0, v0x1ed23c0_0;  alias, 1 drivers
v0x1ed1560_0 .net "b", 0 0, v0x1ed2460_0;  alias, 1 drivers
v0x1ed1620_0 .net "c", 0 0, v0x1ed2500_0;  alias, 1 drivers
v0x1ed16e0_0 .net "d", 0 0, v0x1ed2670_0;  alias, 1 drivers
v0x1ed17a0_0 .net "out", 0 0, L_0x1ed6970;  alias, 1 drivers
S_0x1ed1900 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1ea1a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1ed23c0_0 .var "a", 0 0;
v0x1ed2460_0 .var "b", 0 0;
v0x1ed2500_0 .var "c", 0 0;
v0x1ed25d0_0 .net "clk", 0 0, v0x1ed58d0_0;  1 drivers
v0x1ed2670_0 .var "d", 0 0;
v0x1ed2760_0 .var "wavedrom_enable", 0 0;
v0x1ed2800_0 .var "wavedrom_title", 511 0;
S_0x1ed1ba0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1ed1900;
 .timescale -12 -12;
v0x1ed1e00_0 .var/2s "count", 31 0;
E_0x1e9c7e0/0 .event negedge, v0x1ed25d0_0;
E_0x1e9c7e0/1 .event posedge, v0x1ed25d0_0;
E_0x1e9c7e0 .event/or E_0x1e9c7e0/0, E_0x1e9c7e0/1;
E_0x1e9ca30 .event negedge, v0x1ed25d0_0;
E_0x1e869f0 .event posedge, v0x1ed25d0_0;
S_0x1ed1f00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1ed1900;
 .timescale -12 -12;
v0x1ed2100_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ed21e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1ed1900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ed2960 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1ea1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ed6c10 .functor AND 1, L_0x1ed6ad0, L_0x1ed6b70, C4<1>, C4<1>;
L_0x1ed6dc0 .functor AND 1, L_0x1ed6c10, L_0x1ed6d20, C4<1>, C4<1>;
L_0x1ed6fa0 .functor AND 1, v0x1ed23c0_0, L_0x1ed6ed0, C4<1>, C4<1>;
L_0x1ed7060 .functor AND 1, L_0x1ed6fa0, v0x1ed2670_0, C4<1>, C4<1>;
L_0x1ed7150 .functor OR 1, L_0x1ed6dc0, L_0x1ed7060, C4<0>, C4<0>;
L_0x1ed7410 .functor AND 1, L_0x1ed7260, v0x1ed2460_0, C4<1>, C4<1>;
L_0x1ed7810 .functor AND 1, L_0x1ed7410, L_0x1ed7620, C4<1>, C4<1>;
L_0x1ed7ad0 .functor AND 1, L_0x1ed7810, L_0x1ed7920, C4<1>, C4<1>;
L_0x1ed7c30 .functor OR 1, L_0x1ed7150, L_0x1ed7ad0, C4<0>, C4<0>;
L_0x1ed7d40 .functor AND 1, v0x1ed23c0_0, v0x1ed2460_0, C4<1>, C4<1>;
L_0x1ed7e10 .functor AND 1, L_0x1ed7d40, v0x1ed2500_0, C4<1>, C4<1>;
L_0x1ed7f70 .functor AND 1, L_0x1ed7e10, L_0x1ed7e80, C4<1>, C4<1>;
L_0x1ed80f0 .functor OR 1, L_0x1ed7c30, L_0x1ed7f70, C4<0>, C4<0>;
L_0x1ed83a0 .functor AND 1, L_0x1ed8200, L_0x1ed82a0, C4<1>, C4<1>;
L_0x1ed8080 .functor AND 1, L_0x1ed83a0, v0x1ed2670_0, C4<1>, C4<1>;
L_0x1ed8530 .functor OR 1, L_0x1ed80f0, L_0x1ed8080, C4<0>, C4<0>;
L_0x1ed86d0 .functor AND 1, v0x1ed23c0_0, v0x1ed2460_0, C4<1>, C4<1>;
L_0x1ed8740 .functor AND 1, L_0x1ed86d0, v0x1ed2500_0, C4<1>, C4<1>;
L_0x1ed88a0 .functor OR 1, L_0x1ed8530, L_0x1ed8740, C4<0>, C4<0>;
L_0x1ed8a50 .functor AND 1, v0x1ed23c0_0, L_0x1ed89b0, C4<1>, C4<1>;
L_0x1ed8bc0 .functor AND 1, L_0x1ed8a50, v0x1ed2460_0, C4<1>, C4<1>;
L_0x1ed8c80 .functor OR 1, L_0x1ed88a0, L_0x1ed8bc0, C4<0>, C4<0>;
v0x1ed2c50_0 .net *"_ivl_1", 0 0, L_0x1ed6ad0;  1 drivers
v0x1ed2d10_0 .net *"_ivl_11", 0 0, L_0x1ed6ed0;  1 drivers
v0x1ed2dd0_0 .net *"_ivl_12", 0 0, L_0x1ed6fa0;  1 drivers
v0x1ed2ec0_0 .net *"_ivl_14", 0 0, L_0x1ed7060;  1 drivers
v0x1ed2fa0_0 .net *"_ivl_16", 0 0, L_0x1ed7150;  1 drivers
v0x1ed30d0_0 .net *"_ivl_19", 0 0, L_0x1ed7260;  1 drivers
v0x1ed3190_0 .net *"_ivl_20", 0 0, L_0x1ed7410;  1 drivers
v0x1ed3270_0 .net *"_ivl_23", 0 0, L_0x1ed7620;  1 drivers
v0x1ed3330_0 .net *"_ivl_24", 0 0, L_0x1ed7810;  1 drivers
v0x1ed3410_0 .net *"_ivl_27", 0 0, L_0x1ed7920;  1 drivers
v0x1ed34d0_0 .net *"_ivl_28", 0 0, L_0x1ed7ad0;  1 drivers
v0x1ed35b0_0 .net *"_ivl_3", 0 0, L_0x1ed6b70;  1 drivers
v0x1ed3670_0 .net *"_ivl_30", 0 0, L_0x1ed7c30;  1 drivers
v0x1ed3750_0 .net *"_ivl_32", 0 0, L_0x1ed7d40;  1 drivers
v0x1ed3830_0 .net *"_ivl_34", 0 0, L_0x1ed7e10;  1 drivers
v0x1ed3910_0 .net *"_ivl_37", 0 0, L_0x1ed7e80;  1 drivers
v0x1ed39d0_0 .net *"_ivl_38", 0 0, L_0x1ed7f70;  1 drivers
v0x1ed3bc0_0 .net *"_ivl_4", 0 0, L_0x1ed6c10;  1 drivers
v0x1ed3ca0_0 .net *"_ivl_40", 0 0, L_0x1ed80f0;  1 drivers
v0x1ed3d80_0 .net *"_ivl_43", 0 0, L_0x1ed8200;  1 drivers
v0x1ed3e40_0 .net *"_ivl_45", 0 0, L_0x1ed82a0;  1 drivers
v0x1ed3f00_0 .net *"_ivl_46", 0 0, L_0x1ed83a0;  1 drivers
v0x1ed3fe0_0 .net *"_ivl_48", 0 0, L_0x1ed8080;  1 drivers
v0x1ed40c0_0 .net *"_ivl_50", 0 0, L_0x1ed8530;  1 drivers
v0x1ed41a0_0 .net *"_ivl_52", 0 0, L_0x1ed86d0;  1 drivers
v0x1ed4280_0 .net *"_ivl_54", 0 0, L_0x1ed8740;  1 drivers
v0x1ed4360_0 .net *"_ivl_56", 0 0, L_0x1ed88a0;  1 drivers
v0x1ed4440_0 .net *"_ivl_59", 0 0, L_0x1ed89b0;  1 drivers
v0x1ed4500_0 .net *"_ivl_60", 0 0, L_0x1ed8a50;  1 drivers
v0x1ed45e0_0 .net *"_ivl_62", 0 0, L_0x1ed8bc0;  1 drivers
v0x1ed46c0_0 .net *"_ivl_7", 0 0, L_0x1ed6d20;  1 drivers
v0x1ed4780_0 .net *"_ivl_8", 0 0, L_0x1ed6dc0;  1 drivers
v0x1ed4860_0 .net "a", 0 0, v0x1ed23c0_0;  alias, 1 drivers
v0x1ed4b10_0 .net "b", 0 0, v0x1ed2460_0;  alias, 1 drivers
v0x1ed4c00_0 .net "c", 0 0, v0x1ed2500_0;  alias, 1 drivers
v0x1ed4cf0_0 .net "d", 0 0, v0x1ed2670_0;  alias, 1 drivers
v0x1ed4de0_0 .net "out", 0 0, L_0x1ed8c80;  alias, 1 drivers
L_0x1ed6ad0 .reduce/nor v0x1ed23c0_0;
L_0x1ed6b70 .reduce/nor v0x1ed2460_0;
L_0x1ed6d20 .reduce/nor v0x1ed2500_0;
L_0x1ed6ed0 .reduce/nor v0x1ed2460_0;
L_0x1ed7260 .reduce/nor v0x1ed23c0_0;
L_0x1ed7620 .reduce/nor v0x1ed2500_0;
L_0x1ed7920 .reduce/nor v0x1ed2670_0;
L_0x1ed7e80 .reduce/nor v0x1ed2670_0;
L_0x1ed8200 .reduce/nor v0x1ed23c0_0;
L_0x1ed82a0 .reduce/nor v0x1ed2460_0;
L_0x1ed89b0 .reduce/nor v0x1ed2460_0;
S_0x1ed4f40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1ea1a20;
 .timescale -12 -12;
E_0x1e9c580 .event anyedge, v0x1ed5bf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ed5bf0_0;
    %nor/r;
    %assign/vec4 v0x1ed5bf0_0, 0;
    %wait E_0x1e9c580;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ed1900;
T_3 ;
    %fork t_1, S_0x1ed1ba0;
    %jmp t_0;
    .scope S_0x1ed1ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ed1e00_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ed2670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ed2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ed2460_0, 0;
    %assign/vec4 v0x1ed23c0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e869f0;
    %load/vec4 v0x1ed1e00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1ed1e00_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ed2670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ed2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ed2460_0, 0;
    %assign/vec4 v0x1ed23c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1e9ca30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ed21e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e9c7e0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1ed23c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ed2460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ed2500_0, 0;
    %assign/vec4 v0x1ed2670_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1ed1900;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1ea1a20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ed58d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ed5bf0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ea1a20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ed58d0_0;
    %inv;
    %store/vec4 v0x1ed58d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ea1a20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ed25d0_0, v0x1ed5d50_0, v0x1ed56f0_0, v0x1ed5790_0, v0x1ed5830_0, v0x1ed5970_0, v0x1ed5ab0_0, v0x1ed5a10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ea1a20;
T_7 ;
    %load/vec4 v0x1ed5b50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ed5b50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ed5b50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ed5b50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ed5b50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ed5b50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ed5b50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ea1a20;
T_8 ;
    %wait E_0x1e9c7e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ed5b50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed5b50_0, 4, 32;
    %load/vec4 v0x1ed5c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ed5b50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed5b50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ed5b50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed5b50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ed5ab0_0;
    %load/vec4 v0x1ed5ab0_0;
    %load/vec4 v0x1ed5a10_0;
    %xor;
    %load/vec4 v0x1ed5ab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ed5b50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed5b50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ed5b50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ed5b50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth0/human/kmap2/iter0/response0/top_module.sv";
