#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Mar 21 09:42:30 2017
# Process ID: 13276
# Current directory: D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1
# Command line: vivado.exe -log vivado_adc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vivado_adc.tcl
# Log file: D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1/vivado_adc.vds
# Journal file: D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vivado_adc.tcl -notrace
Command: synth_design -top vivado_adc -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 338.270 ; gain = 128.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vivado_adc' [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/new/vivado_adc.v:23]
	Parameter t500ms bound to: 49999999 - type: integer 
INFO: [Synth 8-638] synthesizing module 'smg_display_0' [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/synth/smg_display_0.v:57]
INFO: [Synth 8-638] synthesizing module 'smg_display' [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/smg_display.v:23]
INFO: [Synth 8-638] synthesizing module 'get_number' [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:24]
INFO: [Synth 8-256] done synthesizing module 'get_number' (1#1) [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:24]
INFO: [Synth 8-638] synthesizing module 'transform_code' [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:56]
	Parameter _0 bound to: 8'b00111111 
	Parameter _1 bound to: 8'b00000110 
	Parameter _2 bound to: 8'b01011011 
	Parameter _3 bound to: 8'b01001111 
	Parameter _4 bound to: 8'b01100110 
	Parameter _5 bound to: 8'b01101101 
	Parameter _6 bound to: 8'b01111101 
	Parameter _7 bound to: 8'b00000111 
	Parameter _8 bound to: 8'b01111111 
	Parameter _9 bound to: 8'b01101111 
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:129]
INFO: [Synth 8-256] done synthesizing module 'transform_code' (2#1) [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:56]
INFO: [Synth 8-638] synthesizing module 'smg_scan' [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:150]
	Parameter t_5ms bound to: 20'b00011000011010011111 
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:192]
INFO: [Synth 8-256] done synthesizing module 'smg_scan' (3#1) [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/seg_display.v:150]
INFO: [Synth 8-256] done synthesizing module 'smg_display' (4#1) [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/sources_1/new/smg_display.v:23]
INFO: [Synth 8-256] done synthesizing module 'smg_display_0' (5#1) [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/synth/smg_display_0.v:57]
WARNING: [Synth 8-689] width (12) of port connection 'number_data' does not match port width (16) of module 'smg_display_0' [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/new/vivado_adc.v:40]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1/.Xil/Vivado-13276-DESKTOP-TSLCCU1/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0' (6#1) [D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1/.Xil/Vivado-13276-DESKTOP-TSLCCU1/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-5788] Register set_adc_data_reg in module vivado_adc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/new/vivado_adc.v:40]
INFO: [Synth 8-256] done synthesizing module 'vivado_adc' (7#1) [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/new/vivado_adc.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 375.707 ; gain = 165.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 375.707 ; gain = 165.637
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xadc_wiz_0' instantiated as 'U2' [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/new/vivado_adc.v:47]
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1/.Xil/Vivado-13276-DESKTOP-TSLCCU1/dcp/xadc_wiz_0_in_context.xdc] for cell 'U2'
Finished Parsing XDC File [D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1/.Xil/Vivado-13276-DESKTOP-TSLCCU1/dcp/xadc_wiz_0_in_context.xdc] for cell 'U2'
Parsing XDC File [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc] for cell 'U1/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc] for cell 'U1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/vivado_experiment/vivado_adc/vivado_adc.srcs/sources_1/ip/smg_display_0/constrs_1/new/smg_display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vivado_adc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vivado_adc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc]
CRITICAL WARNING: [Coretcl 2-64] Interface 'interface_display' already exists. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'number_data[15]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'number_data[14]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'number_data[13]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'number_data[12]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'number_data[11]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'number_data[10]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'number_data[9]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'number_data[8]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'number_data[7]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'number_data[6]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'number_data[5]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'number_data[4]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'number_data[3]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'number_data[2]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'number_data[1]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'number_data[0]'. [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc:47]
Finished Parsing XDC File [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vivado_adc_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_experiment/vivado_adc/vivado_adc.srcs/constrs_1/imports/new/smg_display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vivado_adc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vivado_adc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vivado_adc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vivado_adc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 668.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U1/inst. (constraint file  D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for U1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count_column" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "set_adc_data" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vivado_adc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module get_number 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module transform_code 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 4     
Module smg_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "set_adc_data" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U1/inst/\U2/rthousand_seg_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U1/inst/\U2/rten_seg_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U1/inst/\U2/rhundred_seg_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U1/inst/\U2/rone_seg_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[31]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[30]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[29]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[28]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[27]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[26]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[25]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[24]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[23]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[22]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[21]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[20]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[19]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[18]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[17]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[16]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[15]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[14]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[13]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[12]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[11]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[10]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[9]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[8]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[7]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[6]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[5]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rone_data_reg[4]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[31]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[30]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[29]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[28]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[27]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[26]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[25]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[24]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[23]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[22]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[21]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[20]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[19]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[18]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[17]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[16]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[15]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[14]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[13]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[12]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[11]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[10]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[9]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[8]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[7]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[6]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[5]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rten_data_reg[4]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[31]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[30]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[29]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[28]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[27]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[26]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[25]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[24]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[23]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[22]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[21]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[20]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[19]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[18]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[17]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[16]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[15]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[14]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[13]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[12]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[11]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[10]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[9]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[8]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[7]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[6]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[5]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rhundred_data_reg[4]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[31]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[30]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[29]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[28]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[27]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[26]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[25]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[24]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[23]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[22]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[21]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[20]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[19]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[18]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[17]) is unused and will be removed from module smg_display.
WARNING: [Synth 8-3332] Sequential element (U1/rthousand_data_reg[16]) is unused and will be removed from module smg_display.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin di_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin dwe_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module U2 has unconnected pin vn_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |    56|
|4     |LUT1       |    78|
|5     |LUT2       |   137|
|6     |LUT3       |    40|
|7     |LUT4       |    78|
|8     |LUT5       |    32|
|9     |LUT6       |    61|
|10    |FDCE       |   116|
|11    |FDRE       |    12|
|12    |IBUF       |     4|
|13    |OBUF       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   657|
|2     |  U1     |smg_display_0  |   493|
|3     |    inst |smg_display    |   493|
|4     |      U1 |get_number     |   334|
|5     |      U2 |transform_code |    67|
|6     |      U3 |smg_scan       |    92|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 668.031 ; gain = 457.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 19 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 668.031 ; gain = 106.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 668.031 ; gain = 457.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 120 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 668.031 ; gain = 406.184
INFO: [Common 17-1381] The checkpoint 'D:/vivado_experiment/vivado_adc/vivado_adc.runs/synth_1/vivado_adc.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 668.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 09:42:58 2017...
