{"cwe_target": "CWE-1300", "shots": 2, "model": "together:openai/gpt-oss-20b", "raw": "```verilog\n// CWE: CWE-1300\nmodule example_module(\n    input  wire        clk,\n    input  wire        rst,\n    input  wire        start,\n    input  wire [31:0] data_in,\n    input  wire [31:0] key_in,\n    output reg  [31:0] data_out,\n    output reg         valid\n);\n    // Internal registers\n    reg  [31:0] key_reg;\n    reg  [1:0]  state; // 0: idle, 1: load key, 2: encrypt, 3: output valid\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            state   <= 2'b00;\n            key_reg <= 32'b0;\n            data_out <= 32'b0;\n            valid <= 1'b0;\n        end else begin\n            case (state)\n                2'b00: begin // idle\n                    valid <= 1'b0;\n                    if (start) state <= 2'b01;\n                end\n                2'b01: begin // load key\n                    key_reg <= key_in;\n                    state <= 2'b10;\n                end\n                2'b10: begin // encrypt\n                    data_out <= data_in ^ key_reg;\n                    state <= 2'b11;\n                end\n                2'b11: begin // output valid\n                    valid <= 1'b1;\n                    state <= 2'b00;\n                end\n                default: state <= 2'b00;\n            endcase\n        end\n    end\nendmodule\n```", "code_path": "/Users/agastya/Library/Mobile Documents/com~apple~CloudDocs/Downloads/rtl_bug_detection/results/gen_gptoss20b_s2/together_openai-gpt-oss-20b_CWE-1300_2_1.v", "lint_pass": false, "judge": {"realism": false, "consistency": false}}
{"cwe_target": "CWE-1300", "shots": 2, "model": "together:openai/gpt-oss-20b", "raw": "```verilog\n// CWE: CWE-1300\nmodule example_module(\n    input  wire        clk,\n    input  wire        rst,\n    input  wire        start,\n    input  wire [31:0] data_in,\n    output reg  [31:0] data_out,\n    output reg         out_valid\n);\n    // Secret key stored in a plain register \u2013 no protection\n    reg [31:0] key_reg;\n\n    always @(posedge clk) begin\n        if (rst) begin\n            key_reg   <= 32'hA5A5A5A5; // Hard\u2011coded secret key\n            data_out  <= 32'd0;\n            out_valid <= 1'b0;\n        end else if (start) begin\n            data_out  <= data_in * key_reg;\n            out_valid <= 1'b1;\n        end else begin\n            out_valid <= 1'b0;\n        end\n    end\nendmodule\n```", "code_path": "/Users/agastya/Library/Mobile Documents/com~apple~CloudDocs/Downloads/rtl_bug_detection/results/gen_gptoss20b_s2/together_openai-gpt-oss-20b_CWE-1300_2_2.v", "lint_pass": false, "judge": {"realism": false, "consistency": false}}
{"cwe_target": "CWE-226", "shots": 2, "model": "together:openai/gpt-oss-20b", "raw": "```verilog\n// CWE: CWE-226\nmodule simple_cipher(\n    input  wire        clk,\n    input  wire        rst,\n    input  wire        start,\n    input  wire [127:0] data_in,\n    input  wire [127:0] key_in,\n    output reg", "code_path": "/Users/agastya/Library/Mobile Documents/com~apple~CloudDocs/Downloads/rtl_bug_detection/results/gen_gptoss20b_s2/together_openai-gpt-oss-20b_CWE-226_2_3.v", "lint_pass": false, "judge": {"realism": false, "consistency": false}}
