Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun  8 06:03:46 2024
| Host         : binh-GF63 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file reports/impl_report_timing_summary.rpt
| Design       : pulpemu_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.991        0.000                      0                33169        0.020        0.000                      0                33169        0.000        0.000                       0                 12179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 25.000}       50.000          20.000          
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
  clk_o_xilinx_clock_manager     {0.000 100.000}      200.000         5.000           
  clkfbout_xilinx_clock_manager  {0.000 50.000}       100.000         10.000          
spi_sck                          {0.000 20.000}       40.000          25.000          
tck                              {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                   19.526        0.000                      0                16230        0.020        0.000                      0                16230       24.020        0.000                       0                  8386  
clk_fpga_0                             6.693        0.000                      0                 6879        0.054        0.000                      0                 6879        7.000        0.000                       0                  2878  
  clk_o_xilinx_clock_manager                                                                                                                                                      13.360        0.000                       0                     2  
  clkfbout_xilinx_clock_manager                                                                                                                                                    0.000        0.000                       0                     3  
spi_sck                               15.988        0.000                      0                  917        0.043        0.000                      0                  917       19.500        0.000                       0                   498  
tck                                   12.660        0.000                      0                  793        0.121        0.000                      0                  793       19.500        0.000                       0                   412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk                 2.417        0.000                      0                   12        0.184        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     29.471        0.000                      0                 8322        0.462        0.000                      0                 8322  
**async_default**  clk_fpga_0         clk                      1.991        0.000                      0                   16        0.283        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       19.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.526ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        29.853ns  (logic 5.326ns (17.841%)  route 24.527ns (82.159%))
  Logic Levels:           31  (LUT2=5 LUT3=7 LUT4=4 LUT5=6 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 51.557 - 50.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.724     1.724    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X59Y39         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDCE (Prop_fdce_C_Q)         0.456     2.180 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/Q
                         net (fo=49, routed)          1.093     3.273    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/CompInv_SP_reg[3]
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.124     3.397 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3/O
                         net (fo=5, routed)           0.445     3.842    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     3.966 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT4/O
                         net (fo=34, routed)          0.748     4.714    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_4
    SLICE_X54Y31         LUT5 (Prop_lut5_I2_O)        0.124     4.838 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_4/O
                         net (fo=2, routed)           0.692     5.530    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_13
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.654 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_3/O
                         net (fo=2, routed)           0.791     6.445    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_16
    SLICE_X53Y30         LUT2 (Prop_lut2_I0_O)        0.153     6.598 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_3/O
                         net (fo=3, routed)           0.664     7.262    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_20
    SLICE_X52Y30         LUT5 (Prop_lut5_I3_O)        0.327     7.589 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_20/O
                         net (fo=3, routed)           0.808     8.398    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_46
    SLICE_X56Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.522 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_5/O
                         net (fo=6, routed)           0.760     9.282    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_54
    SLICE_X52Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.558 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP_reg[0]_i_3/O
                         net (fo=7, routed)           1.084    10.641    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/ff1_result[0]
    SLICE_X56Y29         LUT2 (Prop_lut2_I0_O)        0.329    10.970 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_7/O
                         net (fo=3, routed)           0.703    11.673    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i_n_234
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.327    12.000 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/riscv_id_stage_LUT3_33/O
                         net (fo=4, routed)           0.824    12.824    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/Cnt_DP[0]_i_2[1]
    SLICE_X61Y29         LUT2 (Prop_lut2_I0_O)        0.150    12.974 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/riscv_id_stage_LUT2_3/O
                         net (fo=4, routed)           0.852    13.826    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/Cnt_DP_reg[3]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.332    14.158 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT2_58/O
                         net (fo=2, routed)           0.511    14.669    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/div_shift[0]
    SLICE_X62Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.793 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_88/O
                         net (fo=2, routed)           0.321    15.113    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_186
    SLICE_X64Y29         LUT6 (Prop_lut6_I4_O)        0.124    15.237 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_88/O
                         net (fo=53, routed)          1.249    16.486    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_198
    SLICE_X65Y25         LUT3 (Prop_lut3_I0_O)        0.124    16.610 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_96/O
                         net (fo=2, routed)           0.565    17.175    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_237
    SLICE_X63Y24         LUT3 (Prop_lut3_I1_O)        0.124    17.299 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_98/O
                         net (fo=2, routed)           0.645    17.944    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_251
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.124    18.068 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_120/O
                         net (fo=2, routed)           0.966    19.034    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_316
    SLICE_X70Y26         LUT5 (Prop_lut5_I2_O)        0.124    19.158 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_114/O
                         net (fo=3, routed)           0.829    19.987    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_328
    SLICE_X80Y32         LUT3 (Prop_lut3_I2_O)        0.124    20.111 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT3_213/O
                         net (fo=2, routed)           0.801    20.912    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_569
    SLICE_X79Y32         LUT6 (Prop_lut6_I4_O)        0.124    21.036 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_183/O
                         net (fo=1, routed)           0.637    21.673    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_577
    SLICE_X79Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.797 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_185/O
                         net (fo=1, routed)           0.469    22.266    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_581
    SLICE_X78Y34         LUT6 (Prop_lut6_I5_O)        0.124    22.390 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_186/O
                         net (fo=32, routed)          0.763    23.153    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_583
    SLICE_X73Y31         LUT6 (Prop_lut6_I5_O)        0.124    23.277 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_615/O
                         net (fo=1, routed)           0.432    23.709    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_1082
    SLICE_X69Y31         LUT6 (Prop_lut6_I4_O)        0.124    23.833 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT6_617/O
                         net (fo=1, routed)           0.444    24.277    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_1084
    SLICE_X71Y31         LUT5 (Prop_lut5_I4_O)        0.124    24.401 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_312/O
                         net (fo=1, routed)           0.808    25.209    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__net_1085
    SLICE_X83Y31         LUT4 (Prop_lut4_I3_O)        0.124    25.333 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT4_104/O
                         net (fo=1, routed)           0.151    25.484    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/rf_gen[27].mem_reg[27][5]_0
    SLICE_X83Y31         LUT4 (Prop_lut4_I3_O)        0.124    25.608 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/rf_gen[31].mem[31][5]_i_2/O
                         net (fo=34, routed)          1.712    27.320    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/alu_operand_c_ex_o_reg[5]
    SLICE_X67Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.444 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/riscv_register__LUT5_371/O
                         net (fo=4, routed)           1.256    28.700    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_c_ex_o_reg[5]
    SLICE_X85Y43         LUT4 (Prop_lut4_I0_O)        0.124    28.824 f  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/riscv_if_stage_LUT4_52/O
                         net (fo=1, routed)           0.575    29.399    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/riscv_if_stage_net_252
    SLICE_X85Y43         LUT5 (Prop_lut5_I4_O)        0.124    29.523 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/riscv_if_stage_LUT5_117/O
                         net (fo=6, routed)           0.883    30.407    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]_0[3]
    SLICE_X92Y40         LUT6 (Prop_lut6_I3_O)        0.124    30.531 r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/if_stage_i/riscv_if_stage_LUT6_146/O
                         net (fo=3, routed)           1.046    31.577    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]_17[26]
    SLICE_X87Y38         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.557    51.557    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/clk_IBUF_BUFG
    SLICE_X87Y38         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/C
                         clock pessimism              0.115    51.672    
                         clock uncertainty           -0.462    51.210    
    SLICE_X87Y38         FDCE (Setup_fdce_C_D)       -0.108    51.102    pulpino_wrap_i/pulpino_i/core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]
  -------------------------------------------------------------------
                         required time                         51.102    
                         arrival time                         -31.577    
  -------------------------------------------------------------------
                         slack                                 19.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_in_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.336%)  route 0.209ns (59.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        0.635     0.635    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X49Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg[29]/Q
                         net (fo=3, routed)           0.209     0.985    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync1_reg_n_0_[29]
    SLICE_X53Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        0.903     0.903    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X53Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_in_reg[29]/C
                         clock pessimism             -0.009     0.894    
    SLICE_X53Y114        FDCE (Hold_fdce_C_D)         0.070     0.964    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_in_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y7   pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X36Y59  pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X36Y59  pulpino_wrap_i/pulpino_i/core_region_i/data_mem/sp_ram_i/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 0.718ns (5.818%)  route 11.623ns (94.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.839     3.133    clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X35Y113        FDRE                                         r  clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y113        FDRE (Prop_fdre_C_Q)         0.419     3.552 r  clk_rst_gen_i/clk_manager_i/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.451     4.003    clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]
    SLICE_X35Y113        LUT2 (Prop_lut2_I0_O)        0.299     4.302 r  clk_rst_gen_i/clk_manager_i/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/xilinx_clock_ma1_LUT2_2/O
                         net (fo=1090, routed)       11.173    15.474    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y7         FDSE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.699    22.878    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y7         FDSE                                         r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X108Y7         FDSE (Setup_fdse_C_S)       -0.524    22.167    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                  6.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[26].reg1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.489%)  route 0.205ns (49.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.630     0.966    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y113        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[26]/Q
                         net (fo=2, routed)           0.205     1.335    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/gpio_Data_In[26]
    SLICE_X48Y110        LUT5 (Prop_lut5_I3_O)        0.045     1.380 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[26].reg1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.380    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[26].reg1[26]_i_1_n_0
    SLICE_X48Y110        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[26].reg1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.908     1.274    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y110        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[26].reg1_reg[26]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X48Y110        FDRE (Hold_fdre_C_D)         0.091     1.326    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[26].reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_xilinx_clock_manager
  To Clock:  clk_o_xilinx_clock_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_xilinx_clock_manager
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_clock_manager
  To Clock:  clkfbout_xilinx_clock_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_clock_manager
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  spi_sck
  To Clock:  spi_sck

Setup :            0  Failing Endpoints,  Worst Slack       15.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.988ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]/CE
                            (falling edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_sck fall@20.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.635ns (18.438%)  route 2.809ns (81.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 25.268 - 20.000 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           4.363     4.363    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.464 r  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.699     6.163    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/spi_clk_i_IBUF_BUFG
    SLICE_X30Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDCE (Prop_fdce_C_Q)         0.518     6.681 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/tx_counter_upd_reg/Q
                         net (fo=5, routed)           0.511     7.191    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/tx_counter_upd
    SLICE_X30Y88         LUT2 (Prop_lut2_I1_O)        0.117     7.308 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int[31]_i_1/O
                         net (fo=40, routed)          2.298     9.607    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter0
    SLICE_X48Y90         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck fall edge)   20.000    20.000 f  
    PS7_X0Y0             PS7                          0.000    20.000 f  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           3.700    23.700    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.791 f  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.478    25.268    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[31]_0
    SLICE_X48Y90         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.787    26.056    
                         clock uncertainty           -0.035    26.020    
    SLICE_X48Y90         FDCE (Setup_fdce_C_CE)      -0.426    25.594    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/data_int_reg[20]
  -------------------------------------------------------------------
                         required time                         25.594    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 15.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_sck rise@0.000ns - spi_sck rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.207ns (45.650%)  route 0.246ns (54.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_sck rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           1.799     1.799    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.825 r  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.579     2.403    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/spi_clk_i_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164     2.567 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[17]/Q
                         net (fo=5, routed)           0.246     2.814    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[17]
    SLICE_X30Y49         LUT3 (Prop_lut3_I0_O)        0.043     2.857 r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[21]_i_1/O
                         net (fo=1, routed)           0.000     2.857    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int[21]_i_1_n_0
    SLICE_X30Y49         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_sck rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           2.090     2.090    pulpino_wrap_i/spi_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.119 r  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.857     2.976    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/spi_clk_i_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[21]/C
                         clock pessimism             -0.294     2.682    
    SLICE_X30Y49         FDCE (Hold_fdce_C_D)         0.132     2.814    pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/data_int_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_sck
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/EMIOSPI0SCLKO }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  pulpino_wrap_i/spi_clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X38Y46   pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer/data_reg[0][16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X31Y88   pulpino_wrap_i/pulpino_i/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       12.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck fall@20.000ns - tck rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 2.028ns (27.734%)  route 5.284ns (72.266%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 24.400 - 20.000 ) 
    Source Clock Delay      (SCD):    5.020ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y10                  IBUF                         0.000     0.000 r  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           3.268     3.268    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.369 r  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.651     5.020    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/CLK
    SLICE_X40Y88         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     5.476 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[2]/Q
                         net (fo=14, routed)          0.920     6.396    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state[2]
    SLICE_X40Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.520 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_module_state[3]_i_2__0/O
                         net (fo=30, routed)          1.191     7.711    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_TAP_state_reg[0]_1
    SLICE_X43Y86         LUT2 (Prop_lut2_I0_O)        0.150     7.861 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_module_state[2]_i_5__0/O
                         net (fo=7, routed)           0.497     8.358    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_module_state_reg[0]
    SLICE_X43Y86         LUT4 (Prop_lut4_I2_O)        0.326     8.684 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/FSM_sequential_module_state[1]_i_2/O
                         net (fo=4, routed)           0.810     9.495    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/FSM_sequential_module_state_reg[1]_1
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.150     9.645 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/crc[31]_i_5__0/O
                         net (fo=3, routed)           0.325     9.969    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/crc_reg[2]_0
    SLICE_X39Y84         LUT3 (Prop_lut3_I0_O)        0.326    10.295 f  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i/adbg_or1k_biu_LUT3_17/O
                         net (fo=1, routed)           0.291    10.586    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/tdo_pad_o_i_4_2
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.710 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i/tdo_pad_o_i_6/O
                         net (fo=1, routed)           0.538    11.249    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_2_0
    SLICE_X37Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.373 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_4/O
                         net (fo=1, routed)           0.263    11.636    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_4_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.760 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_2/O
                         net (fo=1, routed)           0.449    12.209    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_2_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.333 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1/O
                         net (fo=1, routed)           0.000    12.333    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_i_1_n_0
    SLICE_X40Y89         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)       20.000    20.000 f  
    Y10                  IBUF                         0.000    20.000 f  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           2.829    22.829    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.920 f  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.480    24.400    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/s_tck_inv
    SLICE_X40Y89         FDCE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.596    24.996    
                         clock uncertainty           -0.035    24.961    
    SLICE_X40Y89         FDCE (Setup_fdce_C_D)        0.032    24.993    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                 12.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    Y10                  IBUF                         0.000     0.000 r  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.479     1.479    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.505 r  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.565     2.070    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/CLK
    SLICE_X27Y77         FDPE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDPE (Prop_fdpe_C_Q)         0.141     2.211 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[23]/Q
                         net (fo=2, routed)           0.068     2.279    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/crc_reg[30][23]
    SLICE_X26Y77         LUT2 (Prop_lut2_I0_O)        0.045     2.324 r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i/adbg_axi_biu_LUT2_28/O
                         net (fo=1, routed)           0.000     2.324    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/D[22]
    SLICE_X26Y77         FDPE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    Y10                  IBUF                         0.000     0.000 r  ext_tck_i_IBUF_inst/O
                         net (fo=1, routed)           1.678     1.678    pulpino_wrap_i/tck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.707 r  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     2.539    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/CLK
    SLICE_X26Y77         FDPE                                         r  pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[22]/C
                         clock pessimism             -0.456     2.083    
    SLICE_X26Y77         FDPE (Hold_fdpe_C_D)         0.120     2.203    pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i/crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ext_tck_i_IBUF_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  pulpino_wrap_i/tck_i_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y87   pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X38Y89   pulpino_wrap_i/pulpino_i/core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.675ns  (logic 0.456ns (9.754%)  route 4.219ns (90.246%))
  Logic Levels:           0  
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 51.711 - 50.000 ) 
    Source Clock Delay      (SCD):    3.133ns = ( 43.133 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.839    43.133    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y112        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456    43.589 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           4.219    47.808    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[31]
    SLICE_X54Y110        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.711    51.711    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X54Y110        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]/C
                         clock pessimism              0.000    51.711    
                         clock uncertainty           -1.470    50.241    
    SLICE_X54Y110        FDCE (Setup_fdce_C_D)       -0.016    50.225    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[31]
  -------------------------------------------------------------------
                         required time                         50.225    
                         arrival time                         -47.808    
  -------------------------------------------------------------------
                         slack                                  2.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.490%)  route 1.520ns (91.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.634     0.970    ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y113        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  ps7_wrapper_i/ps7_i/axi_gpio_emu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           1.520     2.631    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/gpio_in[29]
    SLICE_X49Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        0.907     0.907    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/clk_IBUF_BUFG
    SLICE_X49Y114        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]/C
                         clock pessimism              0.000     0.907    
                         clock uncertainty            1.470     2.377    
    SLICE_X49Y114        FDCE (Hold_fdce_C_D)         0.070     2.447    pulpino_wrap_i/pulpino_i/peripherals_i/apb_gpio_i/r_gpio_sync0_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       29.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.471ns  (required time - arrival time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        19.570ns  (logic 0.718ns (3.669%)  route 18.852ns (96.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 51.723 - 50.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.847     1.847    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDCE (Prop_fdce_C_Q)         0.419     2.266 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.154     2.420    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.299     2.719 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=8645, routed)       18.697    21.417    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]_0
    SLICE_X80Y101        FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.723    51.723    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_IBUF_BUFG
    SLICE_X80Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]/C
                         clock pessimism              0.032    51.755    
                         clock uncertainty           -0.462    51.293    
    SLICE_X80Y101        FDCE (Recov_fdce_C_CLR)     -0.405    50.888    pulpino_wrap_i/pulpino_i/peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]
  -------------------------------------------------------------------
                         required time                         50.888    
                         arrival time                         -21.417    
  -------------------------------------------------------------------
                         slack                                 29.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.227ns (41.230%)  route 0.324ns (58.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        0.641     0.641    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDCE (Prop_fdce_C_Q)         0.128     0.769 r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                         net (fo=1, routed)           0.053     0.823    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.099     0.922 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/valid_Q[0]_i_2/O
                         net (fo=8645, routed)        0.270     1.192    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/busy_reg_1
    SLICE_X45Y99         FDCE                                         f  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        0.827     0.827    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_IBUF_BUFG
    SLICE_X45Y99         FDCE                                         r  pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X45Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.730    pulpino_wrap_i/pulpino_i/peripherals_i/apb_i2c_i/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LD_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        4.713ns  (logic 0.642ns (13.621%)  route 4.071ns (86.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 51.717 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 43.138 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        1.844    43.138    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518    43.656 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.595    45.251    ps7_wrapper_i/fetch_enable[1]
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124    45.375 f  ps7_wrapper_i/LD_q[7]_i_1/O
                         net (fo=11, routed)          2.476    47.851    ps7_wrapper_i_n_82
    SLICE_X60Y103        FDCE                                         f  LD_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        1.717    51.717    s_clk_pulpino
    SLICE_X60Y103        FDCE                                         r  LD_q_reg[0]/C
                         clock pessimism              0.000    51.717    
                         clock uncertainty           -1.470    50.247    
    SLICE_X60Y103        FDCE (Recov_fdce_C_CLR)     -0.405    49.842    LD_q_reg[0]
  -------------------------------------------------------------------
                         required time                         49.842    
                         arrival time                         -47.851    
  -------------------------------------------------------------------
                         slack                                  1.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.209ns (13.073%)  route 1.390ns (86.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.470ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.921ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps7_wrapper_i/ps7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps7_wrapper_i/ps7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2878, routed)        0.639     0.975    ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  ps7_wrapper_i/ps7_i/axi_pulp_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.453     1.592    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/rst_n_IBUF
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.637 f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1/O
                         net (fo=5, routed)           0.937     2.574    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff3_i_1_n_0
    SLICE_X43Y101        FDCE                                         f  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_rst_gen_i/clk_manager_i/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=8386, routed)        0.913     0.913    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/clk_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            1.470     2.383    
    SLICE_X43Y101        FDCE (Remov_fdce_C_CLR)     -0.092     2.291    pulpino_wrap_i/pulpino_i/clk_rst_gen_i/i_rst_gen_soc/s_rst_ff0_reg
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.283    





