# Reading E:/Quartus/Quartus_Lite/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Quartus/Quartus_Lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:02 on Apr 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 21:45:02 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/ramvectorial.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:02 on Apr 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/ramvectorial.v 
# -- Compiling module ramvectorial
# 
# Top level modules:
# 	ramvectorial
# End time: 21:45:02 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/arr2bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:02 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/arr2bits.sv 
# -- Compiling module arr2bits
# 
# Top level modules:
# 	arr2bits
# End time: 21:45:02 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/controllerV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:02 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/controllerV.sv 
# -- Compiling module controllerV
# 
# Top level modules:
# 	controllerV
# End time: 21:45:02 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/RegV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:04 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/RegV.sv 
# -- Compiling module RegV
# 
# Top level modules:
# 	RegV
# End time: 21:45:04 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:04 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:45:04 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:04 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:45:04 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:04 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/processor.sv 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 21:45:04 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:04 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 21:45:04 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/conditional.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:04 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/conditional.sv 
# -- Compiling module conditional
# 
# Top level modules:
# 	conditional
# End time: 21:45:04 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:04 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:45:04 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/hazard.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:04 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/hazard.sv 
# -- Compiling module hazard
# 
# Top level modules:
# 	hazard
# End time: 21:45:04 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:04 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 21:45:05 on Apr 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:05 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 21:45:05 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:05 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:45:05 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:05 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 21:45:05 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:05 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 21:45:05 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/flopenrc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:05 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/flopenrc.sv 
# -- Compiling module flopenrc
# 
# Top level modules:
# 	flopenrc
# End time: 21:45:05 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/floprc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:05 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/floprc.sv 
# -- Compiling module floprc
# 
# Top level modules:
# 	floprc
# End time: 21:45:05 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:05 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 21:45:05 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:05 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux3.sv 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 21:45:05 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/eqcmp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:05 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/eqcmp.sv 
# -- Compiling module eqcmp
# 
# Top level modules:
# 	eqcmp
# End time: 21:45:05 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/alu_vect_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:05 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/alu_vect_2.sv 
# -- Compiling module alu_vect_2
# 
# Top level modules:
# 	alu_vect_2
# End time: 21:45:06 on Apr 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/hazardV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:06 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/hazardV.sv 
# -- Compiling module hazardV
# 
# Top level modules:
# 	hazardV
# End time: 21:45:06 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/bits2arr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:06 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/bits2arr.sv 
# -- Compiling module bits2arr
# 
# Top level modules:
# 	bits2arr
# End time: 21:45:06 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/arr2bits4mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:06 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/arr2bits4mem.sv 
# -- Compiling module arr2bits4mem
# 
# Top level modules:
# 	arr2bits4mem
# End time: 21:45:06 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/bits2arr4mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:06 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/bits2arr4mem.sv 
# -- Compiling module bits2arr4mem
# 
# Top level modules:
# 	bits2arr4mem
# End time: 21:45:06 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/instvecorscalar.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:06 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/instvecorscalar.sv 
# -- Compiling module instVecOrScalar
# 
# Top level modules:
# 	instVecOrScalar
# End time: 21:45:06 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:06 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 21:45:06 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:06 on Apr 09,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:45:06 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:45:06 on Apr 09,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.mux2
# Loading work.processor
# Loading work.instVecOrScalar
# Loading work.controller
# Loading work.floprc
# Loading work.flopr
# Loading work.conditional
# Loading work.controllerV
# Loading work.datapath
# Loading work.flopenr
# Loading work.adder
# Loading work.flopenrc
# Loading work.regfile
# Loading work.extend
# Loading work.RegV
# Loading work.mux3
# Loading work.alu
# Loading work.alu_vect_2
# Loading work.arr2bits
# Loading work.arr2bits4mem
# Loading work.bits2arr
# Loading work.bits2arr4mem
# Loading work.eqcmp
# Loading work.hazard
# Loading work.hazardV
# Loading work.imem
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading work.ramvectorial
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/top.sv(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'd0'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/branchmux File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/top.sv(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/branchmux File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/top.sv(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/branchmux File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/datapath.sv(75): [PCDPC] - Port size (1) does not match connection size (32) for port 'clear'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/flopenrc.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/m_processor/dp/instrregV File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/flopenrc.sv
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/datapath.sv(101): [PCDPC] - Port size (1) does not match connection size (32) for port 's'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/m_processor/dp/ra1_muxV File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/top.sv(31): [PCDPC] - Port size (13) does not match connection size (14) for port 'address_b'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/ramvectorial.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/data_mem File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/ramvectorial.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: XT  Hostname: DESKTOP-33JP4PC  ProcessID: 20132
#           Attempting to use alternate WLF file "./wlfty4kvyc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty4kvyc
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-PLI-3412) Memory address read on line 262145 of file "audio_hex_data.ver" is out of bounds specified for readmem command.  (Current address [131072], address range [0:131071])    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/ram_debug/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-PLI-3412) Memory address read on line 262145 of file "audio_hex_data.ver" is out of bounds specified for readmem command.  (Current address [131072], address range [0:131071])    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/data_mem/altsyncram_component/m_default/altsyncram_inst
restart -f
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/top.sv(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'd0'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/branchmux File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/top.sv(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'd1'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/branchmux File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/top.sv(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/branchmux File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/datapath.sv(75): [PCDPC] - Port size (1) does not match connection size (32) for port 'clear'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/flopenrc.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/m_processor/dp/instrregV File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/flopenrc.sv
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/datapath.sv(101): [PCDPC] - Port size (1) does not match connection size (32) for port 's'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/m_processor/dp/ra1_muxV File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/mux2.sv
# ** Warning: (vsim-3015) C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/top.sv(31): [PCDPC] - Port size (13) does not match connection size (14) for port 'address_b'. The port definition is at: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/ramvectorial.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/data_mem File: C:/Users/Jonathan/Desktop/AudioSIMD-FIR-1/Procesador/ramvectorial.v
add wave -position end  sim:/testbench/dut/m_processor/dp/rfv/vrf
run 400
# ** Warning: (vsim-PLI-3412) Memory address read on line 262145 of file "audio_hex_data.ver" is out of bounds specified for readmem command.  (Current address [131072], address range [0:131071])    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/ram_debug/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-PLI-3412) Memory address read on line 262145 of file "audio_hex_data.ver" is out of bounds specified for readmem command.  (Current address [131072], address range [0:131071])    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/data_mem/altsyncram_component/m_default/altsyncram_inst
# End time: 21:48:14 on Apr 09,2024, Elapsed time: 0:03:08
# Errors: 0, Warnings: 18
