<stg><name>load_weights_first_layer</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:4 %gat_net_scoring_fn_target_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_target_fixed

]]></Node>
<StgValue><ssdm name="gat_net_scoring_fn_target_fixed_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:5 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_scoring_fn_target_fixed_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:6 %sext_ln274 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln274"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:7 %mem_addr = getelementptr i32 %mem, i64 %sext_ln274

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="48" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="0">
<![CDATA[
codeRepl:9 %call_ln274 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2, i32 %mem, i62 %trunc_ln, i28 %scoring_fn_target_V_0, i28 %scoring_fn_target_V_1, i28 %scoring_fn_target_V_2, i28 %scoring_fn_target_V_3, i28 %scoring_fn_target_V_4, i28 %scoring_fn_target_V_5, i28 %scoring_fn_target_V_6, i28 %scoring_fn_target_V_7, i28 %scoring_fn_target_V_8, i28 %scoring_fn_target_V_9, i28 %scoring_fn_target_V_10, i28 %scoring_fn_target_V_11, i28 %scoring_fn_target_V_12, i28 %scoring_fn_target_V_13, i28 %scoring_fn_target_V_14, i28 %scoring_fn_target_V_15

]]></Node>
<StgValue><ssdm name="call_ln274"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="0">
<![CDATA[
codeRepl:9 %call_ln274 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2, i32 %mem, i62 %trunc_ln, i28 %scoring_fn_target_V_0, i28 %scoring_fn_target_V_1, i28 %scoring_fn_target_V_2, i28 %scoring_fn_target_V_3, i28 %scoring_fn_target_V_4, i28 %scoring_fn_target_V_5, i28 %scoring_fn_target_V_6, i28 %scoring_fn_target_V_7, i28 %scoring_fn_target_V_8, i28 %scoring_fn_target_V_9, i28 %scoring_fn_target_V_10, i28 %scoring_fn_target_V_11, i28 %scoring_fn_target_V_12, i28 %scoring_fn_target_V_13, i28 %scoring_fn_target_V_14, i28 %scoring_fn_target_V_15

]]></Node>
<StgValue><ssdm name="call_ln274"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:3 %gat_net_scoring_fn_source_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_scoring_fn_source_fixed

]]></Node>
<StgValue><ssdm name="gat_net_scoring_fn_source_fixed_read"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:10 %trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_scoring_fn_source_fixed_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:11 %sext_ln280 = sext i62 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln280"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:12 %mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln280

]]></Node>
<StgValue><ssdm name="mem_addr_4"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="55" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="56" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="57" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="58" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="59" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="60" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13 %empty_86 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 64

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="61" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:14 %call_ln280 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4, i32 %mem, i62 %trunc_ln9, i28 %scoring_fn_source_V_0, i28 %scoring_fn_source_V_1, i28 %scoring_fn_source_V_2, i28 %scoring_fn_source_V_3, i28 %scoring_fn_source_V_4, i28 %scoring_fn_source_V_5, i28 %scoring_fn_source_V_6, i28 %scoring_fn_source_V_7, i28 %scoring_fn_source_V_8, i28 %scoring_fn_source_V_9, i28 %scoring_fn_source_V_10, i28 %scoring_fn_source_V_11, i28 %scoring_fn_source_V_12, i28 %scoring_fn_source_V_13, i28 %scoring_fn_source_V_14, i28 %scoring_fn_source_V_15

]]></Node>
<StgValue><ssdm name="call_ln280"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="62" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:14 %call_ln280 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4, i32 %mem, i62 %trunc_ln9, i28 %scoring_fn_source_V_0, i28 %scoring_fn_source_V_1, i28 %scoring_fn_source_V_2, i28 %scoring_fn_source_V_3, i28 %scoring_fn_source_V_4, i28 %scoring_fn_source_V_5, i28 %scoring_fn_source_V_6, i28 %scoring_fn_source_V_7, i28 %scoring_fn_source_V_8, i28 %scoring_fn_source_V_9, i28 %scoring_fn_source_V_10, i28 %scoring_fn_source_V_11, i28 %scoring_fn_source_V_12, i28 %scoring_fn_source_V_13, i28 %scoring_fn_source_V_14, i28 %scoring_fn_source_V_15

]]></Node>
<StgValue><ssdm name="call_ln280"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="63" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:2 %gat_net_linear_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_linear_proj_weight_fixed

]]></Node>
<StgValue><ssdm name="gat_net_linear_proj_weight_fixed_read"/></StgValue>
</operation>

<operation id="64" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:15 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_linear_proj_weight_fixed_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="65" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:16 %sext_ln286 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln286"/></StgValue>
</operation>

<operation id="66" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:17 %mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln286

]]></Node>
<StgValue><ssdm name="mem_addr_5"/></StgValue>
</operation>

<operation id="67" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:18 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="68" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:18 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="69" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:18 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="70" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:18 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="71" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:18 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="72" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:18 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="73" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:18 %empty_87 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 576

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="74" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="0" op_13_bw="0">
<![CDATA[
codeRepl:19 %call_ln286 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6, i32 %mem, i62 %trunc_ln1, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8

]]></Node>
<StgValue><ssdm name="call_ln286"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="75" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="0" op_13_bw="0">
<![CDATA[
codeRepl:19 %call_ln286 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6, i32 %mem, i62 %trunc_ln1, i28 %linear_proj_weight_V_0, i28 %linear_proj_weight_V_1, i28 %linear_proj_weight_V_2, i28 %linear_proj_weight_V_3, i28 %linear_proj_weight_V_4, i28 %linear_proj_weight_V_5, i28 %linear_proj_weight_V_6, i28 %linear_proj_weight_V_7, i28 %linear_proj_weight_V_8

]]></Node>
<StgValue><ssdm name="call_ln286"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="76" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:1 %gat_net_skip_proj_weight_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gat_net_skip_proj_weight_fixed

]]></Node>
<StgValue><ssdm name="gat_net_skip_proj_weight_fixed_read"/></StgValue>
</operation>

<operation id="77" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:20 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %gat_net_skip_proj_weight_fixed_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="78" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="62">
<![CDATA[
codeRepl:21 %sext_ln292 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln292"/></StgValue>
</operation>

<operation id="79" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:22 %mem_addr_6 = getelementptr i32 %mem, i64 %sext_ln292

]]></Node>
<StgValue><ssdm name="mem_addr_6"/></StgValue>
</operation>

<operation id="80" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:23 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="81" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:23 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="82" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:23 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="83" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:23 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="84" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:23 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="85" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:23 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="86" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:23 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_6, i32 576

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="87" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="0" op_13_bw="0">
<![CDATA[
codeRepl:24 %call_ln292 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8, i32 %mem, i62 %trunc_ln2, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8

]]></Node>
<StgValue><ssdm name="call_ln292"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="88" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_51, i32 0, i32 0, void @empty_50, i32 0, i32 100000, void @empty_24, void @empty_49, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="0" op_13_bw="0">
<![CDATA[
codeRepl:24 %call_ln292 = call void @load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8, i32 %mem, i62 %trunc_ln2, i28 %skip_proj_weight_V_0, i28 %skip_proj_weight_V_1, i28 %skip_proj_weight_V_2, i28 %skip_proj_weight_V_3, i28 %skip_proj_weight_V_4, i28 %skip_proj_weight_V_5, i28 %skip_proj_weight_V_6, i28 %skip_proj_weight_V_7, i28 %skip_proj_weight_V_8

]]></Node>
<StgValue><ssdm name="call_ln292"/></StgValue>
</operation>

<operation id="90" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
codeRepl:25 %ret_ln298 = ret

]]></Node>
<StgValue><ssdm name="ret_ln298"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="126" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="127" name="gat_net_scoring_fn_target_fixed" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="gat_net_scoring_fn_target_fixed"/></StgValue>
</port>
<port id="128" name="gat_net_scoring_fn_source_fixed" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="gat_net_scoring_fn_source_fixed"/></StgValue>
</port>
<port id="129" name="gat_net_linear_proj_weight_fixed" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="gat_net_linear_proj_weight_fixed"/></StgValue>
</port>
<port id="130" name="gat_net_skip_proj_weight_fixed" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="gat_net_skip_proj_weight_fixed"/></StgValue>
</port>
<port id="131" name="scoring_fn_target_V_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="scoring_fn_target_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="scoring_fn_target_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="scoring_fn_target_V_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="scoring_fn_target_V_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="scoring_fn_target_V_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="scoring_fn_target_V_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="scoring_fn_target_V_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="scoring_fn_target_V_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="scoring_fn_target_V_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="scoring_fn_target_V_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="scoring_fn_target_V_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="scoring_fn_target_V_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="scoring_fn_target_V_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="scoring_fn_target_V_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="scoring_fn_target_V_15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_target_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="scoring_fn_source_V_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="scoring_fn_source_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="scoring_fn_source_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="scoring_fn_source_V_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="scoring_fn_source_V_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="scoring_fn_source_V_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="scoring_fn_source_V_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="scoring_fn_source_V_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="scoring_fn_source_V_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="scoring_fn_source_V_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="scoring_fn_source_V_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="scoring_fn_source_V_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="scoring_fn_source_V_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="scoring_fn_source_V_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="scoring_fn_source_V_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="scoring_fn_source_V_15" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="scoring_fn_source_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="linear_proj_weight_V_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="linear_proj_weight_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="165" name="linear_proj_weight_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="166" name="linear_proj_weight_V_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="linear_proj_weight_V_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="linear_proj_weight_V_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="linear_proj_weight_V_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="linear_proj_weight_V_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="linear_proj_weight_V_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_proj_weight_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="172" name="skip_proj_weight_V_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="skip_proj_weight_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="skip_proj_weight_V_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="skip_proj_weight_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="174" name="skip_proj_weight_V_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="skip_proj_weight_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="skip_proj_weight_V_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="skip_proj_weight_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="176" name="skip_proj_weight_V_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="skip_proj_weight_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="skip_proj_weight_V_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="skip_proj_weight_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="skip_proj_weight_V_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="skip_proj_weight_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="skip_proj_weight_V_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="skip_proj_weight_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="skip_proj_weight_V_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="skip_proj_weight_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="182" from="_ssdm_op_Read.ap_auto.i64" to="gat_net_scoring_fn_target_fixed_read" fromId="181" toId="37">
</dataflow>
<dataflow id="183" from="gat_net_scoring_fn_target_fixed" to="gat_net_scoring_fn_target_fixed_read" fromId="127" toId="37">
</dataflow>
<dataflow id="185" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="184" toId="38">
</dataflow>
<dataflow id="186" from="gat_net_scoring_fn_target_fixed_read" to="trunc_ln" fromId="37" toId="38">
</dataflow>
<dataflow id="188" from="StgValue_187" to="trunc_ln" fromId="187" toId="38">
</dataflow>
<dataflow id="190" from="StgValue_189" to="trunc_ln" fromId="189" toId="38">
</dataflow>
<dataflow id="191" from="trunc_ln" to="sext_ln274" fromId="38" toId="39">
</dataflow>
<dataflow id="192" from="mem" to="mem_addr" fromId="126" toId="40">
</dataflow>
<dataflow id="193" from="sext_ln274" to="mem_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="195" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="194" toId="41">
</dataflow>
<dataflow id="196" from="mem_addr" to="empty" fromId="40" toId="41">
</dataflow>
<dataflow id="198" from="StgValue_197" to="empty" fromId="197" toId="41">
</dataflow>
<dataflow id="199" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="194" toId="42">
</dataflow>
<dataflow id="200" from="mem_addr" to="empty" fromId="40" toId="42">
</dataflow>
<dataflow id="201" from="StgValue_197" to="empty" fromId="197" toId="42">
</dataflow>
<dataflow id="202" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="194" toId="43">
</dataflow>
<dataflow id="203" from="mem_addr" to="empty" fromId="40" toId="43">
</dataflow>
<dataflow id="204" from="StgValue_197" to="empty" fromId="197" toId="43">
</dataflow>
<dataflow id="205" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="194" toId="44">
</dataflow>
<dataflow id="206" from="mem_addr" to="empty" fromId="40" toId="44">
</dataflow>
<dataflow id="207" from="StgValue_197" to="empty" fromId="197" toId="44">
</dataflow>
<dataflow id="208" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="194" toId="45">
</dataflow>
<dataflow id="209" from="mem_addr" to="empty" fromId="40" toId="45">
</dataflow>
<dataflow id="210" from="StgValue_197" to="empty" fromId="197" toId="45">
</dataflow>
<dataflow id="211" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="194" toId="46">
</dataflow>
<dataflow id="212" from="mem_addr" to="empty" fromId="40" toId="46">
</dataflow>
<dataflow id="213" from="StgValue_197" to="empty" fromId="197" toId="46">
</dataflow>
<dataflow id="214" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="194" toId="47">
</dataflow>
<dataflow id="215" from="mem_addr" to="empty" fromId="40" toId="47">
</dataflow>
<dataflow id="216" from="StgValue_197" to="empty" fromId="197" toId="47">
</dataflow>
<dataflow id="218" from="load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2" to="call_ln274" fromId="217" toId="48">
</dataflow>
<dataflow id="219" from="mem" to="call_ln274" fromId="126" toId="48">
</dataflow>
<dataflow id="220" from="trunc_ln" to="call_ln274" fromId="38" toId="48">
</dataflow>
<dataflow id="221" from="scoring_fn_target_V_0" to="call_ln274" fromId="131" toId="48">
</dataflow>
<dataflow id="222" from="scoring_fn_target_V_1" to="call_ln274" fromId="132" toId="48">
</dataflow>
<dataflow id="223" from="scoring_fn_target_V_2" to="call_ln274" fromId="133" toId="48">
</dataflow>
<dataflow id="224" from="scoring_fn_target_V_3" to="call_ln274" fromId="134" toId="48">
</dataflow>
<dataflow id="225" from="scoring_fn_target_V_4" to="call_ln274" fromId="135" toId="48">
</dataflow>
<dataflow id="226" from="scoring_fn_target_V_5" to="call_ln274" fromId="136" toId="48">
</dataflow>
<dataflow id="227" from="scoring_fn_target_V_6" to="call_ln274" fromId="137" toId="48">
</dataflow>
<dataflow id="228" from="scoring_fn_target_V_7" to="call_ln274" fromId="138" toId="48">
</dataflow>
<dataflow id="229" from="scoring_fn_target_V_8" to="call_ln274" fromId="139" toId="48">
</dataflow>
<dataflow id="230" from="scoring_fn_target_V_9" to="call_ln274" fromId="140" toId="48">
</dataflow>
<dataflow id="231" from="scoring_fn_target_V_10" to="call_ln274" fromId="141" toId="48">
</dataflow>
<dataflow id="232" from="scoring_fn_target_V_11" to="call_ln274" fromId="142" toId="48">
</dataflow>
<dataflow id="233" from="scoring_fn_target_V_12" to="call_ln274" fromId="143" toId="48">
</dataflow>
<dataflow id="234" from="scoring_fn_target_V_13" to="call_ln274" fromId="144" toId="48">
</dataflow>
<dataflow id="235" from="scoring_fn_target_V_14" to="call_ln274" fromId="145" toId="48">
</dataflow>
<dataflow id="236" from="scoring_fn_target_V_15" to="call_ln274" fromId="146" toId="48">
</dataflow>
<dataflow id="237" from="load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2" to="call_ln274" fromId="217" toId="49">
</dataflow>
<dataflow id="238" from="mem" to="call_ln274" fromId="126" toId="49">
</dataflow>
<dataflow id="239" from="trunc_ln" to="call_ln274" fromId="38" toId="49">
</dataflow>
<dataflow id="240" from="scoring_fn_target_V_0" to="call_ln274" fromId="131" toId="49">
</dataflow>
<dataflow id="241" from="scoring_fn_target_V_1" to="call_ln274" fromId="132" toId="49">
</dataflow>
<dataflow id="242" from="scoring_fn_target_V_2" to="call_ln274" fromId="133" toId="49">
</dataflow>
<dataflow id="243" from="scoring_fn_target_V_3" to="call_ln274" fromId="134" toId="49">
</dataflow>
<dataflow id="244" from="scoring_fn_target_V_4" to="call_ln274" fromId="135" toId="49">
</dataflow>
<dataflow id="245" from="scoring_fn_target_V_5" to="call_ln274" fromId="136" toId="49">
</dataflow>
<dataflow id="246" from="scoring_fn_target_V_6" to="call_ln274" fromId="137" toId="49">
</dataflow>
<dataflow id="247" from="scoring_fn_target_V_7" to="call_ln274" fromId="138" toId="49">
</dataflow>
<dataflow id="248" from="scoring_fn_target_V_8" to="call_ln274" fromId="139" toId="49">
</dataflow>
<dataflow id="249" from="scoring_fn_target_V_9" to="call_ln274" fromId="140" toId="49">
</dataflow>
<dataflow id="250" from="scoring_fn_target_V_10" to="call_ln274" fromId="141" toId="49">
</dataflow>
<dataflow id="251" from="scoring_fn_target_V_11" to="call_ln274" fromId="142" toId="49">
</dataflow>
<dataflow id="252" from="scoring_fn_target_V_12" to="call_ln274" fromId="143" toId="49">
</dataflow>
<dataflow id="253" from="scoring_fn_target_V_13" to="call_ln274" fromId="144" toId="49">
</dataflow>
<dataflow id="254" from="scoring_fn_target_V_14" to="call_ln274" fromId="145" toId="49">
</dataflow>
<dataflow id="255" from="scoring_fn_target_V_15" to="call_ln274" fromId="146" toId="49">
</dataflow>
<dataflow id="256" from="_ssdm_op_Read.ap_auto.i64" to="gat_net_scoring_fn_source_fixed_read" fromId="181" toId="50">
</dataflow>
<dataflow id="257" from="gat_net_scoring_fn_source_fixed" to="gat_net_scoring_fn_source_fixed_read" fromId="128" toId="50">
</dataflow>
<dataflow id="258" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln9" fromId="184" toId="51">
</dataflow>
<dataflow id="259" from="gat_net_scoring_fn_source_fixed_read" to="trunc_ln9" fromId="50" toId="51">
</dataflow>
<dataflow id="260" from="StgValue_187" to="trunc_ln9" fromId="187" toId="51">
</dataflow>
<dataflow id="261" from="StgValue_189" to="trunc_ln9" fromId="189" toId="51">
</dataflow>
<dataflow id="262" from="trunc_ln9" to="sext_ln280" fromId="51" toId="52">
</dataflow>
<dataflow id="263" from="mem" to="mem_addr_4" fromId="126" toId="53">
</dataflow>
<dataflow id="264" from="sext_ln280" to="mem_addr_4" fromId="52" toId="53">
</dataflow>
<dataflow id="265" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_86" fromId="194" toId="54">
</dataflow>
<dataflow id="266" from="mem_addr_4" to="empty_86" fromId="53" toId="54">
</dataflow>
<dataflow id="267" from="StgValue_197" to="empty_86" fromId="197" toId="54">
</dataflow>
<dataflow id="268" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_86" fromId="194" toId="55">
</dataflow>
<dataflow id="269" from="mem_addr_4" to="empty_86" fromId="53" toId="55">
</dataflow>
<dataflow id="270" from="StgValue_197" to="empty_86" fromId="197" toId="55">
</dataflow>
<dataflow id="271" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_86" fromId="194" toId="56">
</dataflow>
<dataflow id="272" from="mem_addr_4" to="empty_86" fromId="53" toId="56">
</dataflow>
<dataflow id="273" from="StgValue_197" to="empty_86" fromId="197" toId="56">
</dataflow>
<dataflow id="274" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_86" fromId="194" toId="57">
</dataflow>
<dataflow id="275" from="mem_addr_4" to="empty_86" fromId="53" toId="57">
</dataflow>
<dataflow id="276" from="StgValue_197" to="empty_86" fromId="197" toId="57">
</dataflow>
<dataflow id="277" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_86" fromId="194" toId="58">
</dataflow>
<dataflow id="278" from="mem_addr_4" to="empty_86" fromId="53" toId="58">
</dataflow>
<dataflow id="279" from="StgValue_197" to="empty_86" fromId="197" toId="58">
</dataflow>
<dataflow id="280" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_86" fromId="194" toId="59">
</dataflow>
<dataflow id="281" from="mem_addr_4" to="empty_86" fromId="53" toId="59">
</dataflow>
<dataflow id="282" from="StgValue_197" to="empty_86" fromId="197" toId="59">
</dataflow>
<dataflow id="283" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_86" fromId="194" toId="60">
</dataflow>
<dataflow id="284" from="mem_addr_4" to="empty_86" fromId="53" toId="60">
</dataflow>
<dataflow id="285" from="StgValue_197" to="empty_86" fromId="197" toId="60">
</dataflow>
<dataflow id="287" from="load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4" to="call_ln280" fromId="286" toId="61">
</dataflow>
<dataflow id="288" from="mem" to="call_ln280" fromId="126" toId="61">
</dataflow>
<dataflow id="289" from="trunc_ln9" to="call_ln280" fromId="51" toId="61">
</dataflow>
<dataflow id="290" from="scoring_fn_source_V_0" to="call_ln280" fromId="147" toId="61">
</dataflow>
<dataflow id="291" from="scoring_fn_source_V_1" to="call_ln280" fromId="148" toId="61">
</dataflow>
<dataflow id="292" from="scoring_fn_source_V_2" to="call_ln280" fromId="149" toId="61">
</dataflow>
<dataflow id="293" from="scoring_fn_source_V_3" to="call_ln280" fromId="150" toId="61">
</dataflow>
<dataflow id="294" from="scoring_fn_source_V_4" to="call_ln280" fromId="151" toId="61">
</dataflow>
<dataflow id="295" from="scoring_fn_source_V_5" to="call_ln280" fromId="152" toId="61">
</dataflow>
<dataflow id="296" from="scoring_fn_source_V_6" to="call_ln280" fromId="153" toId="61">
</dataflow>
<dataflow id="297" from="scoring_fn_source_V_7" to="call_ln280" fromId="154" toId="61">
</dataflow>
<dataflow id="298" from="scoring_fn_source_V_8" to="call_ln280" fromId="155" toId="61">
</dataflow>
<dataflow id="299" from="scoring_fn_source_V_9" to="call_ln280" fromId="156" toId="61">
</dataflow>
<dataflow id="300" from="scoring_fn_source_V_10" to="call_ln280" fromId="157" toId="61">
</dataflow>
<dataflow id="301" from="scoring_fn_source_V_11" to="call_ln280" fromId="158" toId="61">
</dataflow>
<dataflow id="302" from="scoring_fn_source_V_12" to="call_ln280" fromId="159" toId="61">
</dataflow>
<dataflow id="303" from="scoring_fn_source_V_13" to="call_ln280" fromId="160" toId="61">
</dataflow>
<dataflow id="304" from="scoring_fn_source_V_14" to="call_ln280" fromId="161" toId="61">
</dataflow>
<dataflow id="305" from="scoring_fn_source_V_15" to="call_ln280" fromId="162" toId="61">
</dataflow>
<dataflow id="306" from="load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4" to="call_ln280" fromId="286" toId="62">
</dataflow>
<dataflow id="307" from="mem" to="call_ln280" fromId="126" toId="62">
</dataflow>
<dataflow id="308" from="trunc_ln9" to="call_ln280" fromId="51" toId="62">
</dataflow>
<dataflow id="309" from="scoring_fn_source_V_0" to="call_ln280" fromId="147" toId="62">
</dataflow>
<dataflow id="310" from="scoring_fn_source_V_1" to="call_ln280" fromId="148" toId="62">
</dataflow>
<dataflow id="311" from="scoring_fn_source_V_2" to="call_ln280" fromId="149" toId="62">
</dataflow>
<dataflow id="312" from="scoring_fn_source_V_3" to="call_ln280" fromId="150" toId="62">
</dataflow>
<dataflow id="313" from="scoring_fn_source_V_4" to="call_ln280" fromId="151" toId="62">
</dataflow>
<dataflow id="314" from="scoring_fn_source_V_5" to="call_ln280" fromId="152" toId="62">
</dataflow>
<dataflow id="315" from="scoring_fn_source_V_6" to="call_ln280" fromId="153" toId="62">
</dataflow>
<dataflow id="316" from="scoring_fn_source_V_7" to="call_ln280" fromId="154" toId="62">
</dataflow>
<dataflow id="317" from="scoring_fn_source_V_8" to="call_ln280" fromId="155" toId="62">
</dataflow>
<dataflow id="318" from="scoring_fn_source_V_9" to="call_ln280" fromId="156" toId="62">
</dataflow>
<dataflow id="319" from="scoring_fn_source_V_10" to="call_ln280" fromId="157" toId="62">
</dataflow>
<dataflow id="320" from="scoring_fn_source_V_11" to="call_ln280" fromId="158" toId="62">
</dataflow>
<dataflow id="321" from="scoring_fn_source_V_12" to="call_ln280" fromId="159" toId="62">
</dataflow>
<dataflow id="322" from="scoring_fn_source_V_13" to="call_ln280" fromId="160" toId="62">
</dataflow>
<dataflow id="323" from="scoring_fn_source_V_14" to="call_ln280" fromId="161" toId="62">
</dataflow>
<dataflow id="324" from="scoring_fn_source_V_15" to="call_ln280" fromId="162" toId="62">
</dataflow>
<dataflow id="325" from="_ssdm_op_Read.ap_auto.i64" to="gat_net_linear_proj_weight_fixed_read" fromId="181" toId="63">
</dataflow>
<dataflow id="326" from="gat_net_linear_proj_weight_fixed" to="gat_net_linear_proj_weight_fixed_read" fromId="129" toId="63">
</dataflow>
<dataflow id="327" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="184" toId="64">
</dataflow>
<dataflow id="328" from="gat_net_linear_proj_weight_fixed_read" to="trunc_ln1" fromId="63" toId="64">
</dataflow>
<dataflow id="329" from="StgValue_187" to="trunc_ln1" fromId="187" toId="64">
</dataflow>
<dataflow id="330" from="StgValue_189" to="trunc_ln1" fromId="189" toId="64">
</dataflow>
<dataflow id="331" from="trunc_ln1" to="sext_ln286" fromId="64" toId="65">
</dataflow>
<dataflow id="332" from="mem" to="mem_addr_5" fromId="126" toId="66">
</dataflow>
<dataflow id="333" from="sext_ln286" to="mem_addr_5" fromId="65" toId="66">
</dataflow>
<dataflow id="334" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_87" fromId="194" toId="67">
</dataflow>
<dataflow id="335" from="mem_addr_5" to="empty_87" fromId="66" toId="67">
</dataflow>
<dataflow id="337" from="StgValue_336" to="empty_87" fromId="336" toId="67">
</dataflow>
<dataflow id="338" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_87" fromId="194" toId="68">
</dataflow>
<dataflow id="339" from="mem_addr_5" to="empty_87" fromId="66" toId="68">
</dataflow>
<dataflow id="340" from="StgValue_336" to="empty_87" fromId="336" toId="68">
</dataflow>
<dataflow id="341" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_87" fromId="194" toId="69">
</dataflow>
<dataflow id="342" from="mem_addr_5" to="empty_87" fromId="66" toId="69">
</dataflow>
<dataflow id="343" from="StgValue_336" to="empty_87" fromId="336" toId="69">
</dataflow>
<dataflow id="344" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_87" fromId="194" toId="70">
</dataflow>
<dataflow id="345" from="mem_addr_5" to="empty_87" fromId="66" toId="70">
</dataflow>
<dataflow id="346" from="StgValue_336" to="empty_87" fromId="336" toId="70">
</dataflow>
<dataflow id="347" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_87" fromId="194" toId="71">
</dataflow>
<dataflow id="348" from="mem_addr_5" to="empty_87" fromId="66" toId="71">
</dataflow>
<dataflow id="349" from="StgValue_336" to="empty_87" fromId="336" toId="71">
</dataflow>
<dataflow id="350" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_87" fromId="194" toId="72">
</dataflow>
<dataflow id="351" from="mem_addr_5" to="empty_87" fromId="66" toId="72">
</dataflow>
<dataflow id="352" from="StgValue_336" to="empty_87" fromId="336" toId="72">
</dataflow>
<dataflow id="353" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_87" fromId="194" toId="73">
</dataflow>
<dataflow id="354" from="mem_addr_5" to="empty_87" fromId="66" toId="73">
</dataflow>
<dataflow id="355" from="StgValue_336" to="empty_87" fromId="336" toId="73">
</dataflow>
<dataflow id="357" from="load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6" to="call_ln286" fromId="356" toId="74">
</dataflow>
<dataflow id="358" from="mem" to="call_ln286" fromId="126" toId="74">
</dataflow>
<dataflow id="359" from="trunc_ln1" to="call_ln286" fromId="64" toId="74">
</dataflow>
<dataflow id="360" from="linear_proj_weight_V_0" to="call_ln286" fromId="163" toId="74">
</dataflow>
<dataflow id="361" from="linear_proj_weight_V_1" to="call_ln286" fromId="164" toId="74">
</dataflow>
<dataflow id="362" from="linear_proj_weight_V_2" to="call_ln286" fromId="165" toId="74">
</dataflow>
<dataflow id="363" from="linear_proj_weight_V_3" to="call_ln286" fromId="166" toId="74">
</dataflow>
<dataflow id="364" from="linear_proj_weight_V_4" to="call_ln286" fromId="167" toId="74">
</dataflow>
<dataflow id="365" from="linear_proj_weight_V_5" to="call_ln286" fromId="168" toId="74">
</dataflow>
<dataflow id="366" from="linear_proj_weight_V_6" to="call_ln286" fromId="169" toId="74">
</dataflow>
<dataflow id="367" from="linear_proj_weight_V_7" to="call_ln286" fromId="170" toId="74">
</dataflow>
<dataflow id="368" from="linear_proj_weight_V_8" to="call_ln286" fromId="171" toId="74">
</dataflow>
<dataflow id="369" from="load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6" to="call_ln286" fromId="356" toId="75">
</dataflow>
<dataflow id="370" from="mem" to="call_ln286" fromId="126" toId="75">
</dataflow>
<dataflow id="371" from="trunc_ln1" to="call_ln286" fromId="64" toId="75">
</dataflow>
<dataflow id="372" from="linear_proj_weight_V_0" to="call_ln286" fromId="163" toId="75">
</dataflow>
<dataflow id="373" from="linear_proj_weight_V_1" to="call_ln286" fromId="164" toId="75">
</dataflow>
<dataflow id="374" from="linear_proj_weight_V_2" to="call_ln286" fromId="165" toId="75">
</dataflow>
<dataflow id="375" from="linear_proj_weight_V_3" to="call_ln286" fromId="166" toId="75">
</dataflow>
<dataflow id="376" from="linear_proj_weight_V_4" to="call_ln286" fromId="167" toId="75">
</dataflow>
<dataflow id="377" from="linear_proj_weight_V_5" to="call_ln286" fromId="168" toId="75">
</dataflow>
<dataflow id="378" from="linear_proj_weight_V_6" to="call_ln286" fromId="169" toId="75">
</dataflow>
<dataflow id="379" from="linear_proj_weight_V_7" to="call_ln286" fromId="170" toId="75">
</dataflow>
<dataflow id="380" from="linear_proj_weight_V_8" to="call_ln286" fromId="171" toId="75">
</dataflow>
<dataflow id="381" from="_ssdm_op_Read.ap_auto.i64" to="gat_net_skip_proj_weight_fixed_read" fromId="181" toId="76">
</dataflow>
<dataflow id="382" from="gat_net_skip_proj_weight_fixed" to="gat_net_skip_proj_weight_fixed_read" fromId="130" toId="76">
</dataflow>
<dataflow id="383" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="184" toId="77">
</dataflow>
<dataflow id="384" from="gat_net_skip_proj_weight_fixed_read" to="trunc_ln2" fromId="76" toId="77">
</dataflow>
<dataflow id="385" from="StgValue_187" to="trunc_ln2" fromId="187" toId="77">
</dataflow>
<dataflow id="386" from="StgValue_189" to="trunc_ln2" fromId="189" toId="77">
</dataflow>
<dataflow id="387" from="trunc_ln2" to="sext_ln292" fromId="77" toId="78">
</dataflow>
<dataflow id="388" from="mem" to="mem_addr_6" fromId="126" toId="79">
</dataflow>
<dataflow id="389" from="sext_ln292" to="mem_addr_6" fromId="78" toId="79">
</dataflow>
<dataflow id="390" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="194" toId="80">
</dataflow>
<dataflow id="391" from="mem_addr_6" to="empty_88" fromId="79" toId="80">
</dataflow>
<dataflow id="392" from="StgValue_336" to="empty_88" fromId="336" toId="80">
</dataflow>
<dataflow id="393" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="194" toId="81">
</dataflow>
<dataflow id="394" from="mem_addr_6" to="empty_88" fromId="79" toId="81">
</dataflow>
<dataflow id="395" from="StgValue_336" to="empty_88" fromId="336" toId="81">
</dataflow>
<dataflow id="396" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="194" toId="82">
</dataflow>
<dataflow id="397" from="mem_addr_6" to="empty_88" fromId="79" toId="82">
</dataflow>
<dataflow id="398" from="StgValue_336" to="empty_88" fromId="336" toId="82">
</dataflow>
<dataflow id="399" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="194" toId="83">
</dataflow>
<dataflow id="400" from="mem_addr_6" to="empty_88" fromId="79" toId="83">
</dataflow>
<dataflow id="401" from="StgValue_336" to="empty_88" fromId="336" toId="83">
</dataflow>
<dataflow id="402" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="194" toId="84">
</dataflow>
<dataflow id="403" from="mem_addr_6" to="empty_88" fromId="79" toId="84">
</dataflow>
<dataflow id="404" from="StgValue_336" to="empty_88" fromId="336" toId="84">
</dataflow>
<dataflow id="405" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="194" toId="85">
</dataflow>
<dataflow id="406" from="mem_addr_6" to="empty_88" fromId="79" toId="85">
</dataflow>
<dataflow id="407" from="StgValue_336" to="empty_88" fromId="336" toId="85">
</dataflow>
<dataflow id="408" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="194" toId="86">
</dataflow>
<dataflow id="409" from="mem_addr_6" to="empty_88" fromId="79" toId="86">
</dataflow>
<dataflow id="410" from="StgValue_336" to="empty_88" fromId="336" toId="86">
</dataflow>
<dataflow id="412" from="load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8" to="call_ln292" fromId="411" toId="87">
</dataflow>
<dataflow id="413" from="mem" to="call_ln292" fromId="126" toId="87">
</dataflow>
<dataflow id="414" from="trunc_ln2" to="call_ln292" fromId="77" toId="87">
</dataflow>
<dataflow id="415" from="skip_proj_weight_V_0" to="call_ln292" fromId="172" toId="87">
</dataflow>
<dataflow id="416" from="skip_proj_weight_V_1" to="call_ln292" fromId="173" toId="87">
</dataflow>
<dataflow id="417" from="skip_proj_weight_V_2" to="call_ln292" fromId="174" toId="87">
</dataflow>
<dataflow id="418" from="skip_proj_weight_V_3" to="call_ln292" fromId="175" toId="87">
</dataflow>
<dataflow id="419" from="skip_proj_weight_V_4" to="call_ln292" fromId="176" toId="87">
</dataflow>
<dataflow id="420" from="skip_proj_weight_V_5" to="call_ln292" fromId="177" toId="87">
</dataflow>
<dataflow id="421" from="skip_proj_weight_V_6" to="call_ln292" fromId="178" toId="87">
</dataflow>
<dataflow id="422" from="skip_proj_weight_V_7" to="call_ln292" fromId="179" toId="87">
</dataflow>
<dataflow id="423" from="skip_proj_weight_V_8" to="call_ln292" fromId="180" toId="87">
</dataflow>
<dataflow id="425" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="424" toId="88">
</dataflow>
<dataflow id="426" from="mem" to="specinterface_ln0" fromId="126" toId="88">
</dataflow>
<dataflow id="428" from="empty_51" to="specinterface_ln0" fromId="427" toId="88">
</dataflow>
<dataflow id="430" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="88">
</dataflow>
<dataflow id="431" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="88">
</dataflow>
<dataflow id="433" from="empty_50" to="specinterface_ln0" fromId="432" toId="88">
</dataflow>
<dataflow id="434" from="StgValue_429" to="specinterface_ln0" fromId="429" toId="88">
</dataflow>
<dataflow id="436" from="StgValue_435" to="specinterface_ln0" fromId="435" toId="88">
</dataflow>
<dataflow id="438" from="empty_24" to="specinterface_ln0" fromId="437" toId="88">
</dataflow>
<dataflow id="440" from="empty_49" to="specinterface_ln0" fromId="439" toId="88">
</dataflow>
<dataflow id="441" from="empty_50" to="specinterface_ln0" fromId="432" toId="88">
</dataflow>
<dataflow id="443" from="StgValue_442" to="specinterface_ln0" fromId="442" toId="88">
</dataflow>
<dataflow id="444" from="StgValue_442" to="specinterface_ln0" fromId="442" toId="88">
</dataflow>
<dataflow id="445" from="StgValue_442" to="specinterface_ln0" fromId="442" toId="88">
</dataflow>
<dataflow id="446" from="StgValue_442" to="specinterface_ln0" fromId="442" toId="88">
</dataflow>
<dataflow id="447" from="empty_50" to="specinterface_ln0" fromId="432" toId="88">
</dataflow>
<dataflow id="448" from="empty_50" to="specinterface_ln0" fromId="432" toId="88">
</dataflow>
<dataflow id="449" from="load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8" to="call_ln292" fromId="411" toId="89">
</dataflow>
<dataflow id="450" from="mem" to="call_ln292" fromId="126" toId="89">
</dataflow>
<dataflow id="451" from="trunc_ln2" to="call_ln292" fromId="77" toId="89">
</dataflow>
<dataflow id="452" from="skip_proj_weight_V_0" to="call_ln292" fromId="172" toId="89">
</dataflow>
<dataflow id="453" from="skip_proj_weight_V_1" to="call_ln292" fromId="173" toId="89">
</dataflow>
<dataflow id="454" from="skip_proj_weight_V_2" to="call_ln292" fromId="174" toId="89">
</dataflow>
<dataflow id="455" from="skip_proj_weight_V_3" to="call_ln292" fromId="175" toId="89">
</dataflow>
<dataflow id="456" from="skip_proj_weight_V_4" to="call_ln292" fromId="176" toId="89">
</dataflow>
<dataflow id="457" from="skip_proj_weight_V_5" to="call_ln292" fromId="177" toId="89">
</dataflow>
<dataflow id="458" from="skip_proj_weight_V_6" to="call_ln292" fromId="178" toId="89">
</dataflow>
<dataflow id="459" from="skip_proj_weight_V_7" to="call_ln292" fromId="179" toId="89">
</dataflow>
<dataflow id="460" from="skip_proj_weight_V_8" to="call_ln292" fromId="180" toId="89">
</dataflow>
</dataflows>


</stg>
