{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653982363467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653982363468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 00:32:43 2022 " "Processing started: Tue May 31 00:32:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653982363468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982363468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vqe_solver -c vqe_solver " "Command: quartus_map --read_settings_files=on --write_settings_files=off vqe_solver -c vqe_solver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982363468 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982363624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653982363690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653982363690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vqe_solver.sv(72) " "Verilog HDL information at vqe_solver.sv(72): always construct contains both blocking and non-blocking assignments" {  } { { "src/hdl/vqe_solver.sv" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653982369279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/vqe_solver.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hdl/vqe_solver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vqe_solver " "Found entity 1: vqe_solver" {  } { { "src/hdl/vqe_solver.sv" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982369281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982369281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/vectorproduct_11qb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hdl/vectorproduct_11qb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorproduct_11qb " "Found entity 1: vectorproduct_11qb" {  } { { "src/hdl/vectorproduct_11qb.sv" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/vectorproduct_11qb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982369282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982369282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/variational_circuit1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hdl/variational_circuit1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 variational_circuit1 " "Found entity 1: variational_circuit1" {  } { { "src/hdl/variational_circuit1.sv" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/variational_circuit1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982369282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982369282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/qmult.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hdl/qmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 qmult " "Found entity 1: qmult" {  } { { "src/hdl/qmult.v" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982369283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982369283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/qadd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hdl/qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "src/hdl/qadd.v" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/qadd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982369283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982369283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "output_1qb.sv(30) " "Verilog HDL information at output_1qb.sv(30): always construct contains both blocking and non-blocking assignments" {  } { { "src/hdl/output_1qb.sv" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/output_1qb.sv" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653982369284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/output_1qb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hdl/output_1qb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_1qb " "Found entity 1: output_1qb" {  } { { "src/hdl/output_1qb.sv" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/output_1qb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982369284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982369284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/matmul_1qb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hdl/matmul_1qb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matmul_1qb " "Found entity 1: matmul_1qb" {  } { { "src/hdl/matmul_1qb.sv" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/matmul_1qb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982369285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982369285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/complex_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hdl/complex_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 complex_mult " "Found entity 1: complex_mult" {  } { { "src/hdl/complex_mult.v" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/complex_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982369285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982369285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hdl/clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/hdl/clock_div.v" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982369286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982369286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vqe_solver " "Elaborating entity \"vqe_solver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653982369339 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vqe_solver.sv(74) " "Verilog HDL Case Statement warning at vqe_solver.sv(74): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src/hdl/vqe_solver.sv" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv" 74 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1653982369346 "|vqe_solver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variational_circuit1 variational_circuit1:circuit " "Elaborating entity \"variational_circuit1\" for hierarchy \"variational_circuit1:circuit\"" {  } { { "src/hdl/vqe_solver.sv" "circuit" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982369425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matmul_1qb variational_circuit1:circuit\|matmul_1qb:mm0 " "Elaborating entity \"matmul_1qb\" for hierarchy \"variational_circuit1:circuit\|matmul_1qb:mm0\"" {  } { { "src/hdl/variational_circuit1.sv" "mm0" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/variational_circuit1.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982369430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complex_mult variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_0 " "Elaborating entity \"complex_mult\" for hierarchy \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_0\"" {  } { { "src/hdl/matmul_1qb.sv" "ele_0" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/matmul_1qb.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982369437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qmult variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_0\|qmult:ac_mult " "Elaborating entity \"qmult\" for hierarchy \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_0\|qmult:ac_mult\"" {  } { { "src/hdl/complex_mult.v" "ac_mult" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/complex_mult.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982369441 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplicand qmult.v(55) " "Verilog HDL Always Construct warning at qmult.v(55): variable \"i_multiplicand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/hdl/qmult.v" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653982369441 "|vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_multiplier qmult.v(55) " "Verilog HDL Always Construct warning at qmult.v(55): variable \"i_multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/hdl/qmult.v" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653982369441 "|vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ovr qmult.v(54) " "Verilog HDL Always Construct warning at qmult.v(54): inferring latch(es) for variable \"ovr\", which holds its previous value in one or more paths through the always construct" {  } { { "src/hdl/qmult.v" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653982369441 "|vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ovr qmult.v(54) " "Inferred latch for \"ovr\" at qmult.v(54)" {  } { { "src/hdl/qmult.v" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982369442 "|vqe_solver|variational_circuit1:circuit|matmul_1qb:mm0|complex_mult:ele_0|qmult:ac_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qadd variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_0\|qadd:re_sum " "Elaborating entity \"qadd\" for hierarchy \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_0\|qadd:re_sum\"" {  } { { "src/hdl/complex_mult.v" "re_sum" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/complex_mult.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982369445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk\"" {  } { { "src/hdl/vqe_solver.sv" "clk" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982369458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_1qb output_1qb:op " "Elaborating entity \"output_1qb\" for hierarchy \"output_1qb:op\"" {  } { { "src/hdl/vqe_solver.sv" "op" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/vqe_solver.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982369460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_num output_1qb.sv(15) " "Verilog HDL or VHDL warning at output_1qb.sv(15): object \"n_num\" assigned a value but never read" {  } { { "src/hdl/output_1qb.sv" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/output_1qb.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653982369461 "|vqe_solver|output_1qb:op"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "output_1qb.sv(32) " "Verilog HDL Case Statement warning at output_1qb.sv(32): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src/hdl/output_1qb.sv" "" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/output_1qb.sv" 32 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1653982369465 "|vqe_solver|output_1qb:op"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|Mult0~macmult\"" {  } { { "src/hdl/qmult.v" "Mult0~macmult" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653982384635 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_0\|qmult:ac_mult\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_0\|qmult:ac_mult\|Mult0~macmult\"" {  } { { "src/hdl/qmult.v" "Mult0~macmult" { Text "/home/kris/Research/VQE_solver/src/hdl/src/hdl/qmult.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653982384635 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653982384635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982384701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653982384701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653982384701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653982384701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653982384701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653982384701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653982384701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653982384701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653982384701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653982384701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653982384701 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653982384701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|multcore:mult_core variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982384722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\"" {  } { { "multcore.tdf" "" { Text "/home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982384729 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "/home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982384741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e9h " "Found entity 1: add_sub_e9h" {  } { { "db/add_sub_e9h.tdf" "" { Text "/home/kris/Research/VQE_solver/src/hdl/db/add_sub_e9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982384774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982384774 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "/home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982384780 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "/home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982384785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_99h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_99h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_99h " "Found entity 1: add_sub_99h" {  } { { "db/add_sub_99h.tdf" "" { Text "/home/kris/Research/VQE_solver/src/hdl/db/add_sub_99h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653982384815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982384815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"variational_circuit1:circuit\|matmul_1qb:mm0\|complex_mult:ele_2\|qmult:ac_mult\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kris/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982384822 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "112 partition Top " "Limiting DSP block usage to 112 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982384984 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1653982385041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653982385627 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kris/Research/VQE_solver/src/hdl/vqe_solver.map.smsg " "Generated suppressed messages file /home/kris/Research/VQE_solver/src/hdl/vqe_solver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982386780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653982386902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653982386902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1287 " "Implemented 1287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653982387039 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653982387039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1273 " "Implemented 1273 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653982387039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653982387039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653982387048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 00:33:07 2022 " "Processing ended: Tue May 31 00:33:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653982387048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653982387048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653982387048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653982387048 ""}
