--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml videomem.twx videomem.ncd -o videomem.twr videomem.pcf

Design file:              videomem.ncd
Physical constraint file: videomem.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MemDB<0>    |    1.165(R)|    1.019(R)|clk_BUFGP         |   0.000|
MemDB<1>    |    1.472(R)|    0.610(R)|clk_BUFGP         |   0.000|
MemDB<2>    |    1.450(R)|    0.784(R)|clk_BUFGP         |   0.000|
MemDB<3>    |    1.120(R)|    0.474(R)|clk_BUFGP         |   0.000|
MemDB<4>    |    1.281(R)|    0.345(R)|clk_BUFGP         |   0.000|
MemDB<5>    |    1.952(R)|   -0.160(R)|clk_BUFGP         |   0.000|
MemDB<6>    |    2.246(R)|    0.142(R)|clk_BUFGP         |   0.000|
MemDB<7>    |    2.263(R)|   -0.440(R)|clk_BUFGP         |   0.000|
MemDB<8>    |    1.974(R)|    0.823(R)|clk_BUFGP         |   0.000|
MemDB<9>    |    2.060(R)|    0.829(R)|clk_BUFGP         |   0.000|
MemDB<10>   |    1.739(R)|    1.252(R)|clk_BUFGP         |   0.000|
MemDB<11>   |    1.531(R)|    1.084(R)|clk_BUFGP         |   0.000|
MemDB<12>   |    2.374(R)|    0.939(R)|clk_BUFGP         |   0.000|
MemDB<13>   |    1.503(R)|    0.635(R)|clk_BUFGP         |   0.000|
MemDB<14>   |    1.681(R)|    0.428(R)|clk_BUFGP         |   0.000|
MemDB<15>   |    2.061(R)|    0.502(R)|clk_BUFGP         |   0.000|
btn<3>      |    6.098(R)|    0.067(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ps2c
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<3>      |    3.987(F)|    0.920(F)|ps2c_BUFGP        |   0.000|
ps2d        |    3.049(F)|    1.528(F)|ps2c_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MemAdr<1>   |   12.242(R)|clk_BUFGP         |   0.000|
MemAdr<2>   |   22.223(R)|clk_BUFGP         |   0.000|
MemAdr<3>   |   23.015(R)|clk_BUFGP         |   0.000|
MemAdr<4>   |   23.040(R)|clk_BUFGP         |   0.000|
MemAdr<5>   |   23.821(R)|clk_BUFGP         |   0.000|
MemAdr<6>   |   23.211(R)|clk_BUFGP         |   0.000|
MemAdr<7>   |   23.995(R)|clk_BUFGP         |   0.000|
MemAdr<8>   |   23.164(R)|clk_BUFGP         |   0.000|
MemAdr<9>   |   23.782(R)|clk_BUFGP         |   0.000|
MemAdr<10>  |   24.659(R)|clk_BUFGP         |   0.000|
MemAdr<11>  |   24.953(R)|clk_BUFGP         |   0.000|
MemAdr<12>  |   24.884(R)|clk_BUFGP         |   0.000|
MemAdr<13>  |   25.517(R)|clk_BUFGP         |   0.000|
MemAdr<14>  |   24.873(R)|clk_BUFGP         |   0.000|
MemAdr<15>  |   25.577(R)|clk_BUFGP         |   0.000|
MemAdr<16>  |   26.333(R)|clk_BUFGP         |   0.000|
MemAdr<17>  |   25.308(R)|clk_BUFGP         |   0.000|
MemAdr<18>  |   13.460(R)|clk_BUFGP         |   0.000|
MemAdr<19>  |   14.137(R)|clk_BUFGP         |   0.000|
MemAdr<20>  |   13.291(R)|clk_BUFGP         |   0.000|
MemAdr<21>  |   13.481(R)|clk_BUFGP         |   0.000|
MemAdr<22>  |   14.165(R)|clk_BUFGP         |   0.000|
MemAdr<23>  |   13.726(R)|clk_BUFGP         |   0.000|
MemDB<0>    |   12.155(R)|clk_BUFGP         |   0.000|
MemDB<1>    |   16.283(R)|clk_BUFGP         |   0.000|
MemDB<2>    |   16.019(R)|clk_BUFGP         |   0.000|
MemDB<3>    |   16.267(R)|clk_BUFGP         |   0.000|
MemDB<4>    |   13.077(R)|clk_BUFGP         |   0.000|
MemDB<5>    |   16.741(R)|clk_BUFGP         |   0.000|
MemDB<6>    |   16.477(R)|clk_BUFGP         |   0.000|
MemDB<7>    |   17.002(R)|clk_BUFGP         |   0.000|
MemDB<8>    |   12.123(R)|clk_BUFGP         |   0.000|
MemDB<9>    |   16.349(R)|clk_BUFGP         |   0.000|
MemDB<10>   |   16.602(R)|clk_BUFGP         |   0.000|
MemDB<11>   |   16.851(R)|clk_BUFGP         |   0.000|
MemDB<12>   |   12.750(R)|clk_BUFGP         |   0.000|
MemDB<13>   |   16.490(R)|clk_BUFGP         |   0.000|
MemDB<14>   |   17.246(R)|clk_BUFGP         |   0.000|
MemDB<15>   |   17.495(R)|clk_BUFGP         |   0.000|
MemWR       |   15.264(R)|clk_BUFGP         |   0.000|
RamCS       |   14.933(R)|clk_BUFGP         |   0.000|
vgaBlue<3>  |   14.917(R)|clk_BUFGP         |   0.000|
vgaGreen<3> |   14.900(R)|clk_BUFGP         |   0.000|
vgaRed<2>   |   14.590(R)|clk_BUFGP         |   0.000|
vgaRed<3>   |   14.091(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.013|         |         |         |
ps2c           |         |   13.210|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ps2c
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ps2c           |         |         |         |    4.475|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 17 16:58:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



