// Seed: 1508663177
module module_0 (
    id_1
);
  output wire id_1;
  supply1 id_2 = id_2;
  assign id_1.id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3,
    output tri id_4,
    input tri0 id_5
    , id_10,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8
);
  wire id_11, id_12, id_13;
  wire id_14, id_15, id_16;
  wire id_17 = id_0, id_18, id_19;
  wire id_20, id_21, id_22;
  initial id_22 = id_1;
  wire id_23, id_24;
  assign id_15 = id_10[1 : ((1))];
  module_0 modCall_1 (id_14);
  assign modCall_1.id_2 = 0;
  wire id_25;
endmodule
