// Seed: 1606812501
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output uwire id_2,
    output tri0 id_3
    , id_11,
    input uwire id_4,
    input tri id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply0 id_9
);
  wire id_12;
  wire id_13, id_14;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input wire id_4,
    input wor id_5,
    input uwire id_6,
    output supply1 id_7,
    input supply0 id_8,
    output tri0 id_9,
    input uwire id_10,
    output tri id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri1 id_14,
    output wand id_15,
    input uwire id_16,
    input wand id_17,
    output wand id_18,
    input wor id_19,
    input supply0 id_20
);
  uwire id_22 = 1;
  module_0(
      id_9, id_9, id_9, id_18, id_14, id_19, id_0, id_12, id_17, id_13
  );
endmodule
