<div id="pf49" class="pf w0 h0" data-page-no="49"><div class="pc pc49 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg49.png"/><div class="t m0 x31 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-27.<span class="_ _1a"> </span>KL25 flash memory size (continued)</div><div class="t m0 xca h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Device<span class="_ _e4"> </span>Program flash (KB)<span class="_ _37"> </span>Block 0 (P-Flash) address range</div><div class="t m0 xc8 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">MKL25Z128VFM4<span class="_ _e5"> </span>128<span class="_ _20"> </span>0x0000_0000 – 0x0001_FFFF</div><div class="t m0 x7b h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">MKL25Z32VFT4<span class="_ _e6"> </span>32<span class="_ _7b"> </span>0x0000_0000 – 0x0000_7FFF</div><div class="t m0 x7b h7 y2f6 ff2 fs4 fc0 sc0 ls0 ws0">MKL25Z64VFT4<span class="_ _e6"> </span>64<span class="_ _e7"> </span>0x0000_0000 – 0x0000_FFFF</div><div class="t m0 x3d h7 y2f7 ff2 fs4 fc0 sc0 ls0 ws0">MKL25Z128VFT4<span class="_ _e8"> </span>128<span class="_ _20"> </span>0x0000_0000 – 0x0001_FFFF</div><div class="t m0 x7b h7 y371 ff2 fs4 fc0 sc0 ls0 ws0">MKL25Z32VLH4<span class="_ _e9"> </span>32<span class="_ _7b"> </span>0x0000_0000 – 0x0000_7FFF</div><div class="t m0 x7b h7 y372 ff2 fs4 fc0 sc0 ls0 ws0">MKL25Z64VLH4<span class="_ _e9"> </span>64<span class="_ _e7"> </span>0x0000_0000 – 0x0000_FFFF</div><div class="t m0 x3d h7 y373 ff2 fs4 fc0 sc0 ls0 ws0">MKL25Z128VLH4<span class="_ _ea"> </span>128<span class="_ _20"> </span>0x0000_0000 – 0x0001_FFFF</div><div class="t m0 x7b h7 y374 ff2 fs4 fc0 sc0 ls0 ws0">MKL25Z32VLK4<span class="_ _e9"> </span>32<span class="_ _7b"> </span>0x0000_0000 – 0x0000_7FFF</div><div class="t m0 x7b h7 y375 ff2 fs4 fc0 sc0 ls0 ws0">MKL25Z64VLK4<span class="_ _e9"> </span>64<span class="_ _e7"> </span>0x0000_0000 – 0x0000_FFFF</div><div class="t m0 x3d h7 y376 ff2 fs4 fc0 sc0 ls0 ws0">MKL25Z128VLK4<span class="_ _ea"> </span>128<span class="_ _20"> </span>0x0000_0000 – 0x0001_FFFF</div><div class="t m0 x9 h1b y555 ff1 fsc fc0 sc0 ls0 ws0">3.6.1.2<span class="_ _b"> </span>Flash Memory Map</div><div class="t m0 x9 hf y556 ff3 fs5 fc0 sc0 ls0 ws0">The flash memory and the flash registers are located at different base addresses as shown</div><div class="t m0 x9 hf y557 ff3 fs5 fc0 sc0 ls0 ws0">in the following figure. The base address for each is specified in <span class="fc1">System memory map</span>.</div><div class="c xaa y558 w12 h2c"><div class="t m0 x92 h2d y559 ff2 fs10 fc0 sc0 ls0 ws0">Program flash</div><div class="t m0 xb4 h2d y55a ff2 fs10 fc0 sc0 ls0 ws0">Flash configuration field</div><div class="t m0 xcb h2d y55b ff2 fs10 fc0 sc0 ls0 ws0">Program flash base address</div><div class="t m0 x35 h2d y55c ff2 fs10 fc0 sc0 ls0 ws0">Flash memory base address</div><div class="t m0 x7e h2d y55d ff2 fs10 fc0 sc0 ls0">Registers</div></div><div class="t m0 x20 h9 y55e ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-17. Flash memory map</div><div class="t m0 x9 hf y55f ff3 fs5 fc0 sc0 ls0 ws0">The on-chip Flash is implemented in a portion of the allocated Flash range to form a</div><div class="t m0 x9 hf y560 ff3 fs5 fc0 sc0 ls0 ws0">contiguous block in the memory map beginning at address 0x0000_0000. See <span class="fc1">Flash</span></div><div class="t m0 x9 hf y561 ff3 fs5 fc1 sc0 ls0 ws0">Memory Sizes<span class="fc0"> for details of supported ranges.</span></div><div class="t m0 x9 hf y562 ff3 fs5 fc0 sc0 ls0 ws0">Accesses to the flash memory ranges outside the amount of Flash on the device causes</div><div class="t m0 x9 hf y563 ff3 fs5 fc0 sc0 ls0 ws0">the bus cycle to be terminated with an error followed by the appropriate response in the</div><div class="t m0 x9 hf y564 ff3 fs5 fc0 sc0 ls0 ws0">requesting bus master. Read collision events in which flash memory is accessed while a</div><div class="t m0 x9 hf y565 ff3 fs5 fc0 sc0 ls0 ws0">flash memory resource is being manipulated by a flash command also generates a bus</div><div class="t m0 x9 hf y566 ff3 fs5 fc0 sc0 ls0 ws0">error response.</div><div class="t m0 x9 h1b y567 ff1 fsc fc0 sc0 ls0 ws0">3.6.1.3<span class="_ _b"> </span>Flash Security</div><div class="t m0 x9 hf y568 ff3 fs5 fc0 sc0 ls0 ws0">How flash security is implemented on this device is described in <span class="fc1">Chip Security</span>.</div><div class="t m0 x79 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>73</div><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:416.754000px;bottom:422.200000px;width:119.000000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf48" data-dest-detail='[72,"XYZ",null,252.339,null]'><div class="d m1" style="border-style:none;position:absolute;left:492.634000px;bottom:251.974000px;width:30.338000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf48" data-dest-detail='[72,"XYZ",null,252.339,null]'><div class="d m1" style="border-style:none;position:absolute;left:54.000000px;bottom:235.974000px;width:81.270000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf95" data-dest-detail='[149,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:418.350000px;bottom:70.773500px;width:77.392000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
