Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Sep  4 13:22:09 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   310 |
|    Minimum number of control sets                        |   306 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     4 |
| Unused register locations in slices containing registers |   607 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   310 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    37 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |    12 |
| >= 16              |   187 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             862 |          328 |
| No           | No                    | Yes                    |              20 |            8 |
| No           | Yes                   | No                     |            3413 |         1076 |
| Yes          | No                    | No                     |           13073 |         3635 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |            1464 |          446 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                       Clock Signal                                       |                                                                     Enable Signal                                                                    |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i_0                                                                                                | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/sys_reset_0                                                                               |                1 |              1 |         1.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/m_axis_write_desc_status_valid_reg         |                1 |              1 |         1.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_cfg_inst/delay_reg[6]_i_1_n_0                                          |                1 |              1 |         1.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/sys_reset_0                                                                               |                1 |              1 |         1.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/irq_index_next                                                                     |                                                                                                                                    |                1 |              1 |         1.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | pcie3_7x_inst/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]_i_1_n_0                                                     |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/op_table_read_commit_reg_0_63_0_0_i_2_n_0                    |                                                                                                                                    |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].ctrl_rd_en               |                                                                                                                                    |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg[5]_i_1_n_0 |                                                                                                                                    |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                      | pcie_reset_n_IBUF                                                                                                                  |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_len_reg[1]_i_1_n_0                                       |                                                                                                                                    |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | pcie3_7x_inst/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg_0                                                           |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/ram_mask_reg[1]_i_1_n_0                                      |                                                                                                                                    |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | pcie3_7x_inst/inst/gt_top_i/Q[0]                                                                                                   |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         |                                                                                                                                                      |                                                                                                                                    |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_0                                            |                1 |              2 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_seq_next                                       | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_hdr_reg[71]_i_1_n_0          |                1 |              3 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/mask_fifo_mask_reg_0_15_0_0_i_2_n_0                          |                                                                                                                                    |                1 |              4 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/op_table_finish_en                                           | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              4 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/read_cmd_ready1                                              | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/read_len_next0                             |                1 |              4 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/stat_wr_req_start_len_next                                   | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              4 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/op_table_tx_start_en                                         | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              4 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/op_table_tx_finish_en                                        | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              4 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/op_table_error_code_reg_0_63_0_0_i_1_n_0                     |                                                                                                                                    |                1 |              4 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/p_8_in                                                       | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/port_reg_reg[0]_0                          |                1 |              4 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/axi_addr_reg[15]_i_1__0_n_0                          |                                                                                                                                    |                1 |              4 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                               | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                                                             |                2 |              4 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_demux_inst/pcie_tlp_demux_inst/out_tlp_sop_reg_reg[0]_2[0]                               |                                                                                                                                    |                1 |              4 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/irq_index_next                                                                     | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/irq_index_reg[4]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/cfg_max_read_req[2]                                                                       |                2 |              4 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/cfg_max_payload[2]                                                                        |                2 |              4 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/mask_fifo_mask_reg_0_15_0_0_i_2_n_0                          | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              5 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/index                                                                             | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |                2 |              5 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index                                                                             | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |                2 |              5 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/ram_mask_reg[1]_i_1_n_0                                      | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              5 |         5.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | pcie3_7x_inst/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_mgmt_reset_timer                                                                              | pcie3_7x_inst/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg_n_0_[1]                                                |                2 |              5 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/fifo_read_en1                                                   | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/tlp_split2_reg_reg                            |                1 |              5 |         5.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/op_dword_count_reg[10]_i_1_n_0                       | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_lower_addr_next            |                2 |              5 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/input_active_reg0                                    | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/output_cycle_count_reg[12]_i_1_n_0 |                2 |              5 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/input_cycle_count_reg0                               | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/input_cycle_count_reg[12]_i_1_n_0  |                1 |              5 |         5.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index                                                                             | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |                1 |              5 |         5.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/p_0_in73_in                                                  | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              5 |         5.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/index                                                                             | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |                1 |              5 |         5.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].ram_wr_cmd_valid_reg_i_1_n_0                      | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              5 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index                                                                             | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |                1 |              5 |         5.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].ram_wr_cmd_valid_reg_i_1_n_0                      | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              5 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index                                                                             | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |                1 |              5 |         5.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/index                                                                             | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |                1 |              5 |         5.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index                                                                             | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |                1 |              5 |         5.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_valid_pipe_reg                                    | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              5 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].rd_en                    | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_op_read_reg_i_1__0_n_0                                         | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              6 |         6.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_we                                                                | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/out_fifo_wdata_reg_0_31_0_5_i_1_n_0                  | pcie3_7x_inst/inst/user_reset                                                                                                      |                4 |              6 |         1.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/p_0_in__1                                                                                        | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in                      | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |                3 |              6 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].rd_en                    | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              6 |         6.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].ctrl_rd_en               | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].done_count_reg[5]_i_1_n_0                         | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_we                                                           | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ctrl_mem_rd_addr_reg[5]_i_1_n_0 | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg[255]_i_1_n_0                         | pcie3_7x_inst/inst/user_reset                                                                                                      |                4 |              6 |         1.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg_0_i_1_n_0                        | pcie3_7x_inst/inst/user_reset                                                                                                      |                4 |              6 |         1.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].done_count_reg[5]_i_1_n_0                         | pcie3_7x_inst/inst/user_reset                                                                                                      |                3 |              6 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_be_pipe_reg[45]_i_1_n_0         |                3 |              6 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_rd_op_read_reg_i_1_n_0                                       | pcie3_7x_inst/inst/user_reset                                                                                                      |                3 |              6 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_tag_reg[5]_i_1_n_0                                    |                                                                                                                                    |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_2_rd_ptr_next                                  | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_2_mem_reg_0_31_0_5_i_1_n_0                     | pcie3_7x_inst/inst/user_reset                                                                                                      |                3 |              6 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_1_rd_ptr_next                                  | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_1_mem_reg_0_31_0_4_i_1_n_0                     | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              6 |         6.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/status_fifo_wr_en_reg                                        | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              6 |         6.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/status_fifo_rd_finish_reg_i_1_n_0                            | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in                      | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |                2 |              6 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_tag_reg[5]_i_1_n_0                                  |                                                                                                                                    |                1 |              6 |         6.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/wr_ptr_next                         | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              7 |         7.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/rx_req_tlp_valid_reg_reg[0]         | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              7 |         3.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/op_tag_fifo_mem_reg_0_63_0_2_i_1_n_0                         | pcie3_7x_inst/inst/user_reset                                                                                                      |                3 |              7 |         2.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_valid_reg_reg[0]_1                             | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              7 |         3.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_cfg_inst/delay_reg[6]_i_2_n_0                                                            | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_cfg_inst/delay_reg[6]_i_1_n_0                                          |                3 |              7 |         2.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_valid_reg_reg[0]_2[0]                          | pcie3_7x_inst/inst/user_reset                                                                                                      |                3 |              7 |         2.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_valid_reg_reg[0]_0                                                      | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              7 |         3.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/seg_ram[0].rd_hdr_reg[105]_i_1_n_0                           | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              7 |         3.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/i___2_n_0                                                    | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              7 |         3.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_tag_reg[5]_i_1_n_0                                    | pcie3_7x_inst/inst/user_reset                                                                                                      |                1 |              7 |         7.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_valid_reg_reg[0]_1[0]                                                   | pcie3_7x_inst/inst/user_reset                                                                                                      |                2 |              7 |         3.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg[11]_i_1_n_0                                | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg[6]_i_1_n_0               |                4 |              7 |         1.75 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/Q[0]                                                 |                                                                                                                                    |                5 |              8 |         1.60 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_cfg_inst/cfg_mgmt_function_number_reg[7]_i_2_n_0                                         | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_cfg_inst/cfg_mgmt_function_number_reg[7]_i_1_n_0                       |                2 |              8 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/ram_rd_cmd_addr_reg[7]_i_1_n_0                               |                                                                                                                                    |                2 |              8 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/E[0]                                                 |                                                                                                                                    |                4 |              8 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | pcie3_7x_inst/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o1                                            |                3 |              8 |         2.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/m_axil_addr_next                                                       |                                                                                                                                    |                2 |              8 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/input_cycle_count_reg0                               |                                                                                                                                    |                4 |              8 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/init_done_reg                                                | pcie3_7x_inst/inst/user_reset                                                                                                      |                3 |              8 |         2.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/ram_rd_cmd_addr_reg[17]_i_1_n_0                              |                                                                                                                                    |                2 |              8 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_seq_next                                       | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_strb_next                    |                1 |              8 |         8.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_tag_reg[7]_i_1_n_0                                                        |                                                                                                                                    |                2 |              8 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/stat_wr_op_finish_valid_reg_reg_0[0]                         |                                                                                                                                    |                5 |              8 |         1.60 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_1_mem_reg_0_31_0_4_i_1_n_0                     |                                                                                                                                    |                1 |              8 |         8.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_fifo_2_mem_reg_0_31_0_5_i_1_n_0                     |                                                                                                                                    |                1 |              8 |         8.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/op_tag_fifo_mem_reg_0_63_0_2_i_1_n_0                         |                                                                                                                                    |                2 |              8 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/read_count_reg[7]_i_1_n_0                                                            |                                                                                                                                    |                3 |              8 |         2.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | pcie3_7x_inst/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]                                                             |                2 |              9 |         4.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_tag_reg[7]_i_1_n_0                                                       |                                                                                                                                    |                3 |              9 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/input_cycle_count_reg[9]_i_1__0_n_0                  |                                                                                                                                    |                5 |             10 |         2.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/axi_addr_next                                        | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/op_dword_count_reg[10]_i_1__0_n_0  |                3 |             11 |         3.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/E[0]                                                         |                                                                                                                                    |                7 |             12 |         1.71 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/op_table_tag_reg_0_63_0_2_i_1_n_0                            |                                                                                                                                    |                3 |             12 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/status_fifo_rd_finish_reg_i_1_n_0                            |                                                                                                                                    |                3 |             13 |         4.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/input_active_reg0                                    |                                                                                                                                    |                9 |             13 |         1.44 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_next                                                            |                                                                                                                                    |                6 |             14 |         2.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                    |                                                                                                                                    |                5 |             15 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                 |                                                                                                                                    |                6 |             15 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                 |                                                                                                                                    |                6 |             15 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                 |                                                                                                                                    |                7 |             15 |         2.14 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/axi_addr_next                                        |                                                                                                                                    |                5 |             15 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                                 |                                                                                                                                    |                5 |             15 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/pcie_top_i/force_adapt_i/eq_state[3]_i_1_n_0                                                                                      |                                                                                                                                    |                6 |             15 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                                 |                                                                                                                                    |                7 |             15 |         2.14 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                                 |                                                                                                                                    |                8 |             15 |         1.88 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                               | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                  |                6 |             15 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                                 |                                                                                                                                    |                6 |             15 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_3[0]                                                |                                                                                                                                    |                5 |             16 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[5]_0[0]                                                 |                                                                                                                                    |                4 |             16 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_9[0]                                                |                                                                                                                                    |                5 |             16 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_awvalid_reg_reg_0[0]                                                 |                                                                                                                                    |                5 |             16 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_7[0]                                                |                                                                                                                                    |                5 |             16 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_5[0]                                                |                                                                                                                                    |                5 |             16 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_13[0]                                               |                                                                                                                                    |                3 |             16 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[11]_11[0]                                               |                                                                                                                                    |                6 |             16 |         2.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/seg_mem_rd_en                                                   | pcie3_7x_inst/inst/user_reset                                                                                                      |                5 |             16 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_next                                               | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_imm_en_reg_reg_0                                       |                4 |             16 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg[11]_i_1_n_0                                | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_len_reg_reg[7]_0                                        |                5 |             16 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/write_addr_next                                                                      |                                                                                                                                    |                3 |             16 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_len_reg[15]_i_1_n_0                                                      |                                                                                                                                    |                7 |             16 |         2.29 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_ram_offset_reg[15]_i_1_n_0                                              |                                                                                                                                    |                7 |             16 |         2.29 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_ram_addr_reg[15]_i_1_n_0                                                  |                                                                                                                                    |                5 |             16 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_len_reg[15]_i_1_n_0                                                       |                                                                                                                                    |                5 |             16 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_block_ram_offset_reg[15]_i_1_n_0                                               |                                                                                                                                    |                4 |             16 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_wr_addr_reg[5]_i_1_n_0      | pcie3_7x_inst/inst/user_reset                                                                                                      |                5 |             17 |         3.40 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/req_dword_count_reg[5]_i_1__0_n_0                                           |                                                                                                                                    |                8 |             18 |         2.25 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_wr_op_read                                                   |                                                                                                                                    |                8 |             18 |         2.25 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                               | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                  |               11 |             19 |         1.73 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                               | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                  |               10 |             19 |         1.90 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                               | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                  |               12 |             19 |         1.58 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/seg_mem_rd_en                                                | pcie3_7x_inst/inst/user_reset                                                                                                      |                6 |             19 |         3.17 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                               | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                  |                7 |             19 |         2.71 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                               | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                  |               11 |             19 |         1.73 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                               | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                  |               10 |             19 |         1.90 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                               | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                  |               11 |             19 |         1.73 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tlp_state_reg_reg[1]_0                                       |                                                                                                                                    |               10 |             21 |         2.10 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg[11]_i_1_n_0                                |                                                                                                                                    |                9 |             21 |         2.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_dword_len_reg[9]_i_2_n_0                     | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_dword_len_reg[9]_i_1_n_0   |                7 |             21 |         3.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/output_cycle_count_reg[9]_i_1_n_0                    |                                                                                                                                    |                8 |             22 |         2.75 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                              | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                     |                6 |             22 |         3.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                              | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__7_n_0                                     |                6 |             22 |         3.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                              | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__9_n_0                                     |                6 |             22 |         3.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                              | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                    |                6 |             22 |         3.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                              | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__11_n_0                                    |                6 |             22 |         3.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                              | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                    |                6 |             22 |         3.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                              | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__13_n_0                                    |                6 |             22 |         3.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                              | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                    |                6 |             22 |         3.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/status_fifo_wr_en_reg                                        |                                                                                                                                    |                3 |             22 |         7.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_rd_en                       | pcie3_7x_inst/inst/user_reset                                                                                                      |                8 |             23 |         2.88 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[6]_1                                                    | pcie3_7x_inst/inst/user_reset                                                                                                      |                6 |             24 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                      |                                                                                                                                    |                8 |             26 |         3.25 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/last_cycle_offset_reg0                               |                                                                                                                                    |               11 |             26 |         2.36 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/req_last_next                                                          |                                                                                                                                    |               11 |             26 |         2.36 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/read_addr_reg_i_1_n_0                                                                |                                                                                                                                    |                6 |             27 |         4.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/cycle_count_next                                             |                                                                                                                                    |               11 |             27 |         2.45 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/req_addr_next                                                               |                                                                                                                                    |               10 |             29 |         2.90 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/op_dword_count_reg[10]_i_1_n_0                       |                                                                                                                                    |               12 |             30 |         2.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/req_attr_next                                                               |                                                                                                                                    |                7 |             30 |         4.29 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/req_attr_next                                                          |                                                                                                                                    |                7 |             30 |         4.29 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_status_next                                  |                                                                                                                                    |                9 |             31 |         3.44 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[255]_i_2_n_0                                       | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[255]_i_1__1_n_0                  |                7 |             31 |         4.43 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[191]_i_2__0_n_0                                         | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[191]_i_1__0_n_0                       |                5 |             32 |         6.40 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_dma_addr_reg[31]_i_1_n_0                                                  |                                                                                                                                    |               11 |             32 |         2.91 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_desc_dma_addr_reg[63]_i_1_n_0                                                  |                                                                                                                                    |               10 |             32 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_wstrb_next                                                           |                                                                                                                                    |               20 |             32 |         1.60 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[8]_4[0]                                                 |                                                                                                                                    |                9 |             32 |         3.56 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[12]_30[1]                                               |                                                                                                                                    |                9 |             32 |         3.56 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[127]_i_2__0_n_0                                         | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[127]_i_1_n_0                          |                5 |             32 |         6.40 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[63]_i_2__0_n_0                                          | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[63]_i_1_n_0                           |                6 |             32 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[4]_5[0]                                                 |                                                                                                                                    |               12 |             32 |         2.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[8]_3[1]                                                 |                                                                                                                                    |               14 |             32 |         2.29 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_ram_addr_imm_reg[31]_i_1_n_0                                             |                                                                                                                                    |               13 |             32 |         2.46 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[8]_3[0]                                                 |                                                                                                                                    |                9 |             32 |         3.56 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[159]_i_1__0_n_0                                         |                                                                                                                                    |               10 |             32 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_dma_addr_reg[63]_i_1_n_0                                                 |                                                                                                                                    |               10 |             32 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_block_dma_offset_reg[63]_i_1_n_0                                               |                                                                                                                                    |               13 |             32 |         2.46 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[223]_i_2__0_n_0                                         | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[223]_i_1_n_0                          |                6 |             32 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_desc_dma_addr_reg[31]_i_1_n_0                                                 |                                                                                                                                    |               12 |             32 |         2.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[4]_5[1]                                                 |                                                                                                                                    |               10 |             32 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[255]_i_2__0_n_0                                         | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[255]_i_1__0_n_0                       |                7 |             32 |         4.57 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[7]_0[1]                                                 |                                                                                                                                    |               11 |             32 |         2.91 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_count_reg[31]_i_1_n_0                                                   |                                                                                                                                    |               12 |             32 |         2.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[7]_0[0]                                                 |                                                                                                                                    |               14 |             32 |         2.29 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_dma_offset_reg[63]_i_1_n_0                                              |                                                                                                                                    |               11 |             32 |         2.91 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_dma_offset_reg[31]_i_1_n_0                                              |                                                                                                                                    |                9 |             32 |         3.56 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[31]_i_2__0_n_0                                          | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[31]_i_1__0_n_0                        |                5 |             32 |         6.40 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[95]_i_2_n_0                                        | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[95]_i_1_n_0                      |                6 |             32 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/axil_ctrl_arready_next                                                      | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[14]_0                                 |               28 |             32 |         1.14 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/dma_write_block_run_reg_reg[1]                                              |                                                                                                                                    |                8 |             32 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/dma_write_block_run_reg_reg[0]                                              |                                                                                                                                    |                6 |             32 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/dma_read_block_run_reg_reg[1]                                               |                                                                                                                                    |                7 |             32 |         4.57 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/dma_read_block_run_reg_reg[0]                                               |                                                                                                                                    |                5 |             32 |         6.40 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[12]_0[0]                                                |                                                                                                                                    |               12 |             32 |         2.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[127]_i_2_n_0                                       | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[127]_i_1__0_n_0                  |                6 |             32 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[159]_i_1_n_0                                       |                                                                                                                                    |                9 |             32 |         3.56 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[191]_i_2_n_0                                       | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[191]_i_1_n_0                     |                6 |             32 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[223]_i_2_n_0                                       | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[223]_i_1__0_n_0                  |                5 |             32 |         6.40 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[31]_i_2_n_0                                        | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[31]_i_1__1_n_0                   |                6 |             32 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[63]_i_2_n_0                                        | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_data_reg[63]_i_1__0_n_0                   |                6 |             32 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[12]_30[0]                                               |                                                                                                                                    |               11 |             32 |         2.91 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[12]_0[1]                                                |                                                                                                                                    |                9 |             32 |         3.56 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_block_count_reg[31]_i_1_n_0                                                    |                                                                                                                                    |               10 |             32 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/m_axil_addr_reg_reg[8]_4[1]                                                 |                                                                                                                                    |               11 |             32 |         2.91 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/pba_axil_mem_rd_data_reg[31]_i_1_n_0                                               |                                                                                                                                    |                5 |             32 |         6.40 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/pba_mem_rd_data_reg                                                                |                                                                                                                                    |                6 |             32 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/pba_mem_wr_en                                                                      |                                                                                                                                    |               10 |             32 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tbl_rd_data_valid_next0                                                            |                                                                                                                                    |                9 |             32 |         3.56 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[95]_i_2__0_n_0                                          | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_data_reg[95]_i_1__0_n_0                        |                7 |             32 |         4.57 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_read_block_dma_offset_reg[31]_i_1_n_0                                               |                                                                                                                                    |               10 |             32 |         3.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/vec_data_next                                                                      |                                                                                                                                    |                6 |             32 |         5.33 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/m_axil_wstrb_next                                                      |                                                                                                                                    |               28 |             36 |         1.29 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_lower_addr_next                              |                                                                                                                                    |               14 |             38 |         2.71 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/stat_wr_req_start_len_next                                   |                                                                                                                                    |               15 |             40 |         2.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/load                                                         |                                                                                                                                    |               15 |             41 |         2.73 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/cycle_byte_count_reg[5]_i_1_n_0                              |                                                                                                                                    |               20 |             47 |         2.35 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg[63]_i_1_n_0                                |                                                                                                                                    |               10 |             52 |         5.20 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_lower_addr_next                                  |                                                                                                                                    |               15 |             53 |         3.53 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_cpld_fc_reg_0_63_0_2_i_1_n_0                  |                                                                                                                                    |               14 |             54 |         3.86 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/end_offset_next                                              |                                                                                                                                    |               17 |             55 |         3.24 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg_0_i_1_n_0                        |                                                                                                                                    |               15 |             56 |         3.73 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/tx_cpl_tlp_hdr_reg[118]_i_1_n_0                                        |                                                                                                                                    |               11 |             57 |         5.18 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/tx_cpl_tlp_hdr_reg[118]_i_1__0_n_0                                          |                                                                                                                                    |               12 |             57 |         4.75 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_rd_op_read_reg_i_1_n_0                                       |                                                                                                                                    |               11 |             61 |         5.55 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_rd_op_read_reg_i_1__0_n_0                                         |                                                                                                                                    |               11 |             61 |         5.55 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/vec_addr_next                                                                      |                                                                                                                                    |                9 |             62 |         6.89 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/full_cur_ctrl_reg_reg_0             |                                                                                                                                    |               32 |             72 |         2.25 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                              |                                                                                                                                                      |                                                                                                                                    |               16 |             72 |         4.50 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/rc_sop_int_reg_reg[1]               |                                                                                                                                    |               20 |             72 |         3.60 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/full_cur_reg_reg_3[0]               |                                                                                                                                    |               17 |             80 |         4.71 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[105]_i_1_n_0                           |                                                                                                                                    |               19 |             86 |         4.53 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/seg_ram[0].rd_hdr_reg[105]_i_1_n_0                           |                                                                                                                                    |               31 |             87 |         2.81 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/out_tlp_valid_reg_reg[0]_0[0]                                |                                                                                                                                    |               17 |             87 |         5.12 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/resp_fifo_we                                                                |                                                                                                                                    |               11 |             88 |         8.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/resp_fifo_we                                                           |                                                                                                                                    |               11 |             88 |         8.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_count_next                                               |                                                                                                                                    |               29 |             93 |         3.21 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_msix_inst/tx_wr_req_tlp_data_next                                                            |                                                                                                                                    |               14 |             94 |         6.71 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tlp_frame_next                                               |                                                                                                                                    |               18 |             98 |         5.44 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/E[0]                                                            |                                                                                                                                    |               19 |            101 |         5.32 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/rd_req_fifo_inst/i___2_n_0                                                    |                                                                                                                                    |               30 |            118 |         3.93 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/p_0_in__1                                                                                        |                                                                                                                                    |               15 |            120 |         8.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                      | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                                                             |               34 |            125 |         3.68 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/E[0]                                |                                                                                                                                    |               47 |            128 |         2.72 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/rc_valid_int_reg_reg[1]_0           |                                                                                                                                    |               32 |            128 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/p_8_in                                                       |                                                                                                                                    |               27 |            128 |         4.74 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/E[0]                                                         | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/m_axis_rq_tvalid_reg_reg                   |               38 |            128 |         3.37 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/E[0]                                                         |                                                                                                                                    |               38 |            149 |         3.92 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                      | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2                                                          |               62 |            176 |         2.84 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                      | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_1                                                           |               42 |            180 |         4.29 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                      | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                           |               61 |            181 |         2.97 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/op_table_cycle_count_reg_0_7_0_5_i_1_n_0                     |                                                                                                                                    |               24 |            182 |         7.58 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].rd_en                    |                                                                                                                                    |               67 |            200 |         2.99 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/out_tlp_data_reg[127]_i_1__0_n_0    |                                                                                                                                    |               57 |            200 |         3.51 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/out_tlp_hdr_next[0]                 |                                                                                                                                    |               47 |            200 |         4.26 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].rd_en                    |                                                                                                                                    |               67 |            200 |         2.99 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/full_cur_reg_reg_2[0]               |                                                                                                                                    |               40 |            212 |         5.30 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                      | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/SS[0]                                                                      |               58 |            218 |         3.76 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/transfer_in_save                                     |                                                                                                                                    |              102 |            237 |         2.32 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/full_cur_reg_reg_6                  |                                                                                                                                    |               44 |            238 |         5.41 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/req_data_reg[255]_i_1__0_n_0                                                |                                                                                                                                    |               57 |            256 |         4.49 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/msix_pcie_axil_master_inst/req_data_reg[255]_i_1_n_0                                              |                                                                                                                                    |               56 |            256 |         4.57 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/state_next212_out                                    |                                                                                                                                    |              120 |            256 |         2.13 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/cq_valid_int_reg_reg[0]_0[0]        |                                                                                                                                    |               54 |            256 |         4.74 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/fifo_read_en1                                                   |                                                                                                                                    |               47 |            260 |         5.53 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[0].wr_en                    |                                                                                                                                    |               68 |            272 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_ram[1].wr_en                    |                                                                                                                                    |               68 |            272 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/m_axi_wdata_reg[255]_i_1_n_0                         |                                                                                                                                    |               48 |            288 |         6.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[0].ram_wr_cmd_valid_reg_i_1_n_0                      |                                                                                                                                    |               50 |            296 |         5.92 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/genblk1[1].ram_wr_cmd_valid_reg_i_1_n_0                      |                                                                                                                                    |               50 |            296 |         5.92 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_ready_int_reg_reg_1[0]                                                  |                                                                                                                                    |               69 |            322 |         4.67 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/E[0]                                                                            |                                                                                                                                    |               90 |            322 |         3.58 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tx_cpl_tlp_eop_reg[0]_i_1_n_0                        |                                                                                                                                    |              114 |            325 |         2.85 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_ready_int_reg_reg_0[0]                                                  |                                                                                                                                    |               98 |            325 |         3.32 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/temp_tx_cpl_tlp_eop_reg[0]_i_1_n_0                   |                                                                                                                                    |               88 |            325 |         3.69 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/seg_mem_rd_en                                                   |                                                                                                                                    |              111 |            326 |         2.94 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cc_inst/cpl_fifo_inst/p_0_in_0                                                        |                                                                                                                                    |               66 |            326 |         4.94 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/temp_out_tlp_data_reg[255]_i_1_n_0                                              |                                                                                                                                    |               53 |            326 |         6.15 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_error_reg                                                               |                                                                                                                                    |               51 |            326 |         6.39 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_tlp_demux_inst/E[0]                                                     |                                                                                                                                    |              106 |            327 |         3.08 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_demux_inst/pcie_tlp_demux_inst/E[0]                                                      |                                                                                                                                    |               82 |            330 |         4.02 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/seg_mem_rd_en                       |                                                                                                                                    |              113 |            333 |         2.95 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_demux_inst/pcie_tlp_demux_inst/out_tlp_valid_reg_reg[0]_2[0]                             |                                                                                                                                    |               75 |            333 |         4.44 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_seq_next                                       |                                                                                                                                    |              141 |            337 |         2.39 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/seg_mem_rd_en                                                |                                                                                                                                    |              117 |            349 |         2.98 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rq_inst/wr_req_fifo_inst/p_0_in                                                       |                                                                                                                                    |              110 |            349 |         3.17 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_wr_inst/out_fifo_wdata_reg_0_31_0_5_i_1_n_0                  |                                                                                                                                    |               48 |            384 |         8.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_valid_pipe_reg                                    |                                                                                                                                    |               50 |            400 |         8.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/p_0_in73_in                                                  |                                                                                                                                    |               50 |            400 |         8.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_tlp_mux_inst/out_tlp_valid_reg_reg[0]_0                                                      |                                                                                                                                    |              111 |            444 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_cq_inst/pcie_tlp_fifo_inst/pcie_tlp_fifo_raw_inst/rx_req_tlp_valid_reg_reg[0]         |                                                                                                                                    |              113 |            452 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      | pcie3_7x_inst/inst/user_reset                                                                                                      |              173 |            466 |         2.69 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_wr_inst/tx_wr_req_tlp_valid_reg_reg[0]_1                             |                                                                                                                                    |              117 |            468 |         4.00 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         |                                                                                                                                                      | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                              |              250 |            760 |         3.04 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                      |                                                                                                                                    |              320 |            880 |         2.75 |
|  pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                      | pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                  |              384 |           1283 |         3.34 |
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


