<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\ae350_ext_ethernet.v<br>
F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\gowin_pll_ae350\gowin_pll_ae350.v<br>
F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\gowin_pll_ddr3\gowin_pll_ddr3.v<br>
F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\gw_ahb_ethernet.v<br>
F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\gw_ahb_ethernet_top.v<br>
F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\key_debounce.v<br>
F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\riscv_ae350_soc\riscv_ae350_soc.v<br>
F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 01 09:55:40 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>ae350_ext_ethernet_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 3s, Peak memory usage = 147.191MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.349s, Peak memory usage = 147.191MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.234s, Peak memory usage = 147.191MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.384s, Peak memory usage = 147.191MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.233s, Peak memory usage = 147.191MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 147.191MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.056s, Peak memory usage = 147.191MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 147.191MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.326s, Peak memory usage = 147.191MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 147.191MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.052s, Peak memory usage = 147.191MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 147.191MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.397s, Peak memory usage = 147.191MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.812s, Elapsed time = 0h 0m 0.867s, Peak memory usage = 170.016MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 7s, Elapsed time = 0h 0m 8s, Peak memory usage = 170.016MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>80</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>77</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>5803</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>752</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>163</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>4886</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>5171</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>896</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2014</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2261</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>359</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>359</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>64</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>112</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>112</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>92</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDDR</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>AE350_SOC </b></td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6026(5283 LUT, 359 ALU, 64 RAM16) / 138240</td>
<td>5%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>5803 / 139140</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>1 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>5802 / 139140</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>27 / 340</td>
<td>8%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>CLK_ibuf/I </td>
</tr>
<tr>
<td>RGMII_RXC</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>RGMII_RXC_ibuf/I </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_clock_inv_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_clock_inv_s6/O </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/O </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1848_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1848_s2/O </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/n4_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/n4_s2/O </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/n9_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/n9_s2/O </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/n4_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/n4_s2/O </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/n9_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/n9_s2/O </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/n4_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/n4_s2/O </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/n9_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/n9_s2/O </td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.0</td>
<td>0.000</td>
<td>4.000</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.0</td>
<td>0.000</td>
<td>2.500</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT3 </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>50.0(MHz)</td>
<td>307.2(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>RGMII_RXC</td>
<td>100.0(MHz)</td>
<td>186.1(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/n4_6</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/n9_6</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/n4_6</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/n9_6</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/n4_6</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/n9_6</td>
<td>100.0(MHz)</td>
<td>1532.6(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>209.2(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>106.8(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>274.8(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>125.0(MHz)</td>
<td>120.7(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>13</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>200.0(MHz)</td>
<td>1448.7(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>14</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>135.8(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>3.000</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>3.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s7/I1</td>
</tr>
<tr>
<td>3.773</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s7/F</td>
</tr>
<tr>
<td>3.980</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s1/I1</td>
</tr>
<tr>
<td>4.547</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s1/F</td>
</tr>
<tr>
<td>4.753</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I1</td>
</tr>
<tr>
<td>5.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>6.106</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>6.312</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>6.891</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.097</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>7.605</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>7.811</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.100</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.306</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.813</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.020</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>8.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CLK</td>
</tr>
<tr>
<td>8.736</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.321, 66.745%; route: 2.269, 28.457%; tC2Q: 0.382, 4.798%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>3.000</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>3.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s7/I1</td>
</tr>
<tr>
<td>3.773</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s7/F</td>
</tr>
<tr>
<td>3.980</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s1/I1</td>
</tr>
<tr>
<td>4.547</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s1/F</td>
</tr>
<tr>
<td>4.753</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I1</td>
</tr>
<tr>
<td>5.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>6.106</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>6.312</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>6.891</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.097</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>7.605</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>7.811</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.100</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.306</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.813</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.020</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>8.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CLK</td>
</tr>
<tr>
<td>8.736</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.321, 66.745%; route: 2.269, 28.457%; tC2Q: 0.382, 4.798%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>3.000</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>3.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s7/I1</td>
</tr>
<tr>
<td>3.773</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s7/F</td>
</tr>
<tr>
<td>3.980</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s1/I1</td>
</tr>
<tr>
<td>4.547</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s1/F</td>
</tr>
<tr>
<td>4.753</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I1</td>
</tr>
<tr>
<td>5.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>6.106</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>6.312</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>6.891</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.097</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>7.605</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>7.811</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.100</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.306</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.813</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.020</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>8.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CLK</td>
</tr>
<tr>
<td>8.736</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.321, 66.745%; route: 2.269, 28.457%; tC2Q: 0.382, 4.798%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>3.000</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>3.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s7/I1</td>
</tr>
<tr>
<td>3.773</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s7/F</td>
</tr>
<tr>
<td>3.980</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s1/I1</td>
</tr>
<tr>
<td>4.547</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s1/F</td>
</tr>
<tr>
<td>4.753</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I1</td>
</tr>
<tr>
<td>5.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>6.106</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>6.312</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>6.891</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.097</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>7.605</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>7.811</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.100</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.306</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.813</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.020</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>8.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CLK</td>
</tr>
<tr>
<td>8.736</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.321, 66.745%; route: 2.269, 28.457%; tC2Q: 0.382, 4.798%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>2.215</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>3.000</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>3.206</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s7/I1</td>
</tr>
<tr>
<td>3.773</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s7/F</td>
</tr>
<tr>
<td>3.980</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s1/I1</td>
</tr>
<tr>
<td>4.547</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s1/F</td>
</tr>
<tr>
<td>4.753</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I1</td>
</tr>
<tr>
<td>5.321</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>6.106</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>6.312</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>6.891</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.097</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>7.605</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>7.811</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.100</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.306</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.813</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.020</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>8.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>9.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CLK</td>
</tr>
<tr>
<td>8.736</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.321, 66.745%; route: 2.269, 28.457%; tC2Q: 0.382, 4.798%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
