

================================================================
== Vitis HLS Report for 'C_drain_IO_L3_out_serialize_x0'
================================================================
* Date:           Mon Sep 19 23:23:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.916 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   229377|   229377|  0.765 ms|  0.765 ms|  229377|  229377|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- C_drain_IO_L3_out_serialize_x0_loop_1   |   229376|   229376|         7|          -|          -|  32768|        no|
        | + C_drain_IO_L3_out_serialize_x0_loop_2  |        4|        4|         1|          -|          -|      4|        no|
        +------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       59|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|       76|     -|
|Register             |        -|      -|       40|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       72|      168|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                      Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mem_data_split_V_U  |C_drain_IO_L3_out_serialize_x0_mem_data_split_V  |        0|  32|  33|    0|     4|   32|     1|          128|
    +--------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                 |        0|  32|  33|    0|     4|   32|     1|          128|
    +--------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_121_p2     |         +|   0|  0|  10|           3|           1|
    |i_V_2_fu_109_p2         |         +|   0|  0|  23|          16|           1|
    |ap_block_state3         |       and|   0|  0|   2|           1|           1|
    |icmp_ln17595_fu_115_p2  |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln878_fu_132_p2    |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  59|          40|          25|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  26|          5|    1|          5|
    |ap_done                                             |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L3_out_serialize_x03_blk_n  |   9|          2|    1|          2|
    |i_V_reg_86                                          |   9|          2|   16|         32|
    |mem_data_split_V_address0                           |  14|          3|    2|          6|
    |p_V_reg_98                                          |   9|          2|    3|          6|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  76|         16|   24|         53|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   4|   0|    4|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |i_V_2_reg_153  |  16|   0|   16|          0|
    |i_V_reg_86     |  16|   0|   16|          0|
    |p_V_reg_98     |   3|   0|    3|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  40|   0|   40|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                       RTL Ports                      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                                |   in|    1|  ap_ctrl_hs|                C_drain_IO_L3_out_serialize_x0|  return value|
|ap_rst                                                |   in|    1|  ap_ctrl_hs|                C_drain_IO_L3_out_serialize_x0|  return value|
|ap_start                                              |   in|    1|  ap_ctrl_hs|                C_drain_IO_L3_out_serialize_x0|  return value|
|ap_done                                               |  out|    1|  ap_ctrl_hs|                C_drain_IO_L3_out_serialize_x0|  return value|
|ap_continue                                           |   in|    1|  ap_ctrl_hs|                C_drain_IO_L3_out_serialize_x0|  return value|
|ap_idle                                               |  out|    1|  ap_ctrl_hs|                C_drain_IO_L3_out_serialize_x0|  return value|
|ap_ready                                              |  out|    1|  ap_ctrl_hs|                C_drain_IO_L3_out_serialize_x0|  return value|
|fifo_C_drain_C_drain_IO_L3_out_serialize_x03_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L3_out_serialize_x03|       pointer|
|fifo_C_drain_C_drain_IO_L3_out_serialize_x03_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L3_out_serialize_x03|       pointer|
|fifo_C_drain_C_drain_IO_L3_out_serialize_x03_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L3_out_serialize_x03|       pointer|
|C_address0                                            |  out|   10|   ap_memory|                                             C|         array|
|C_ce0                                                 |  out|    1|   ap_memory|                                             C|         array|
|C_we0                                                 |  out|    1|   ap_memory|                                             C|         array|
|C_d0                                                  |  out|   32|   ap_memory|                                             C|         array|
+------------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x03, void @empty_622, i32 0, i32 0, void @empty_503, i32 0, i32 0, void @empty_503, void @empty_503, void @empty_503, i32 0, i32 0, i32 0, i32 0, void @empty_503, void @empty_503"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.69ns)   --->   "%mem_data_split_V = alloca i64 1" [./dut.cpp:17598]   --->   Operation 6 'alloca' 'mem_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_4 = getelementptr i32 %mem_data_split_V, i64 0, i64 0"   --->   Operation 7 'getelementptr' 'mem_data_split_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln17595 = br void" [./dut.cpp:17595]   --->   Operation 8 'br' 'br_ln17595' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_V = phi i16 0, void, i16 %i_V_2, void"   --->   Operation 9 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.78ns)   --->   "%i_V_2 = add i16 %i_V, i16 1"   --->   Operation 10 'add' 'i_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.67ns)   --->   "%icmp_ln17595 = icmp_eq  i16 %i_V, i16 32768" [./dut.cpp:17595]   --->   Operation 11 'icmp' 'icmp_ln17595' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln17595 = br i1 %icmp_ln17595, void %.split7, void" [./dut.cpp:17595]   --->   Operation 13 'br' 'br_ln17595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln17598 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1177" [./dut.cpp:17598]   --->   Operation 14 'specloopname' 'specloopname_ln17598' <Predicate = (!icmp_ln17595)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln17599 = br void" [./dut.cpp:17599]   --->   Operation 15 'br' 'br_ln17599' <Predicate = (!icmp_ln17595)> <Delay = 0.38>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln17606 = ret" [./dut.cpp:17606]   --->   Operation 16 'ret' 'ret_ln17606' <Predicate = (icmp_ln17595)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%p_V = phi i3 %add_ln691, void %.split, i3 0, void %.split7"   --->   Operation 17 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %p_V, i3 1"   --->   Operation 18 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i3 %p_V"   --->   Operation 19 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %p_V, i3 4"   --->   Operation 20 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln17599 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:17599]   --->   Operation 22 'br' 'br_ln17599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_142" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L3_out_serialize_x03" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'tmp' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 25 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr = getelementptr i32 %mem_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:17601]   --->   Operation 26 'getelementptr' 'mem_data_split_V_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.69ns)   --->   "%store_ln17601 = store i32 %trunc_ln155, i2 %mem_data_split_V_addr" [./dut.cpp:17601]   --->   Operation 27 'store' 'store_ln17601' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.69ns)   --->   "%v2_V = load i2 %mem_data_split_V_addr_4"   --->   Operation 29 'load' 'v2_V' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 30 [1/2] (0.69ns)   --->   "%v2_V = load i2 %mem_data_split_V_addr_4"   --->   Operation 30 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i16 %i_V"   --->   Operation 31 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln534" [./dut.cpp:17604]   --->   Operation 32 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.20ns)   --->   "%store_ln17604 = store i32 %v2_V, i10 %C_addr" [./dut.cpp:17604]   --->   Operation 33 'store' 'store_ln17604' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L3_out_serialize_x03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 00000]
mem_data_split_V        (alloca           ) [ 00111]
mem_data_split_V_addr_4 (getelementptr    ) [ 00111]
br_ln17595              (br               ) [ 01111]
i_V                     (phi              ) [ 00111]
i_V_2                   (add              ) [ 01111]
icmp_ln17595            (icmp             ) [ 00111]
speclooptripcount_ln0   (speclooptripcount) [ 00000]
br_ln17595              (br               ) [ 00000]
specloopname_ln17598    (specloopname     ) [ 00000]
br_ln17599              (br               ) [ 00111]
ret_ln17606             (ret              ) [ 00000]
p_V                     (phi              ) [ 00010]
add_ln691               (add              ) [ 00111]
zext_ln878              (zext             ) [ 00000]
icmp_ln878              (icmp             ) [ 00111]
speclooptripcount_ln0   (speclooptripcount) [ 00000]
br_ln17599              (br               ) [ 00000]
specloopname_ln0        (specloopname     ) [ 00000]
tmp                     (read             ) [ 00000]
trunc_ln155             (trunc            ) [ 00000]
mem_data_split_V_addr   (getelementptr    ) [ 00000]
store_ln17601           (store            ) [ 00000]
br_ln0                  (br               ) [ 00111]
v2_V                    (load             ) [ 00000]
zext_ln534              (zext             ) [ 00000]
C_addr                  (getelementptr    ) [ 00000]
store_ln17604           (store            ) [ 00000]
br_ln0                  (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L3_out_serialize_x03">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L3_out_serialize_x03"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_622"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_503"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1177"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_142"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="mem_data_split_V_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_data_split_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="128" slack="0"/>
<pin id="48" dir="0" index="1" bw="128" slack="0"/>
<pin id="49" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mem_data_split_V_addr_4_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_4/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mem_data_split_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="3" slack="0"/>
<pin id="64" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17601/3 v2_V/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="C_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="16" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln17604_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17604/4 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i_V_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="1"/>
<pin id="88" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_V_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="p_V_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="1"/>
<pin id="100" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_V (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_V_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_V/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_V_2_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln17595_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17595/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln691_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln878_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln878_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln155_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln534_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="2"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="mem_data_split_V_addr_4_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="2"/>
<pin id="150" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_V_2_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="add_ln691_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="40" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="42" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="66" pin="3"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="90" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="90" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="90" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="102" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="102" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="136"><net_src comp="102" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="46" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="146"><net_src comp="86" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="151"><net_src comp="52" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="156"><net_src comp="109" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="164"><net_src comp="121" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {4 }
 - Input state : 
	Port: C_drain_IO_L3_out_serialize_x0 : fifo_C_drain_C_drain_IO_L3_out_serialize_x03 | {3 }
	Port: C_drain_IO_L3_out_serialize_x0 : C | {}
  - Chain level:
	State 1
		mem_data_split_V_addr_4 : 1
	State 2
		i_V_2 : 1
		icmp_ln17595 : 1
		br_ln17595 : 2
	State 3
		add_ln691 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln17599 : 2
		mem_data_split_V_addr : 2
		store_ln17601 : 3
	State 4
		C_addr : 1
		store_ln17604 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |     i_V_2_fu_109    |    0    |    23   |
|          |   add_ln691_fu_121  |    0    |    10   |
|----------|---------------------|---------|---------|
|   icmp   | icmp_ln17595_fu_115 |    0    |    13   |
|          |  icmp_ln878_fu_132  |    0    |    8    |
|----------|---------------------|---------|---------|
|   read   |    tmp_read_fu_46   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln878_fu_127  |    0    |    0    |
|          |  zext_ln534_fu_143  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln155_fu_138 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    54   |
|----------|---------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|mem_data_split_V|    0   |   32   |   33   |
+----------------+--------+--------+--------+
|      Total     |    0   |   32   |   33   |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln691_reg_161       |    3   |
|         i_V_2_reg_153         |   16   |
|           i_V_reg_86          |   16   |
|mem_data_split_V_addr_4_reg_148|    2   |
|           p_V_reg_98          |    3   |
+-------------------------------+--------+
|             Total             |   40   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |   2  |    4   ||    9    |
|    i_V_reg_86    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   54   |
|   Memory  |    0   |    -   |   32   |   33   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   40   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   72   |   105  |
+-----------+--------+--------+--------+--------+
