{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594935556466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594935556484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 15:39:16 2020 " "Processing started: Thu Jul 16 15:39:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594935556484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935556484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PreyectoIXD -c PreyectoIXD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PreyectoIXD -c PreyectoIXD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935556484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594935559716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594935559716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 1 1 " "Found 1 design units, including 1 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ADD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935587927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935587927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "SUB.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SUB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935587939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935587939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "MUL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935587953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935587953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSR " "Found entity 1: LSR" {  } { { "LSR.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/LSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935587962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935587962 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUXALU.sv(14) " "Verilog HDL warning at MUXALU.sv(14): extended using \"x\" or \"z\"" {  } { { "MUXALU.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUXALU.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594935587970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUXALU " "Found entity 1: MUXALU" {  } { { "MUXALU.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUXALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935587975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935587975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file topalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOPALU " "Found entity 1: TOPALU" {  } { { "TOPALU.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935587984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935587984 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 UNIDAD_CONTROL.sv(14) " "Verilog HDL Expression warning at UNIDAD_CONTROL.sv(14): truncated literal to match 10 bits" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1594935587991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UNIDAD_CONTROL " "Found entity 1: UNIDAD_CONTROL" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935587996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935587996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 REGFETCH.sv(1) " "Verilog HDL Declaration information at REGFETCH.sv(1): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "REGFETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGFETCH.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFETCH " "Found entity 1: REGFETCH" {  } { { "REGFETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGFETCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGMEMORY " "Found entity 1: REGMEMORY" {  } { { "REGMEMORY.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEMORY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputON DATAINPUTON REGDECO.sv(3) " "Verilog HDL Declaration information at REGDECO.sv(3): object \"DataInputON\" differs only in case from object \"DATAINPUTON\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RWrite RWRITE REGDECO.sv(3) " "Verilog HDL Declaration information at REGDECO.sv(3): object \"RWrite\" differs only in case from object \"RWRITE\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data1 DATA1 REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"Data1\" differs only in case from object \"DATA1\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 DATA2 REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"Data2\" differs only in case from object \"DATA2\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmExtend IMMEXTEND REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"ImmExtend\" differs only in case from object \"IMMEXTEND\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Inst INST REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"Inst\" differs only in case from object \"INST\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD REGDECO.sv(2) " "Verilog HDL Declaration information at REGDECO.sv(2): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "we WE REGDECO.sv(3) " "Verilog HDL Declaration information at REGDECO.sv(3): object \"we\" differs only in case from object \"WE\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputS DATAINPUTS REGDECO.sv(3) " "Verilog HDL Declaration information at REGDECO.sv(3): object \"DataInputS\" differs only in case from object \"DATAINPUTS\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUSignal ALUSIGNAL REGDECO.sv(4) " "Verilog HDL Declaration information at REGDECO.sv(4): object \"ALUSignal\" differs only in case from object \"ALUSIGNAL\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OpbSelect OPBSELECT REGDECO.sv(5) " "Verilog HDL Declaration information at REGDECO.sv(5): object \"OpbSelect\" differs only in case from object \"OPBSELECT\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SelectMem SELECTMEM REGDECO.sv(5) " "Verilog HDL Declaration information at REGDECO.sv(5): object \"SelectMem\" differs only in case from object \"SELECTMEM\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file regdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGDECO " "Found entity 1: REGDECO" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUResult ALURESULT REGEXE.sv(1) " "Verilog HDL Declaration information at REGEXE.sv(1): object \"ALUResult\" differs only in case from object \"ALURESULT\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 DATA2 REGEXE.sv(1) " "Verilog HDL Declaration information at REGEXE.sv(1): object \"Data2\" differs only in case from object \"DATA2\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Inst INST REGEXE.sv(1) " "Verilog HDL Declaration information at REGEXE.sv(1): object \"Inst\" differs only in case from object \"INST\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD REGEXE.sv(2) " "Verilog HDL Declaration information at REGEXE.sv(2): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputON DATAINPUTON REGEXE.sv(3) " "Verilog HDL Declaration information at REGEXE.sv(3): object \"DataInputON\" differs only in case from object \"DATAINPUTON\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RWrite RWRITE REGEXE.sv(3) " "Verilog HDL Declaration information at REGEXE.sv(3): object \"RWrite\" differs only in case from object \"RWRITE\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "we WE REGEXE.sv(3) " "Verilog HDL Declaration information at REGEXE.sv(3): object \"we\" differs only in case from object \"WE\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputS DATAINPUTS REGEXE.sv(3) " "Verilog HDL Declaration information at REGEXE.sv(3): object \"DataInputS\" differs only in case from object \"DATAINPUTS\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SelectMem SELECTMEM REGEXE.sv(3) " "Verilog HDL Declaration information at REGEXE.sv(3): object \"SelectMem\" differs only in case from object \"SELECTMEM\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regexe.sv 1 1 " "Found 1 design units, including 1 entities, in source file regexe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGEXE " "Found entity 1: REGEXE" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUResult ALURESULT REGMEM.sv(1) " "Verilog HDL Declaration information at REGMEM.sv(1): object \"ALUResult\" differs only in case from object \"ALURESULT\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data5 DATA5 REGMEM.sv(1) " "Verilog HDL Declaration information at REGMEM.sv(1): object \"Data5\" differs only in case from object \"DATA5\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Inst INST REGMEM.sv(1) " "Verilog HDL Declaration information at REGMEM.sv(1): object \"Inst\" differs only in case from object \"INST\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD REGMEM.sv(2) " "Verilog HDL Declaration information at REGMEM.sv(2): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputS DATAINPUTS REGMEM.sv(3) " "Verilog HDL Declaration information at REGMEM.sv(3): object \"DataInputS\" differs only in case from object \"DATAINPUTS\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputON DATAINPUTON REGMEM.sv(3) " "Verilog HDL Declaration information at REGMEM.sv(3): object \"DataInputON\" differs only in case from object \"DATAINPUTON\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RWrite RWRITE REGMEM.sv(3) " "Verilog HDL Declaration information at REGMEM.sv(3): object \"RWrite\" differs only in case from object \"RWRITE\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGMEM " "Found entity 1: REGMEM" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXTEND " "Found entity 1: SIGNEXTEND" {  } { { "SIGNEXTEND.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SIGNEXTEND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SHL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Found entity 1: COMPARATOR" {  } { { "COMPARATOR.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/COMPARATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCValue PCVALUE REGPCD.sv(1) " "Verilog HDL Declaration information at REGPCD.sv(1): object \"PCValue\" differs only in case from object \"PCVALUE\" in the same scope" {  } { { "REGPCD.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGPCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file regpcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGPCD " "Found entity 1: REGPCD" {  } { { "REGPCD.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGPCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 FETCH.sv(2) " "Verilog HDL Declaration information at FETCH.sv(2): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "FETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCValue PCVALUE FETCH.sv(4) " "Verilog HDL Declaration information at FETCH.sv(4): object \"PCValue\" differs only in case from object \"PCVALUE\" in the same scope" {  } { { "FETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FETCH " "Found entity 1: FETCH" {  } { { "FETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD DECO.sv(1) " "Verilog HDL Declaration information at DECO.sv(1): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "DECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECO " "Found entity 1: DECO" {  } { { "DECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "EXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/EXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data1 DATA1 TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"Data1\" differs only in case from object \"DATA1\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 DATA2 TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"Data2\" differs only in case from object \"DATA2\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmExtend IMMEXTEND TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"ImmExtend\" differs only in case from object \"IMMEXTEND\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUResult ALURESULT TOP.sv(3) " "Verilog HDL Declaration information at TOP.sv(3): object \"ALUResult\" differs only in case from object \"ALURESULT\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA52 Data52 TOP.sv(3) " "Verilog HDL Declaration information at TOP.sv(3): object \"DATA52\" differs only in case from object \"Data52\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RWrite RWRITE TOP.sv(6) " "Verilog HDL Declaration information at TOP.sv(6): object \"RWrite\" differs only in case from object \"RWRITE\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OpbSelect OPBSELECT TOP.sv(6) " "Verilog HDL Declaration information at TOP.sv(6): object \"OpbSelect\" differs only in case from object \"OPBSELECT\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUSignal ALUSIGNAL TOP.sv(11) " "Verilog HDL Declaration information at TOP.sv(11): object \"ALUSignal\" differs only in case from object \"ALUSIGNAL\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD Rd TOP.sv(12) " "Verilog HDL Declaration information at TOP.sv(12): object \"RD\" differs only in case from object \"Rd\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXER " "Found entity 1: MULTIPLEXER" {  } { { "MULTIPLEXER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MULTIPLEXER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_romimage.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_romimage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ROMSimulation " "Found entity 1: tb_ROMSimulation" {  } { { "tb_RomImage.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_RomImage.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romimage.v 1 1 " "Found 1 design units, including 1 entities, in source file romimage.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomImage " "Found entity 1: RomImage" {  } { { "RomImage.v" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/RomImage.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_f.v 0 0 " "Found 0 design units, including 0 entities, in source file rom_f.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_f2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_f2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_F2 " "Found entity 1: ROM_F2" {  } { { "ROM_F2.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM_F2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_regmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_regmemory " "Found entity 1: tb_regmemory" {  } { { "tb_regmemory.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_regmemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588340 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND2 " "Entity \"AND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND2.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/AND2.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1594935588354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.sv 1 1 " "Found 1 design units, including 1 entities, in source file and2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 tb_fetch.sv(6) " "Verilog HDL Declaration information at tb_fetch.sv(6): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "tb_fetch.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_fetch.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fetch " "Found entity 1: tb_fetch" {  } { { "tb_fetch.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_fetch.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD tb_deco.sv(7) " "Verilog HDL Declaration information at tb_deco.sv(7): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "tb_deco.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_deco.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594935588390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_deco " "Found entity 1: tb_deco" {  } { { "tb_deco.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_deco.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_exe " "Found entity 1: tb_exe" {  } { { "tb_exe.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_exe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mem " "Found entity 1: tb_mem" {  } { { "tb_mem.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_wb " "Found entity 1: tb_wb" {  } { { "tb_wb.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_wb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_control " "Found entity 1: tb_control" {  } { { "tb_control.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rom " "Found entity 1: tb_rom" {  } { { "tb_rom.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588470 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR " "Entity \"OR\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "OR.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/OR.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1594935588483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.sv 1 1 " "Found 1 design units, including 1 entities, in source file or.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorg.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparatorg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARATORG " "Found entity 1: COMPARATORG" {  } { { "COMPARATORG.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/COMPARATORG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594935588514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BGE DECO.sv(22) " "Verilog HDL Implicit Net warning at DECO.sv(22): created implicit net for \"BGE\"" {  } { { "DECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594935588664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FETCH FETCH:fetch " "Elaborating entity \"FETCH\" for hierarchy \"FETCH:fetch\"" {  } { { "TOP.sv" "fetch" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGPCD FETCH:fetch\|REGPCD:regpcdp " "Elaborating entity \"REGPCD\" for hierarchy \"FETCH:fetch\|REGPCD:regpcdp\"" {  } { { "FETCH.sv" "regpcdp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD FETCH:fetch\|ADD:adderp " "Elaborating entity \"ADD\" for hierarchy \"FETCH:fetch\|ADD:adderp\"" {  } { { "FETCH.sv" "adderp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXER FETCH:fetch\|MULTIPLEXER:muxp " "Elaborating entity \"MULTIPLEXER\" for hierarchy \"FETCH:fetch\|MULTIPLEXER:muxp\"" {  } { { "FETCH.sv" "muxp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM FETCH:fetch\|IMEM:imemp " "Elaborating entity \"IMEM\" for hierarchy \"FETCH:fetch\|IMEM:imemp\"" {  } { { "FETCH.sv" "imemp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588869 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 63 IMEM.sv(7) " "Verilog HDL warning at IMEM.sv(7): number of words (24) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1594935588900 "|TOP|FETCH:fetch|IMEM:imemp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 IMEM.sv(4) " "Net \"ram.data_a\" at IMEM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594935588900 "|TOP|FETCH:fetch|IMEM:imemp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 IMEM.sv(4) " "Net \"ram.waddr_a\" at IMEM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594935588900 "|TOP|FETCH:fetch|IMEM:imemp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 IMEM.sv(4) " "Net \"ram.we_a\" at IMEM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594935588900 "|TOP|FETCH:fetch|IMEM:imemp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFETCH REGFETCH:rfetch " "Elaborating entity \"REGFETCH\" for hierarchy \"REGFETCH:rfetch\"" {  } { { "TOP.sv" "rfetch" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UNIDAD_CONTROL UNIDAD_CONTROL:controlp " "Elaborating entity \"UNIDAD_CONTROL\" for hierarchy \"UNIDAD_CONTROL:controlp\"" {  } { { "TOP.sv" "controlp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588920 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UNIDAD_CONTROL.sv(10) " "Verilog HDL Case Statement warning at UNIDAD_CONTROL.sv(10): incomplete case statement has no default case item" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1594935588922 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out UNIDAD_CONTROL.sv(10) " "Verilog HDL Always Construct warning at UNIDAD_CONTROL.sv(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594935588923 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] UNIDAD_CONTROL.sv(10) " "Inferred latch for \"out\[0\]\" at UNIDAD_CONTROL.sv(10)" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588924 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] UNIDAD_CONTROL.sv(10) " "Inferred latch for \"out\[1\]\" at UNIDAD_CONTROL.sv(10)" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588924 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] UNIDAD_CONTROL.sv(10) " "Inferred latch for \"out\[2\]\" at UNIDAD_CONTROL.sv(10)" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588925 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] UNIDAD_CONTROL.sv(10) " "Inferred latch for \"out\[3\]\" at UNIDAD_CONTROL.sv(10)" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588925 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] UNIDAD_CONTROL.sv(10) " "Inferred latch for \"out\[4\]\" at UNIDAD_CONTROL.sv(10)" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588925 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] UNIDAD_CONTROL.sv(10) " "Inferred latch for \"out\[5\]\" at UNIDAD_CONTROL.sv(10)" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588925 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] UNIDAD_CONTROL.sv(10) " "Inferred latch for \"out\[6\]\" at UNIDAD_CONTROL.sv(10)" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588925 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] UNIDAD_CONTROL.sv(10) " "Inferred latch for \"out\[7\]\" at UNIDAD_CONTROL.sv(10)" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588925 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] UNIDAD_CONTROL.sv(10) " "Inferred latch for \"out\[8\]\" at UNIDAD_CONTROL.sv(10)" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588925 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] UNIDAD_CONTROL.sv(10) " "Inferred latch for \"out\[9\]\" at UNIDAD_CONTROL.sv(10)" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935588926 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECO DECO:deco " "Elaborating entity \"DECO\" for hierarchy \"DECO:deco\"" {  } { { "TOP.sv" "deco" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BGE DECO.sv(22) " "Verilog HDL or VHDL warning at DECO.sv(22): object \"BGE\" assigned a value but never read" {  } { { "DECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594935588966 "|TOP|DECO:deco"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BGT DECO.sv(8) " "Verilog HDL warning at DECO.sv(8): object BGT used but never assigned" {  } { { "DECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1594935588966 "|TOP|DECO:deco"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BGT 0 DECO.sv(8) " "Net \"BGT\" at DECO.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "DECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594935588966 "|TOP|DECO:deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXTEND DECO:deco\|SIGNEXTEND:sep " "Elaborating entity \"SIGNEXTEND\" for hierarchy \"DECO:deco\|SIGNEXTEND:sep\"" {  } { { "DECO.sv" "sep" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL DECO:deco\|SHL:shlp " "Elaborating entity \"SHL\" for hierarchy \"DECO:deco\|SHL:shlp\"" {  } { { "DECO.sv" "shlp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXER DECO:deco\|MULTIPLEXER:Mm " "Elaborating entity \"MULTIPLEXER\" for hierarchy \"DECO:deco\|MULTIPLEXER:Mm\"" {  } { { "DECO.sv" "Mm" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGMEMORY DECO:deco\|REGMEMORY:rmp " "Elaborating entity \"REGMEMORY\" for hierarchy \"DECO:deco\|REGMEMORY:rmp\"" {  } { { "DECO.sv" "rmp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935588996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATOR DECO:deco\|COMPARATOR:cmpp " "Elaborating entity \"COMPARATOR\" for hierarchy \"DECO:deco\|COMPARATOR:cmpp\"" {  } { { "DECO.sv" "cmpp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATORG DECO:deco\|COMPARATORG:cmpp2 " "Elaborating entity \"COMPARATORG\" for hierarchy \"DECO:deco\|COMPARATORG:cmpp2\"" {  } { { "DECO.sv" "cmpp2" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDECO REGDECO:rdeco " "Elaborating entity \"REGDECO\" for hierarchy \"REGDECO:rdeco\"" {  } { { "TOP.sv" "rdeco" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE EXE:exe " "Elaborating entity \"EXE\" for hierarchy \"EXE:exe\"" {  } { { "TOP.sv" "exe" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOPALU EXE:exe\|TOPALU:alup " "Elaborating entity \"TOPALU\" for hierarchy \"EXE:exe\|TOPALU:alup\"" {  } { { "EXE.sv" "alup" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/EXE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL EXE:exe\|TOPALU:alup\|MUL:MULp " "Elaborating entity \"MUL\" for hierarchy \"EXE:exe\|TOPALU:alup\|MUL:MULp\"" {  } { { "TOPALU.sv" "MULp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSR EXE:exe\|TOPALU:alup\|LSR:LSRp " "Elaborating entity \"LSR\" for hierarchy \"EXE:exe\|TOPALU:alup\|LSR:LSRp\"" {  } { { "TOPALU.sv" "LSRp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB EXE:exe\|TOPALU:alup\|SUB:SUBp " "Elaborating entity \"SUB\" for hierarchy \"EXE:exe\|TOPALU:alup\|SUB:SUBp\"" {  } { { "TOPALU.sv" "SUBp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXALU EXE:exe\|TOPALU:alup\|MUXALU:MUXp " "Elaborating entity \"MUXALU\" for hierarchy \"EXE:exe\|TOPALU:alup\|MUXALU:MUXp\"" {  } { { "TOPALU.sv" "MUXp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGEXE REGEXE:rexe " "Elaborating entity \"REGEXE\" for hierarchy \"REGEXE:rexe\"" {  } { { "TOP.sv" "rexe" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 REGEXE.sv(11) " "Verilog HDL assignment warning at REGEXE.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594935589082 "|TOP|REGEXE:rexe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:mem " "Elaborating entity \"MEM\" for hierarchy \"MEM:mem\"" {  } { { "TOP.sv" "mem" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER MEM:mem\|DECODER:decp " "Elaborating entity \"DECODER\" for hierarchy \"MEM:mem\|DECODER:decp\"" {  } { { "MEM.sv" "decp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589096 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "En2 DECODER.sv(5) " "Verilog HDL Always Construct warning at DECODER.sv(5): inferring latch(es) for variable \"En2\", which holds its previous value in one or more paths through the always construct" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594935589098 "|TOP|MEM:mem|DECODER:decp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "En1 DECODER.sv(5) " "Verilog HDL Always Construct warning at DECODER.sv(5): inferring latch(es) for variable \"En1\", which holds its previous value in one or more paths through the always construct" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594935589098 "|TOP|MEM:mem|DECODER:decp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En1 DECODER.sv(5) " "Inferred latch for \"En1\" at DECODER.sv(5)" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589098 "|TOP|MEM:mem|DECODER:decp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En2 DECODER.sv(5) " "Inferred latch for \"En2\" at DECODER.sv(5)" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589098 "|TOP|MEM:mem|DECODER:decp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM MEM:mem\|ROM:romp " "Elaborating entity \"ROM\" for hierarchy \"MEM:mem\|ROM:romp\"" {  } { { "MEM.sv" "romp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589105 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 ROM.sv(11) " "Verilog HDL Always Construct warning at ROM.sv(11): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594935589108 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] ROM.sv(11) " "Inferred latch for \"d1\[0\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589108 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] ROM.sv(11) " "Inferred latch for \"d1\[1\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589109 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] ROM.sv(11) " "Inferred latch for \"d1\[2\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589109 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] ROM.sv(11) " "Inferred latch for \"d1\[3\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589109 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[4\] ROM.sv(11) " "Inferred latch for \"d1\[4\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589109 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[5\] ROM.sv(11) " "Inferred latch for \"d1\[5\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589110 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[6\] ROM.sv(11) " "Inferred latch for \"d1\[6\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589110 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[7\] ROM.sv(11) " "Inferred latch for \"d1\[7\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589110 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[8\] ROM.sv(11) " "Inferred latch for \"d1\[8\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589110 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[9\] ROM.sv(11) " "Inferred latch for \"d1\[9\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589110 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[10\] ROM.sv(11) " "Inferred latch for \"d1\[10\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589110 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[11\] ROM.sv(11) " "Inferred latch for \"d1\[11\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589110 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[12\] ROM.sv(11) " "Inferred latch for \"d1\[12\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589111 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[13\] ROM.sv(11) " "Inferred latch for \"d1\[13\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589111 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[14\] ROM.sv(11) " "Inferred latch for \"d1\[14\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589111 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[15\] ROM.sv(11) " "Inferred latch for \"d1\[15\]\" at ROM.sv(11)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935589111 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_F2 MEM:mem\|ROM:romp\|ROM_F2:RI1 " "Elaborating entity \"ROM_F2\" for hierarchy \"MEM:mem\|ROM:romp\|ROM_F2:RI1\"" {  } { { "ROM.sv" "RI1" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589117 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom ROM_F2.sv(10) " "Verilog HDL warning at ROM_F2.sv(10): object rom used but never assigned" {  } { { "ROM_F2.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM_F2.sv" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1594935589119 "|TOP|MEM:mem|ROM:romp|ROM_F2:RI1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM MEM:mem\|DMEM:dmemp " "Elaborating entity \"DMEM\" for hierarchy \"MEM:mem\|DMEM:dmemp\"" {  } { { "MEM.sv" "dmemp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXER MEM:mem\|MULTIPLEXER:muxp5 " "Elaborating entity \"MULTIPLEXER\" for hierarchy \"MEM:mem\|MULTIPLEXER:muxp5\"" {  } { { "MEM.sv" "muxp5" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGMEM REGMEM:rmem " "Elaborating entity \"REGMEM\" for hierarchy \"REGMEM:rmem\"" {  } { { "TOP.sv" "rmem" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB WB:wbp " "Elaborating entity \"WB\" for hierarchy \"WB:wbp\"" {  } { { "TOP.sv" "wbp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935589154 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1594935590216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/output_files/PreyectoIXD.map.smsg " "Generated suppressed messages file C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/output_files/PreyectoIXD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935590388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594935590817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594935590817 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594935590970 "|TOP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594935590970 "|TOP|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1594935590970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594935590971 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594935590971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594935590971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594935591060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 15:39:51 2020 " "Processing ended: Thu Jul 16 15:39:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594935591060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594935591060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594935591060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594935591060 ""}
