#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Fri Mar  2 14:17:14 2018
# Process ID: 3484
# Current directory: C:/fpga_labs_sp18/lab5/lab5/lab5.runs/synth_1
# Command line: vivado.exe -log uart_testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_testbench.tcl
# Log file: C:/fpga_labs_sp18/lab5/lab5/lab5.runs/synth_1/uart_testbench.vds
# Journal file: C:/fpga_labs_sp18/lab5/lab5/lab5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_testbench.tcl -notrace
