// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    Or16(a[0..11]=address, a[12..15]=false, b[0..15]=false, out[0..8]=lowerAddr, out[9..11]=upperAddr);
    DMux8Way(in=load, sel=upperAddr, a=l0, b=l1, c=l2, d=l3, e=l4, f=l5, g=l6, h=l7);

    RAM512(in=in, load=l0, address=lowerAddr, out=o0);
    RAM512(in=in, load=l1, address=lowerAddr, out=o1);
    RAM512(in=in, load=l2, address=lowerAddr, out=o2);
    RAM512(in=in, load=l3, address=lowerAddr, out=o3);
    RAM512(in=in, load=l4, address=lowerAddr, out=o4);
    RAM512(in=in, load=l5, address=lowerAddr, out=o5);
    RAM512(in=in, load=l6, address=lowerAddr, out=o6);
    RAM512(in=in, load=l7, address=lowerAddr, out=o7);

    Mux8Way16(a=o0, b=o1, c=o2, d=o3, e=o4, f=o5, g=o6, h=o7, sel=upperAddr, out=out);
}