#PART	EK-LSI11-TM-002
#TITLE	LSI-11, PDP-11/03 User's Manual
1	Chapter 1	Introduction
2	1.1	General
2	1.2	Scope
2	1.3	References
1	Chapter 2	LSI-11 System Overview
2	2.1	General
2	2.2	System Configurations
2	2.3	LSI-11 Microcomputer
2	2.4	I/O Bus Concept
2	2.5	Memory Options
2	2.6	Peripheral Interface Options
2	2.7	Backplane, Power Supply, and Hardware Options
2	2.8	Power Requirements
2	2.9	General Specifications
1	Chapter 3	The LSI-11 Bus
2	3.1	Choosing an I/O Transfer Type
2	3.2	Device Priority
2	3.3	Module Contact Finger Identification
2	3.4	Bus Signals
2	3.5	Bus Cycles
3	3.5.1	General
3	3.5.2	Input Operations
3	3.5.3	Output Operations
2	3.6	DMA Operations
2	3.7	Interrupts
2	3.8	Bus Initialization
2	3.9	Power-Up/Power-Down Sequence
2	3.10	Halt Mode
2	3.11	Memory Refresh
2	3.12	Bus Specifications
2	3.13	Bus Configurations
2	3.14	Bus Signal Timing
1	Chapter 4	LSI-11 Module Descriptions
2	4.1	General
2	4.2	KD11-F Microcomputer
3	4.2.1	General
3	4.2.2	Basic Microcomputer Functions
4	4.2.2.1	Microprocessor Chip Set
4	4.2.2.2	Clock Pulse Generator
4	4.2.2.3	Bus Interface and Data/Address Distribution
4	4.2.2.4	Bus I/O Control Signal Logic
4	4.2.2.5	Bank 7 Decoder
4	4.2.2.6	Interrupt Control and Reset Logic
4	4.2.2.7	Special Control Functions
4	4.2.2.8	Bus Arbitration Logic
3	4.2.3	KD11-F Resident Memory
3	4.2.4	DC-DC Power Inverter
2	4.3	MMV11-A 4K By 16-Bit Core Memory
3	4.3.1	General
3	4.3.2	Functional Description
4	4.3.2.1	Introduction
4	4.3.2.2	Core Addressing
4	4.3.2.3	Read/Write Data Path
4	4.3.2.4	Timing and Control
4	4.3.2.5	DC Protection and Vcc Switch
4	4.3.2.6	DC-DC Inverter
2	4.4	MRV11-A 4K By 16-Bit Read-Only Memory
3	4.4.1	General
3	4.4.2	Functional Description
4	4.4.2.1	General
4	4.4.2.2	Addressing
4	4.4.2.3	Data Read Operation
2	4.5	MS11-B 4K By 16-Bit Semiconductor Read/Write Memory
3	4.5.1	General
3	4.5.2	Functional Description
2	4.6	MSV11-A 1K By 16-Bit Semiconductor Read/Write Memory
3	4.6.1	General
3	4.6.2	Functional Description
2	4.7	DLV11 Serial Line Unit
3	4.7.1	General
3	4.7.2	Functional Description
4	4.7.2.1	General
4	4.7.2.2	UAR/T Operation
4	4.7.2.3	Baud Rate Generator
4	4.7.2.4	Bus Drivers and Receivers
4	4.7.2.5	Address Decoding
4	4.7.2.6	Function Decoding and Control
4	4.7.2.7	Interface Control Logic
4	4.7.2.8	CSR Selection and Gating
4	4.7.2.9	Break Logic
4	4.7.2.10	Reader Run Logic
4	4.7.2.11	EIA Interface Circuits
4	4.7.2.12	20 mA Loop Current Interface
4	4.7.2.13	-12 V Inverter
2	4.8	DRV11 Parallel Line Unit
3	4.8.1	General
3	4.8.2	Functional Description
4	4.8.2.1	General
4	4.8.2.2	Addressing
4	4.8.2.3	Function Selection
4	4.8.2.4	Read Data Multiplexer
4	4.8.2.5	DRCSR Functions
4	4.8.2.6	DRINBUF Input Data Transfer
4	4.8.2.7	DROUTBUF Output Data Transfer
4	4.8.2.8	Interrupts
4	4.8.2.9	Maintenance Mode
4	4.8.2.10	Initialization
2	4.9	H780 Power Supply
3	4.9.1	General
3	4.9.2	Specifications
3	4.9.3	Functional Description
4	4.9.3.1	General
4	4.9.3.2	Unregulated Voltage and Local Power
4	4.9.3.3	Basic Regulator Circuit
4	4.9.3.4	Overload and Short-Circuit Protection
4	4.9.3.5	Crowbar Circuits
4	4.9.3.6	Logic Signal Generation
3	4.9.4	H780 Connections
1	Chapter 5	Using KD11-F and KD11-J Processors
2	5.1	General
2	5.2	Jumper-Selected Features
3	5.2.1	General
3	5.2.2	Memory Refresh
3	5.2.3	Line Time Clock
3	5.2.4	Power-Up Mode Selection
3	5.2.5	Resident Memory 4K Address Selection
2	5.3	Installation
2	5.4	Using the LSI-11 Microcomputer
3	5.4.1	General
3	5.4.2	Interrupt and Trap Priority
3	5.4.3	Halt Mode
2	5.5	Initialization and Power Fail
1	Chapter 6	LSI-11 Interface Modules
2	6.1	General
2	6.2	DLV11 Serial Line Unit
3	6.2.1	General
3	6.2.2	Jumper-Selected Addressing, Vectors, and Module Operations
4	6.2.2.1	Locations
4	6.2.2.2	Addressing
4	6.2.2.3	Vectors
4	6.2.2.4	UAR/T Operation
4	6.2.2.5	Baud Rate Selection
4	6.2.2.6	EIA Interface
4	6.2.2.7	20 mA Current Loop Interface
4	6.2.2.8	Framing Error Halt
3	6.2.3	Installation
3	6.2.4	Interfacing with 20 mA Current Loop Devices
3	6.2.5	Interfacing with EIA-Compatible Devices
3	6.2.6	Programming
4	6.2.6.1	Addressing
4	6.2.6.2	Interrupt Vectors
4	6.2.6.3	Word Formats
3	6.2.7	Console Device
2	6.3	DRV11 Parallel Line Unit
3	6.3.1	General
3	6.3.2	Jumper-Selected Addressing and Vectors
4	6.3.2.1	Locations
4	6.3.2.2	Addressing
4	6.3.2.3	Vectors
3	6.3.3	Installation
3	6.3.4	Interfacing to the User's Device
4	6.3.4.1	General
4	6.3.4.2	Output Data Interface
4	6.3.4.3	Input Data Request
4	6.3.4.4	Request Flags
4	6.3.4.5	Initialization
4	6.3.4.6	NEW DATA READY and DATA TRANSMITTED Pulse Width Modification
4	6.3.4.7	BC08R Maintenance Cable
3	6.3.5	Programming
4	6.3.5.1	Addressing
4	6.3.5.2	Interrupt Vectors
4	6.3.5.3	Word Formats
1	Chapter 7	Using MSV11-A and MSV11-B Read/Write Memory Modules
2	7.1	General
2	7.2	MSV11-A Jumpers
2	7.3	MSV11-B Jumpers
3	7.3.1	Addressing
3	7.3.2	Reply to Refresh
2	7.4	MSV11-B Bus Restriction
1	Chapter 8	Using MMV11-A Core Memory
2	8.1	General
2	8.2	Switch-Selected Addressing
3	8.2.1	General
2	8.3	Bus Restrictions
1	Chapter 9	Using MRV11-A Read-Only Memory
2	9.1	General
2	9.2	Jumper-Selected Addressing and Chip Type
3	9.2.1	General
3	9.2.2	Chip Type Selection
3	9.2.3	Addressing and Reply
2	9.3	Programming PROM and ROM Chips
2	9.4	Programming Restrictions
2	9.5	Timing and Bus Restriction
1	Chapter 10	User-Designed Interfaces
2	10.1	General
2	10.2	Bus Receiver and Driver Circuits
2	10.3	Programmed Interface
2	10.4	Interrupt Logic
2	10.5	DMA Interface Logic
1	Chapter 11	System Configuration and Installation
2	11.1	General
2	11.2	Configuration Checklist
2	11.3	Device Priority
3	11.3.1	General
3	11.3.2	Priority Selection Using the H9270 Backplane
3	11.3.3	H9270 Backplane/MMV11-A Configuration
2	11.4	Module Insertion and Removal
2	11.5	I/O Cabling
2	11.6	PDP-11/03 Installation Procedure
3	11.6.1	Packaging and Mounting
3	11.6.2	Power Requirements
3	11.6.3	Environmental Requirements
2	11.7	LSI-11 System Installation
3	11.7.1	General
3	11.7.2	Mounting the H9270 Backplane
3	11.7.3	DC Power Connections
4	11.7.3.1	Voltage and Current Requirements
4	11.7.3.2	H9270 Backplane Power Connections
3	11.7.4	H9270 Backplane Ground Connection
3	11.7.5	Environmental Requirements
3	11.7.6	Externally Generated Bus Signals
4	11.7.6.1	General
4	11.7.6.2	BDCOK H and BPOK H
4	11.7.6.3	BEVNT L Signal
4	11.7.6.4	BHALT L Signal
2	11.8	System Operation
3	11.8.1	General
3	11.8.2	PDP-11/03 Power-On
3	11.8.3	LSI-11 Power-On
3	11.8.4	ASCII Character Console Printout Program
2	11.9	Paper Tape System Operation
3	11.9.1	General
3	11.9.2	References
3	11.9.3	Loading the Absolute Loader
3	11.9.4	Loading Program Tapes
4	11.9.4.1	General
4	11.9.4.2	Normal Loading Procedure
4	11.9.4.3	Relocated Loading Procedure
4	11.9.4.4	Self-Starting Programs
3	11.9.5	Program Starting and Execution
2	11.10	RT-11 System Operation
3	11.10.1	General
3	11.10.2	Using the RX01
3	11.10.3	RXV11 Bootstrap
4	11.10.3.1	General
4	11.10.3.2	Booting the System Using the REV11-A or REV11-C
4	11.10.3.3	Booting the System Via the Console Device
1	Chapter 12	Peripherals
1	Appendix A	Memory Map
1	Appendix B	LSI-11 Bus Pin Assignments
1	Appendix C	7-Bit ASCII Code
1	Appendix D	Summary of LSI-11 Instructions
1	Appendix E	H9270 Backplane Configurations
1	Appendix F	Bus Interface I.C. Pins
