# //  ModelSim SE 10.1b Apr 26 2012 Linux 2.6.32-358.23.2.el6.i686
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -do /data/public/common/software/opprog/do_files/init_simulator.do -lib work controller_tb_behaviour_cfg 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_params(body)
# Loading work.controller_tb_behaviour_cfg#1
# Loading work.controller_tb(behaviour)#1
# Loading work.controller_controller_arch_cfg#1
# Loading work.controller(controller_arch)#1
# Loading work.controller_calc_controller_calc_arch_cfg#1
# Loading work.controller_calc(controller_calc_arch)#1
# Loading work.controller_move_controller_move_arch_cfg#1
# Loading work.controller_move(controller_move_arch)#1
# Loading cellslib.cellslib_decl_pack
# Loading work.timer(synthesised)#1
# Loading work.timer_counter(synthesised)#1
# Loading work.timer_det(synthesised)#1
# do /data/public/common/software/opprog/do_files/init_simulator.do 
vcom VHDL/controller.vhd; vcom VHDL/controller-controller_arch.vhd; vcom VHDL/controller_tb.vhd; vcom VHDL/controller_tb_arch.vhd; vsim -gui work.controller_tb; add wave *; run 10us;
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_params
# -- Compiling architecture controller_arch of controller
# -- Loading entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller_tb
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture behaviour of controller_tb
# -- Loading entity controller_tb
# vsim -gui work.controller_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading cellslib.cellslib_decl_pack
# Loading ieee.numeric_std(body)
# Loading work.controller_tb(behaviour)#1
# Loading work.vga_params(body)
# Loading work.controller(controller_arch)#1
# Loading work.timer_counter(synthesised)#1
# Loading work.timer_det(synthesised)#1
vcom VHDL/controller.vhd; vcom VHDL/controller-controller_arch.vhd; vcom VHDL/controller_tb.vhd; vcom VHDL/controller_tb_arch.vhd; vsim -gui work.controller_tb; add wave *; run 10us;
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_params
# -- Compiling architecture controller_arch of controller
# -- Loading entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller_tb
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture behaviour of controller_tb
# -- Loading entity controller_tb
# vsim -gui work.controller_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controller_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.vga_params(body)
# Loading cellslib.cellslib_decl_pack
# Loading work.controller(controller_arch)#1
vcom VHDL/controller.vhd; vcom VHDL/controller-controller_arch.vhd; vcom VHDL/controller_tb.vhd; vcom VHDL/controller_tb_arch.vhd; vsim -gui work.controller_tb; add wave *; run 10us;
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_params
# -- Compiling architecture controller_arch of controller
# -- Loading entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller_tb
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture behaviour of controller_tb
# -- Loading entity controller_tb
# vsim -gui work.controller_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controller_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.vga_params(body)
# Loading cellslib.cellslib_decl_pack
# Loading work.controller(controller_arch)#1
vcom VHDL/controller.vhd; vcom VHDL/controller-controller_arch.vhd; vcom VHDL/controller_tb.vhd; vcom VHDL/controller_tb_arch.vhd; vsim -gui work.controller_tb; add wave *; run 10us;
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_params
# -- Compiling architecture controller_arch of controller
# -- Loading entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller_tb
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture behaviour of controller_tb
# -- Loading entity controller_tb
# vsim -gui work.controller_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controller_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.vga_params(body)
# Loading cellslib.cellslib_decl_pack
# Loading work.controller(controller_arch)#1
vcom VHDL/controller.vhd; vcom VHDL/controller-controller_arch.vhd; vcom VHDL/controller_tb.vhd; vcom VHDL/controller_tb_arch.vhd; vsim -gui work.controller_tb; add wave *; run 10us;
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_params
# -- Compiling architecture controller_arch of controller
# -- Loading entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller_tb
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture behaviour of controller_tb
# -- Loading entity controller_tb
# vsim -gui work.controller_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controller_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.vga_params(body)
# Loading cellslib.cellslib_decl_pack
# Loading work.controller(controller_arch)#1
vcom VHDL/controller.vhd; vcom VHDL/controller-controller_arch.vhd; vcom VHDL/controller_tb.vhd; vcom VHDL/controller_tb_arch.vhd; vsim -gui work.controller_tb; add wave *; run 10us;
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package vga_params
# -- Compiling architecture controller_arch of controller
# -- Loading entity controller
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller_tb
# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture behaviour of controller_tb
# -- Loading entity controller_tb
# vsim -gui work.controller_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controller_tb(behaviour)#1
# Loading ieee.numeric_std(body)
# Loading work.vga_params(body)
# Loading cellslib.cellslib_decl_pack
# Loading work.controller(controller_arch)#1
run 50ua
# Invalid time value: 50ua
run 50us
