// Seed: 977029473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd66
) (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri id_3,
    output uwire id_4,
    output tri id_5
    , id_12,
    input tri _id_6,
    output tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    output supply0 id_10
);
  assign id_7 = {~id_1{1}};
  wire id_13;
  wire id_14;
  wire id_15;
  logic [-1 'b0 : id_6] id_16, id_17;
  localparam id_18 = 1;
  assign id_12 = 1;
  supply1 id_19 = 1'b0;
  wire id_20;
  wire id_21;
  wire id_22;
  module_0 modCall_1 (
      id_21,
      id_16,
      id_15,
      id_17,
      id_22,
      id_22,
      id_15,
      id_19
  );
endmodule
