#pragma once
#include "jitops.h"
#include "types.h"

namespace dsp56k
{
	void JitOps::decode_cccc(const JitRegGP& _dst, const TWord cccc)
	{
		switch( cccc )
		{
		case CCCC_CarrySet:									// CC(LO)		Carry Set	(lower)
			ccr_getBitValue(_dst, CCRB_C);
			break;
		case CCCC_CarryClear:								// CC(HS)		Carry Clear (higher or same)	
			ccr_getBitValue(_dst, CCRB_C);
			m_asm.xor_(_dst, asmjit::Imm(1));
			break;
		case CCCC_ExtensionSet:								// ES			Extension set	
			ccr_getBitValue(_dst, CCRB_E);
			break;
		case CCCC_ExtensionClear:							// EC			Extension clear	
			ccr_getBitValue(_dst, CCRB_E);
			m_asm.xor_(_dst, asmjit::Imm(1));
			break;
		case CCCC_Equal:									// EQ			Equal	
			ccr_getBitValue(_dst, CCRB_Z);
			break;
		case CCCC_NotEqual:									// NE			Not Equal
			ccr_getBitValue(_dst, CCRB_Z);
			m_asm.xor_(_dst, asmjit::Imm(1));
			break;
		case CCCC_LimitSet:									// LS			Limit set
			ccr_getBitValue(_dst, CCRB_L);
			break;
		case CCCC_LimitClear:								// LC			Limit clear
			ccr_getBitValue(_dst, CCRB_L);
			m_asm.xor_(_dst, asmjit::Imm(1));
			break;
		case CCCC_Minus:									// MI			Minus
			ccr_getBitValue(_dst, CCRB_N);
			break;
		case CCCC_Plus:										// PL			Plus
			ccr_getBitValue(_dst, CCRB_N);
			m_asm.xor_(_dst, asmjit::Imm(1));
			break;
		case CCCC_GreaterEqual:								// GE			Greater than or equal
			{
				// SRB_N == SRB_V
				ccr_getBitValue(_dst, CCRB_N);
				const RegGP r(m_block);
				ccr_getBitValue(r, CCRB_V);
				m_asm.cmp(_dst.r8(), r.get().r8());
				m_asm.sete(_dst);
			}
			break;
		case CCCC_LessThan:									// LT			Less than
			{
				// SRB_N != SRB_V
				ccr_getBitValue(_dst, CCRB_N);
				const RegGP r(m_block);
				ccr_getBitValue(r, CCRB_V);
				m_asm.cmp(_dst.r8(), r.get().r8());
				m_asm.setne(_dst);
			}
			break;
		case CCCC_Normalized:								// NR			Normalized
			{
				// (SRB_Z + ((!SRB_U) | (!SRB_E))) == 1
				ccr_getBitValue(_dst, CCRB_U);
				m_asm.xor_(_dst, asmjit::Imm(1));
				const RegGP r(m_block);
				ccr_getBitValue(r, CCRB_E);
				m_asm.xor_(r, asmjit::Imm(1));
				m_asm.and_(_dst.r8(), r.get().r8());
				ccr_getBitValue(r, CCRB_Z);
				m_asm.add(_dst.r8(), r.get().r8());
				m_asm.cmp(_dst.r8(), asmjit::Imm(1));
				m_asm.sete(_dst);
			}
			break;
		case CCCC_NotNormalized:							// NN			Not normalized
			{
				// (SRB_Z + ((!SRB_U) | !SRB_E)) == 0
				ccr_getBitValue(_dst, CCRB_U);
				m_asm.xor_(_dst, asmjit::Imm(1));
				const RegGP r(m_block);
				ccr_getBitValue(r, CCRB_E);
				m_asm.xor_(r, asmjit::Imm(1));
				m_asm.and_(_dst.r8(), r.get().r8());
				ccr_getBitValue(r, CCRB_Z);
				m_asm.add(_dst.r8(), r.get().r8());
				m_asm.setz(_dst);
			}
			break;
		case CCCC_GreaterThan:								// GT			Greater than
			{
				// (SRB_Z + (SRB_N != SRB_V)) == 0
				ccr_getBitValue(_dst, CCRB_N);
				const RegGP r(m_block);
				ccr_getBitValue(r, CCRB_V);
				m_asm.xor_(_dst.r8(), r.get().r8());
				ccr_getBitValue(r, CCRB_Z);
				m_asm.add(_dst.r8(), r.get().r8());
				m_asm.setz(_dst);
			}
			break;
		case CCCC_LessEqual:								// LE			Less than or equal
			{
				// (SRB_Z + (SRB_N != SRB_V)) == 1
				ccr_getBitValue(_dst, CCRB_N);
				const RegGP r(m_block);
				ccr_getBitValue(r, CCRB_V);
				m_asm.xor_(_dst.r8(), r.get().r8());
				ccr_getBitValue(r, CCRB_Z);
				m_asm.add(_dst.r8(), r.get().r8());
				m_asm.cmp(_dst.r8(), asmjit::Imm(1));
				m_asm.sete(_dst);
			}
			break;
		default:
			assert( 0 && "invalid CCCC value" );
		}
	}

	void JitOps::decode_dddddd_read( const JitReg32& _dst, const TWord _dddddd )
	{
		const auto i = _dddddd & 0x3f;
		switch( i )
		{
		// 0000DD - 4 registers in data ALU - NOT DOCUMENTED but the motorola disasm claims it works, for example for the lua instruction
		case 0x00:	getXY0(_dst, 0);	break;
		case 0x01:	getXY1(_dst, 0);	break;
		case 0x02:	getXY0(_dst, 1);	break;
		case 0x03:	getXY1(_dst, 1);	break;
		// 0001DD - 4 registers in data ALU
		case 0x04:	getXY0(_dst, 0);	break;
		case 0x05:	getXY1(_dst, 0);	break;
		case 0x06:	getXY0(_dst, 1);	break;
		case 0x07:	getXY1(_dst, 1);	break;

		// 001DDD - 8 accumulators in data ALU
		case 0x08:	getALU0(_dst, 0);	break;
		case 0x09:	getALU0(_dst, 1);	break;
		case 0x0a:
		case 0x0b:
			{
				const auto aluIndex = i - 0x0a;
				getALU2signed(_dst, aluIndex);
			}
			break;
		case 0x0c:	getALU1(_dst, 0);	break;
		case 0x0d:	getALU1(_dst, 1);	break;
		case 0x0e:	transferAluTo24(_dst, 0);	break;
		case 0x0f:	transferAluTo24(_dst, 1);	break;

		// 010TTT - 8 address registers in AGU
		case 0x10:	m_dspRegs.getR(_dst, 0); break;
		case 0x11:	m_dspRegs.getR(_dst, 1); break;
		case 0x12:	m_dspRegs.getR(_dst, 2); break;
		case 0x13:	m_dspRegs.getR(_dst, 3); break;
		case 0x14:	m_dspRegs.getR(_dst, 4); break;
		case 0x15:	m_dspRegs.getR(_dst, 5); break;
		case 0x16:	m_dspRegs.getR(_dst, 6); break;
		case 0x17:	m_dspRegs.getR(_dst, 7); break;

		// 011NNN - 8 address offset registers in AGU
		case 0x18:	m_dspRegs.getN(_dst, 0); break;
		case 0x19:	m_dspRegs.getN(_dst, 1); break;
		case 0x1a:	m_dspRegs.getN(_dst, 2); break;
		case 0x1b:	m_dspRegs.getN(_dst, 3); break;
		case 0x1c:	m_dspRegs.getN(_dst, 4); break;
		case 0x1d:	m_dspRegs.getN(_dst, 5); break;
		case 0x1e:	m_dspRegs.getN(_dst, 6); break;
		case 0x1f:	m_dspRegs.getN(_dst, 7); break;

		// 100FFF - 8 address modifier registers in AGU
		case 0x20:	m_dspRegs.getM(_dst, 0); break;
		case 0x21:	m_dspRegs.getM(_dst, 1); break;
		case 0x22:	m_dspRegs.getM(_dst, 2); break;
		case 0x23:	m_dspRegs.getM(_dst, 3); break;
		case 0x24:	m_dspRegs.getM(_dst, 4); break;
		case 0x25:	m_dspRegs.getM(_dst, 5); break;
		case 0x26:	m_dspRegs.getM(_dst, 6); break;
		case 0x27:	m_dspRegs.getM(_dst, 7); break;
		
		// 101EEE - 1 address register in AGU
		case 0x2a:	m_dspRegs.getEP(_dst);	break;

		// 110VVV - 2 program controller registers
		case 0x30:	m_dspRegs.getVBA(_dst);	break;
		case 0x31:	m_dspRegs.getSC(_dst);	break;

		// 111GGG - 8 program controller registers
		case 0x38:	m_dspRegs.getSZ(_dst);	break;
		case 0x39:	getSR(_dst);			break;
		case 0x3a:	m_dspRegs.getOMR(_dst);	break;
		case 0x3b:	m_dspRegs.getSP(_dst);	break;
		case 0x3c:	getSSH(_dst);			break;
		case 0x3d:	getSSL(_dst);			break;
		case 0x3e:	m_dspRegs.getLA(_dst);	break;
		case 0x3f:	m_dspRegs.getLC(_dst);	break;
		default:
			assert(0 && "invalid dddddd value");
		}
	}

	void JitOps::decode_dddddd_write(const TWord _dddddd, const JitReg32& _src, bool _sourceIs8Bit/* = false*/)
	{
		const auto signedFraction = [&](const auto& _s)
		{
			if(_sourceIs8Bit)
				m_asm.shl(_s, asmjit::Imm(16));
			return _s;
		};

		const auto i = _dddddd & 0x3f;
		switch( i )
		{
		// 0000DD - 4 registers in data ALU - NOT DOCUMENTED but the motorola disasm claims it works, for example for the lua instruction
		case 0x00:	setXY0(0, signedFraction(_src));	break;
		case 0x01:	setXY1(0, signedFraction(_src));	break;
		case 0x02:	setXY0(1, signedFraction(_src));	break;
		case 0x03:	setXY1(1, signedFraction(_src));	break;
		// 0001DD - 4 registers in data ALU
		case 0x04:	setXY0(0, signedFraction(_src));	break;
		case 0x05:	setXY1(0, signedFraction(_src));	break;
		case 0x06:	setXY0(1, signedFraction(_src));	break;
		case 0x07:	setXY1(1, signedFraction(_src));	break;

		// 001DDD - 8 accumulators in data ALU
		case 0x08:	setALU0(0, _src);	break;
		case 0x09:	setALU0(1, _src);	break;
		case 0x0a:	setALU2(0, _src);	break;
		case 0x0b:	setALU2(1, _src);	break;
		case 0x0c:	setALU1(0, _src);	break;
		case 0x0d:	setALU1(1, _src);	break;
		case 0x0e:	transfer24ToAlu(0, signedFraction(_src));	break;	
		case 0x0f:	transfer24ToAlu(1, signedFraction(_src));	break;

		// 010TTT - 8 address registers in AGU
		case 0x10:	m_dspRegs.setR(0, _src); break;
		case 0x11:	m_dspRegs.setR(1, _src); break;
		case 0x12:	m_dspRegs.setR(2, _src); break;
		case 0x13:	m_dspRegs.setR(3, _src); break;
		case 0x14:	m_dspRegs.setR(4, _src); break;
		case 0x15:	m_dspRegs.setR(5, _src); break;
		case 0x16:	m_dspRegs.setR(6, _src); break;
		case 0x17:	m_dspRegs.setR(7, _src); break;

		// 011NNN - 8 address offset registers in AGU
		case 0x18:	m_dspRegs.setN(0, _src); break;
		case 0x19:	m_dspRegs.setN(1, _src); break;
		case 0x1a:	m_dspRegs.setN(2, _src); break;
		case 0x1b:	m_dspRegs.setN(3, _src); break;
		case 0x1c:	m_dspRegs.setN(4, _src); break;
		case 0x1d:	m_dspRegs.setN(5, _src); break;
		case 0x1e:	m_dspRegs.setN(6, _src); break;
		case 0x1f:	m_dspRegs.setN(7, _src); break;
								   
		// 100FFF - 8 address modifier registers in AGU
		case 0x20:	m_dspRegs.setM(0, _src); break;
		case 0x21:	m_dspRegs.setM(1, _src); break;
		case 0x22:	m_dspRegs.setM(2, _src); break;
		case 0x23:	m_dspRegs.setM(3, _src); break;
		case 0x24:	m_dspRegs.setM(4, _src); break;
		case 0x25:	m_dspRegs.setM(5, _src); break;
		case 0x26:	m_dspRegs.setM(6, _src); break;
		case 0x27:	m_dspRegs.setM(7, _src); break;
		
		// 101EEE - 1 address register in AGU
		case 0x2a:	m_dspRegs.setEP(_src);	break;

		// 110VVV - 2 program controller registers
		case 0x30:	m_dspRegs.setVBA(_src);	break;
		case 0x31:	m_dspRegs.setSC(_src);	break;

		// 111GGG - 8 program controller registers
		case 0x38:	m_dspRegs.setSZ(_src);	break;
		case 0x39:	setSR(_src);			break;
		case 0x3a:	m_dspRegs.setOMR(_src);	break;
		case 0x3b:	m_dspRegs.setSP(_src);	break;
		case 0x3c:	setSSH(_src);			break;
		case 0x3d:	setSSL(_src);			break;
		case 0x3e:	m_dspRegs.setLA(_src);	m_resultFlags |= WriteToLA; break;
		case 0x3f:	m_dspRegs.setLC(_src);	m_resultFlags |= WriteToLC; break;
		default:
			assert(0 && "invalid dddddd value");
		}
	}

	void JitOps::decode_ddddd_pcr_read(const JitReg32& _dst, TWord _ddddd)
	{
		if( (_ddddd & 0x18) == 0x00 )
		{
			return m_dspRegs.getM(_dst, _ddddd&0x07);
		}

		switch( _ddddd )
		{
		case 0xa:	m_dspRegs.getEP(_dst);	break;
		case 0x10:	m_dspRegs.getVBA(_dst);	break;
		case 0x11:	m_dspRegs.getSC(_dst);	break;
		case 0x18:	m_dspRegs.getSZ(_dst);	break;
		case 0x19:	getSR(_dst);			break;
		case 0x1a:	m_dspRegs.getOMR(_dst);	break;
		case 0x1b:	m_dspRegs.getSP(_dst);	break;
		case 0x1c:	getSSH(_dst);			break;
		case 0x1d:	getSSL(_dst);			break;
		case 0x1e:	m_dspRegs.getLA(_dst);	break;
		case 0x1f:	m_dspRegs.getLC(_dst);	break;
		default: assert( 0 && "invalid ddddd value" ); break;
		}
	}

	void JitOps::decode_ddddd_pcr_write(TWord _ddddd, const JitReg32& _src)
	{
		if( (_ddddd & 0x18) == 0x00 )
		{
			m_dspRegs.setM(_ddddd&0x07, _src);
			return;
		}

		switch( _ddddd )
		{
		case 0xa:	m_dspRegs.setEP(_src);	break;
		case 0x10:	m_dspRegs.setVBA(_src);	break;
		case 0x11:	m_dspRegs.setSC(_src);	break;
		case 0x18:	m_dspRegs.setSZ(_src);	break;
		case 0x19:	setSR(_src);			break;
		case 0x1a:	m_dspRegs.setOMR(_src); break;
		case 0x1b:	m_dspRegs.setSP(_src);	break;
		case 0x1c:	setSSH(_src);			break;
		case 0x1d:	setSSL(_src);			break;
		case 0x1e:	m_dspRegs.setLA(_src);	break;
		case 0x1f:	m_dspRegs.setLC(_src);	break;
		default: assert( 0 && "invalid ddddd value" ); break;
		}
	}
	
	void JitOps::decode_ee_read(const JitRegGP& _dst, const TWord _ee)
	{
		switch (_ee)
		{
		case 0: getX0(_dst); break;
		case 1: getX1(_dst); break;
		case 2: transferAluTo24(_dst, 0); break;
		case 3: transferAluTo24(_dst, 1); break;
		default: assert(0 && "invalid ee value");
		}
	}

	inline void JitOps::decode_ee_write(const TWord _ee, const JitRegGP& _value)
	{
		switch (_ee)
		{
		case 0: setXY0(0, _value); return;
		case 1: setXY1(0, _value); return;
		case 2: transfer24ToAlu(0, _value);	return;
		case 3: transfer24ToAlu(1, _value);	return;
		}
		assert(0 && "invalid ee value");
	}

	void JitOps::decode_ff_read(const JitRegGP& _dst, TWord _ff)
	{
		switch (_ff)
		{
		case 0: getY0(_dst); break;
		case 1: getY1(_dst); break;
		case 2: transferAluTo24(_dst, 0); break;
		case 3: transferAluTo24(_dst, 1); break;
		default:
			assert(0 && "invalid ff value");
			break;
		}
	}

	void JitOps::decode_ff_write(const TWord _ff, const JitRegGP& _value)
	{
		switch (_ff)
		{
		case 0: setXY0(1, _value); break;
		case 1: setXY1(1, _value); break;
		case 2: transfer24ToAlu(0, _value); break;
		case 3: transfer24ToAlu(1, _value); break;
		default: assert(false && "invalid ff value"); break;
		}
	}

	void JitOps::decode_EE_read(RegGP& dst, TWord _ee)
	{
		switch (_ee)
		{
		case 0: return getMR(dst);
		case 1: return getCCR(dst);
		case 2: return getCOM(dst);
		case 3: return getEOM(dst);
		default:
			assert(0 && "invalid EE value");
		}
	}

	void JitOps::decode_EE_write(const JitReg64& _src, TWord _ee)
	{
		switch (_ee)
		{
		case 0: return setMR(_src);
		case 1: return setCCR(_src);
		case 2: return setCOM(_src);
		case 3: return setEOM(_src);
		default:
			assert(0 && "invalid EE value");
		}
	}

	void JitOps::decode_JJJ_read_56(const JitReg64 _dst, const TWord _jjj, const bool _b) const
	{
		switch (_jjj)
		{
		case 0:
		case 1:			m_dspRegs.getALU(_dst, _b ? 1 : 0);			break;
		case 2:			XYto56(_dst, 0);							break;
		case 3: 		XYto56(_dst, 1);							break;
		case 4:			XY0to56(_dst, 0);							break;
		case 5: 		XY0to56(_dst, 1);							break;
		case 6:			XY1to56(_dst, 0);							break;
		case 7: 		XY1to56(_dst, 1);							break;
		default:
			assert(0 && "unreachable, invalid JJJ value");
		}
	}

	void JitOps::decode_JJ_read(const JitReg64 _dst, TWord jj) const
	{
		switch (jj)
		{
		case 0:
		case 1:
			getXY0(_dst, jj);
			break;
		case 2: 
		case 3:
			getXY1(_dst, jj - 2);
			break;
		default:
			assert(0 && "unreachable, invalid JJ value");
		}
	}

	void JitOps::decode_RRR_read( const JitRegGP& _dst, TWord _mmmrrr, int _shortDisplacement/* = 0*/)
	{
		const auto regIdx = _mmmrrr & 0x07;

		m_dspRegs.getR(_dst, regIdx);

		if(_shortDisplacement)
		{
			m_asm.add(_dst, asmjit::Imm(_shortDisplacement));
			m_asm.and_(_dst, asmjit::Imm(0xffffff));
		}
	}

	void JitOps::decode_qq_read(const JitRegGP& _dst, TWord _qq)
	{
		switch (_qq)
		{
		case 0: getX0(_dst); break;
		case 1: getY0(_dst); break;
		case 2: getX1(_dst); break;
		case 3: getY1(_dst); break;
		default: assert(0 && "invalid qq value"); break;
		}
	}

	inline void JitOps::decode_QQ_read(const JitRegGP& _dst, TWord _qq)
	{
		switch (_qq)
		{
		case 0: getY1(_dst);	break;
		case 1: getX0(_dst);	break;
		case 2: getY0(_dst);	break;
		case 3: getX1(_dst);	break;
		default:	assert(0 && "invalid QQ value");	break;
		}
	}

	inline void JitOps::decode_QQQQ_read(const JitRegGP& _s1, const JitRegGP& _s2, TWord _qqqq) const
	{
		switch (_qqqq)
		{
		case 0:  getX0(_s1);	getX0(_s2);	return;
		case 1:  getY0(_s1);	getY0(_s2);	return;
		case 2:  getX1(_s1);	getX0(_s2);	return;
		case 3:  getY1(_s1);	getY0(_s2);	return;

		case 4:  getX0(_s1);	getY1(_s2);	return;
		case 5:  getY0(_s1);	getX0(_s2);	return;
		case 6:  getX1(_s1);	getY0(_s2);	return;
		case 7:  getY1(_s1);	getX1(_s2);	return;

		case 8:  getX1(_s1);	getX1(_s2);	return;
		case 9:  getY1(_s1);	getY1(_s2);	return;
		case 10: getX0(_s1);	getX1(_s2);	return;
		case 11: getY0(_s1);	getY1(_s2);	return;

		case 12: getY1(_s1);	getX0(_s2);	return;
		case 13: getX0(_s1);	getY0(_s2);	return;
		case 14: getY0(_s1);	getX1(_s2);	return;
		case 15: getX1(_s1);	getY1(_s2);	return;

		default: assert(0 && "invalid QQQQ value");				return;
		}
	}

	void JitOps::decode_sss_read(const JitReg64 _dst, const TWord _sss) const
	{
		switch( _sss )
		{
		case 2:		getALU1(_dst, 0);	break;
		case 3:		getALU1(_dst, 1);	break;
		case 4:		getXY0(_dst, 0);	break;
		case 5:		getXY0(_dst, 1);	break;
		case 6:		getXY1(_dst, 0);	break;
		case 7:		getXY1(_dst, 1);	break;
		case 0:
		case 1:
		default:
			assert( 0 && "invalid sss value" );
		}
	}
	void JitOps::decode_LLL_read(TWord _lll, const JitReg32& x, const JitReg32& y)
	{
		switch (_lll)
		{
		case 0:
		case 1:
		case 4:	// TODO: 48 bit saturation/limiting
		case 5:	// TODO: 48 bit saturation/limiting
			{
				const auto alu = _lll & 3;
				m_dspRegs.getALU(y, alu);
				m_asm.mov(x.r64(), y.r64());
				m_asm.shr(x.r64(), asmjit::Imm(24));
				m_asm.and_(x, asmjit::Imm(0xffffff));
				m_asm.and_(y, asmjit::Imm(0xffffff));
			}
			break;
		case 2:
		case 3:
			{
				const auto xy = _lll - 2;
				m_dspRegs.getXY(y, xy);
				m_asm.mov(x.r64(), y.r64());
				m_asm.shr(x.r64(), asmjit::Imm(24));
				m_asm.and_(x, asmjit::Imm(0xffffff));
				m_asm.and_(y, asmjit::Imm(0xffffff));
			}
			break;
		case 6:
			transferAluTo24(x, 0);
			transferAluTo24(y, 1);
			break;
		case 7:
			transferAluTo24(x, 1);
			transferAluTo24(y, 0);
			break;
		default:
			assert(0 && "invalid LLL value");
			break;
		}
	}

	void JitOps::decode_LLL_write(TWord _lll, const JitReg32& x, const JitReg32& y)
	{
		switch (_lll)
		{
		case 0:
		case 1:
			{
				const auto alu = _lll & 3;
				AluRef r(m_block, alu);
				m_asm.shr(r, asmjit::Imm(48));	// clear 48 LSBs
				m_asm.shl(r, asmjit::Imm(24));
				m_asm.or_(r, x.r64());
				m_asm.shl(r, asmjit::Imm(24));
				m_asm.or_(r, y.r64());
			}
			break;
		case 4:
		case 5:
			{
				const auto alu = _lll & 3;

				AluRef r(m_block, alu, false, true);

				m_asm.mov(r, x.r64());
				m_asm.shl(r, asmjit::Imm(24));
				m_asm.or_(r, y.r64());

				signextend48to56(r);
			}
			break;
		case 2:
		case 3:
			{
				const auto xy = _lll - 2;

				const auto r = m_dspRegs.getXY(xy, JitDspRegs::Write);
				m_asm.mov(r, x);
				m_asm.shl(r, asmjit::Imm(24));
				m_asm.or_(r, y.r64());
			}
			break;
		case 6:
			transfer24ToAlu(0, x);
			transfer24ToAlu(1, y);
			break;
		case 7:
			transfer24ToAlu(1, x);
			transfer24ToAlu(0, y);
			break;
		default:
			assert(0 && "invalid LLL value");
			break;
		}
	}

	inline void JitOps::decode_XMove_MMRRR(const JitReg64& _dst, TWord _mm, TWord _rrr)
	{
		switch (_mm)
		{
		case 0: updateAddressRegister(_dst, MMM_Rn, _rrr); break;
		case 1: updateAddressRegister(_dst, MMM_RnPlusNn, _rrr); break;
		case 2: updateAddressRegister(_dst, MMM_RnMinus, _rrr); break;
		case 3: updateAddressRegister(_dst, MMM_RnPlus, _rrr); break;
		}
	}
}
