module FA_TEST;
	// Inputs
	reg [7:0] a;
	reg [7:0] b;
	reg c;
	// Outputs
	wire [8:0] s;
	wire co;

	// Instantiate the Unit Under Test (UUT)
	FA uut (
		.a(a), 
		.b(b), 
		.c(c), 
		.s(s), 
		.co(co)
	);
	initial begin
		// Initialize Inputs
		a = 0;
		b = 0;
		c = 0;
		#100;
      		a = 8'b01101010;
                   	b = 8'b10111101;
                   	c = 0;
end
      endmodule

