INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_7/project_7.srcs/sources_1/new/fraction_odd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fraction_odd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_7/project_7.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_7/project_7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
